// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
// Date        : Fri May 23 19:36:49 2025
// Host        : eq1 running 64-bit Linux Mint 21.2
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_mmul_1_0_sim_netlist.v
// Design      : ulp_mmul_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu250-figd2104-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [63:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [63:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;

  wire \<const0> ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_10;
  wire ap_CS_fsm_state72;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_start;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_read_input_1_U0_ap_ready;
  wire ap_sync_read_input_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_read_input_1_U0_ap_ready;
  wire ap_sync_reg_read_input_U0_ap_ready;
  wire ap_sync_reg_read_input_U0_ap_ready_reg_n_0;
  wire compute_mm_U0_ap_start;
  wire compute_mm_U0_inStream2_read;
  wire compute_mm_U0_n_4;
  wire compute_mm_U0_n_6;
  wire compute_mm_U0_n_7;
  wire [31:0]compute_mm_U0_outStream_din;
  wire control_s_axi_U_n_102;
  wire control_s_axi_U_n_103;
  wire control_s_axi_U_n_63;
  wire control_s_axi_U_n_97;
  wire control_s_axi_U_n_98;
  wire control_s_axi_U_n_99;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire [31:0]gmem0_RDATA;
  wire gmem0_RVALID;
  wire gmem0_WREADY;
  wire gmem0_m_axi_U_n_109;
  wire gmem0_m_axi_U_n_110;
  wire gmem0_m_axi_U_n_8;
  wire gmem1_ARREADY;
  wire [31:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire gmem1_m_axi_U_n_104;
  wire \grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_block_pp0_stage0_subdone ;
  wire \grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_enable_reg_pp0_iter1 ;
  wire \grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_enable_reg_pp0_iter2 ;
  wire \grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_enable_reg_pp0_iter6 ;
  wire \grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_loop_exit_ready_pp0_iter5_reg ;
  wire \grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/matrixB_load_11_reg_15820 ;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_ce6;
  wire \grp_read_input_Pipeline_mem_rd_fu_82/ap_enable_reg_pp0_iter2 ;
  wire \grp_write_result_Pipeline_mem_wr_fu_73/ap_enable_reg_pp0_iter2 ;
  wire [63:2]in2;
  wire inStream1_U_n_2;
  wire [31:0]inStream1_dout;
  wire inStream1_empty_n;
  wire inStream1_full_n;
  wire [31:0]inStream2_dout;
  wire inStream2_empty_n;
  wire inStream2_full_n;
  wire interrupt;
  wire \load_unit/buff_rdata/pop ;
  wire \load_unit/burst_ready ;
  wire \load_unit/burst_ready_2 ;
  wire \load_unit/fifo_rreq/push ;
  wire \load_unit/ready_for_outstanding ;
  wire \load_unit/ready_for_outstanding_5 ;
  wire mOutPtr0;
  wire mOutPtr0_9;
  wire mOutPtr18_out;
  wire mOutPtr18_out_8;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [63:2]\^m_axi_gmem0_AWADDR ;
  wire [3:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire outStream_U_n_2;
  wire outStream_U_n_6;
  wire [31:0]outStream_dout;
  wire outStream_empty_n;
  wire outStream_full_n;
  wire [63:2]out_r;
  wire out_r_c_U_n_3;
  wire [63:2]out_r_c_dout;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire p_0_in;
  wire p_0_in_1;
  wire p_0_in_7;
  wire pop;
  wire push;
  wire push_0;
  wire push_3;
  wire push_4;
  wire [31:0]read_input_1_U0_inStream2_din;
  wire [61:0]read_input_1_U0_m_axi_gmem1_ARADDR;
  wire [30:0]read_input_1_U0_m_axi_gmem1_ARLEN;
  wire read_input_1_U0_n_1;
  wire read_input_1_U0_n_5;
  wire read_input_1_U0_n_6;
  wire read_input_U0_ap_idle;
  wire [31:0]read_input_U0_inStream1_din;
  wire [61:0]read_input_U0_m_axi_gmem0_ARADDR;
  wire [30:0]read_input_U0_m_axi_gmem0_ARLEN;
  wire read_input_U0_m_axi_gmem0_RREADY;
  wire read_input_U0_n_40;
  wire read_input_U0_size_c_write;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]size;
  wire [31:0]size_c_dout;
  wire size_c_empty_n;
  wire size_c_full_n;
  wire start_for_compute_mm_U0_full_n;
  wire start_for_write_result_U0_U_n_2;
  wire start_for_write_result_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_6;
  wire \store_unit/buff_wdata/push ;
  wire write_result_U0_ap_start;
  wire [61:0]write_result_U0_m_axi_gmem0_AWADDR;
  wire [30:0]write_result_U0_m_axi_gmem0_AWLEN;
  wire write_result_U0_m_axi_gmem0_AWVALID;
  wire write_result_U0_m_axi_gmem0_BREADY;
  wire [31:0]write_result_U0_m_axi_gmem0_WDATA;
  wire write_result_U0_n_100;
  wire write_result_U0_n_5;
  wire write_result_U0_out_r_read;

  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63:2] = \^m_axi_gmem0_AWADDR [63:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3:0] = \^m_axi_gmem0_AWLEN [3:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(p_0_in));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_entry_proc_U0_ap_ready),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(ap_sync_reg_read_input_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_read_input_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_read_input_1_U0_ap_ready),
        .Q(ap_sync_reg_read_input_1_U0_ap_ready),
        .R(ap_sync_reg_read_input_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_read_input_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_read_input_U0_ap_ready),
        .Q(ap_sync_reg_read_input_U0_ap_ready_reg_n_0),
        .R(ap_sync_reg_read_input_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm compute_mm_U0
       (.CEB1(outStream_U_n_6),
        .CEB2(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/matrixB_load_11_reg_15820 ),
        .DSP_ALU_INST(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_ce6),
        .E(compute_mm_U0_n_6),
        .Q(compute_mm_U0_n_4),
        .\add_ln36_20_reg_1677_reg[31] (compute_mm_U0_outStream_din),
        .\ap_CS_fsm_reg[0]_0 (outStream_U_n_2),
        .ap_block_pp0_stage0_subdone(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter2(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_enable_reg_pp0_iter2 ),
        .ap_enable_reg_pp0_iter6(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_enable_reg_pp0_iter6 ),
        .ap_loop_exit_ready_pp0_iter5_reg(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_loop_exit_ready_pp0_iter5_reg ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .compute_mm_U0_ap_start(compute_mm_U0_ap_start),
        .compute_mm_U0_inStream2_read(compute_mm_U0_inStream2_read),
        .d0(inStream1_dout),
        .empty_n_reg(compute_mm_U0_n_7),
        .full_n_reg(ap_sync_reg_read_input_U0_ap_ready_reg_n_0),
        .inStream1_empty_n(inStream1_empty_n),
        .inStream2_empty_n(inStream2_empty_n),
        .mOutPtr0(mOutPtr0),
        .outStream_full_n(outStream_full_n),
        .pop(pop),
        .push(push),
        .push_0(push_4),
        .push_1(push_3),
        .ram14_reg(inStream2_dout),
        .start_for_compute_mm_U0_full_n(start_for_compute_mm_U0_full_n),
        .start_once_reg(start_once_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_control_s_axi control_s_axi_U
       (.CO(p_0_in_1),
        .DI(control_s_axi_U_n_97),
        .E(control_s_axi_U_n_103),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .I_ARADDR(read_input_U0_m_axi_gmem0_ARADDR),
        .Q(ap_CS_fsm_state2),
        .S(control_s_axi_U_n_63),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_CS_fsm_state72),
        .ap_idle(ap_idle),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(control_s_axi_U_n_99),
        .ap_start(ap_start),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_102),
        .ap_sync_reg_read_input_1_U0_ap_ready(ap_sync_reg_read_input_1_U0_ap_ready),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .\icmp_ln12_1_reg_201_reg[0] (read_input_1_U0_n_6),
        .in2(in2),
        .\int_size_reg[30]_0 (control_s_axi_U_n_98),
        .interrupt(interrupt),
        .\mOutPtr_reg[1] (ap_sync_reg_read_input_U0_ap_ready_reg_n_0),
        .out_r(out_r),
        .out_r_c_full_n(out_r_c_full_n),
        .pop(pop),
        .push(push_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .size(size),
        .start_for_compute_mm_U0_full_n(start_for_compute_mm_U0_full_n),
        .start_for_write_result_U0_full_n(start_for_write_result_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_6),
        .write_result_U0_m_axi_gmem0_BREADY(write_result_U0_m_axi_gmem0_BREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_entry_proc entry_proc_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(out_r_c_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi gmem0_m_axi_U
       (.D(gmem0_m_axi_U_n_8),
        .Q({ap_CS_fsm_state72,ap_CS_fsm_state2_10}),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_write_result_Pipeline_mem_wr_fu_73/ap_enable_reg_pp0_iter2 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.len_buf_reg[3] (\^m_axi_gmem0_ARLEN ),
        .\data_p1_reg[67] ({\^m_axi_gmem0_AWLEN ,\^m_axi_gmem0_AWADDR }),
        .\data_p2_reg[32] ({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .dout({\load_unit/burst_ready ,gmem0_RDATA}),
        .\dout_reg[36] ({m_axi_gmem0_WLAST,m_axi_gmem0_WSTRB,m_axi_gmem0_WDATA}),
        .full_n_reg(gmem0_m_axi_U_n_109),
        .full_n_reg_0(gmem0_m_axi_U_n_110),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem0_RVALID(gmem0_RVALID),
        .gmem0_WREADY(gmem0_WREADY),
        .in({write_result_U0_m_axi_gmem0_AWLEN,write_result_U0_m_axi_gmem0_AWADDR}),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .mem_reg(write_result_U0_m_axi_gmem0_WDATA),
        .\mem_reg[67][94]_srl32__0 ({read_input_U0_m_axi_gmem0_ARLEN,read_input_U0_m_axi_gmem0_ARADDR}),
        .push(\store_unit/buff_wdata/push ),
        .read_input_U0_m_axi_gmem0_RREADY(read_input_U0_m_axi_gmem0_RREADY),
        .ready_for_outstanding(\load_unit/ready_for_outstanding_5 ),
        .s_ready_t_reg(m_axi_gmem0_BREADY),
        .s_ready_t_reg_0(m_axi_gmem0_RREADY),
        .write_result_U0_m_axi_gmem0_AWVALID(write_result_U0_m_axi_gmem0_AWVALID),
        .write_result_U0_m_axi_gmem0_BREADY(write_result_U0_m_axi_gmem0_BREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi gmem1_m_axi_U
       (.D(gmem1_RDATA),
        .DOUTPADOUTP(\load_unit/burst_ready_2 ),
        .Q(\^m_axi_gmem1_ARLEN ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem1_ARVALID),
        .\data_p2_reg[32] ({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .dout_vld_reg(read_input_1_U0_n_5),
        .empty_n_reg(gmem1_m_axi_U_n_104),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .in({read_input_1_U0_m_axi_gmem1_ARLEN,read_input_1_U0_m_axi_gmem1_ARADDR}),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .mem_reg(read_input_1_U0_n_1),
        .pop(\load_unit/buff_rdata/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .s_ready_t_reg(m_axi_gmem1_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S inStream1_U
       (.E(compute_mm_U0_n_6),
        .Q(read_input_U0_inStream1_din),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_read_input_Pipeline_mem_rd_fu_82/ap_enable_reg_pp0_iter2 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_mm_U0_inStream2_read(compute_mm_U0_inStream2_read),
        .d0(inStream1_dout),
        .full_n_reg_0(inStream1_U_n_2),
        .inStream1_empty_n(inStream1_empty_n),
        .inStream1_full_n(inStream1_full_n),
        .push(push_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_0 inStream2_U
       (.E(compute_mm_U0_n_7),
        .Q(read_input_1_U0_inStream2_din),
        .\SRL_SIG_reg[1][31] (inStream2_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_mm_U0_inStream2_read(compute_mm_U0_inStream2_read),
        .inStream2_empty_n(inStream2_empty_n),
        .inStream2_full_n(inStream2_full_n),
        .push(push_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_1 outStream_U
       (.CEB1(outStream_U_n_6),
        .CEB2(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/matrixB_load_11_reg_15820 ),
        .D(compute_mm_U0_outStream_din),
        .E(write_result_U0_n_100),
        .\SRL_SIG_reg[1][31] (outStream_dout),
        .ap_block_pp0_stage0_subdone(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_reg(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_ce6),
        .ap_enable_reg_pp0_iter2(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_enable_reg_pp0_iter2 ),
        .ap_enable_reg_pp0_iter6(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_enable_reg_pp0_iter6 ),
        .ap_loop_exit_ready_pp0_iter5_reg(\grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_loop_exit_ready_pp0_iter5_reg ),
        .ap_loop_exit_ready_pp0_iter5_reg_reg__0(outStream_U_n_2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr0(mOutPtr0_9),
        .mOutPtr18_out(mOutPtr18_out_8),
        .outStream_empty_n(outStream_empty_n),
        .outStream_full_n(outStream_full_n),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w64_d4_S out_r_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_read_input_1_U0_ap_ready(ap_sync_read_input_1_U0_ap_ready),
        .ap_sync_read_input_U0_ap_ready(ap_sync_read_input_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_read_input_U0_ap_ready(ap_sync_reg_read_input_U0_ap_ready),
        .full_n_reg_0(out_r_c_U_n_3),
        .in(out_r),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_102),
        .out(out_r_c_dout),
        .out_r_c_empty_n(out_r_c_empty_n),
        .out_r_c_full_n(out_r_c_full_n),
        .push(push_0),
        .start_for_write_result_U0_full_n(start_for_write_result_U0_full_n),
        .start_once_reg(start_once_reg),
        .write_result_U0_out_r_read(write_result_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_read_input_1 read_input_1_U0
       (.D(in2),
        .DI(control_s_axi_U_n_97),
        .DOUTPADOUTP(\load_unit/burst_ready_2 ),
        .Q(read_input_1_U0_n_6),
        .S(control_s_axi_U_n_63),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(read_input_1_U0_n_1),
        .ap_start(ap_start),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_read_input_1_U0_ap_ready(ap_sync_read_input_1_U0_ap_ready),
        .ap_sync_read_input_U0_ap_ready(ap_sync_read_input_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_read_input_1_U0_ap_ready(ap_sync_reg_read_input_1_U0_ap_ready),
        .dout_vld_reg(gmem1_m_axi_U_n_104),
        .empty_n_reg(read_input_1_U0_n_5),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .\gmem1_addr_read_reg_205_reg[31]_0 (read_input_1_U0_inStream2_din),
        .\gmem1_addr_read_reg_205_reg[31]_1 (gmem1_RDATA),
        .in({read_input_1_U0_m_axi_gmem1_ARLEN,read_input_1_U0_m_axi_gmem1_ARADDR}),
        .inStream2_full_n(inStream2_full_n),
        .int_ap_idle_reg(start_for_write_result_U0_U_n_2),
        .int_ap_idle_reg_0(control_s_axi_U_n_102),
        .pop(\load_unit/buff_rdata/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .push_0(push_3),
        .read_input_U0_ap_idle(read_input_U0_ap_idle),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .size(size[30:0]),
        .\zext_ln12_reg_196_reg[30]_0 (control_s_axi_U_n_98));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_read_input read_input_U0
       (.CO(p_0_in_1),
        .D(gmem0_m_axi_U_n_8),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_read_input_Pipeline_mem_rd_fu_82/ap_enable_reg_pp0_iter2 ),
        .ap_loop_init_int_reg(inStream1_U_n_2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_read_input_U0_ap_ready(ap_sync_read_input_U0_ap_ready),
        .dout({\load_unit/burst_ready ,gmem0_RDATA}),
        .\empty_33_reg_140_reg[30]_0 (read_input_U0_m_axi_gmem0_ARLEN),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_RVALID(gmem0_RVALID),
        .\gmem0_addr_read_reg_137_reg[31] (read_input_U0_inStream1_din),
        .inStream1_full_n(inStream1_full_n),
        .int_ap_start_reg(read_input_U0_n_40),
        .mOutPtr18_out(mOutPtr18_out),
        .pop(pop),
        .push(push_4),
        .read_input_U0_ap_idle(read_input_U0_ap_idle),
        .read_input_U0_m_axi_gmem0_RREADY(read_input_U0_m_axi_gmem0_RREADY),
        .ready_for_outstanding(\load_unit/ready_for_outstanding_5 ),
        .sel(read_input_U0_size_c_write),
        .size(size),
        .size_c_full_n(size_c_full_n),
        .start_for_compute_mm_U0_full_n(start_for_compute_mm_U0_full_n),
        .start_once_reg(start_once_reg_6),
        .start_once_reg_reg_0(ap_sync_reg_read_input_U0_ap_ready_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d3_S size_c_U
       (.CO(p_0_in_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(read_input_U0_n_40),
        .in(size),
        .out(size_c_dout),
        .sel(read_input_U0_size_c_write),
        .size_c_empty_n(size_c_empty_n),
        .size_c_full_n(size_c_full_n),
        .write_result_U0_out_r_read(write_result_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_start_for_compute_mm_U0 start_for_compute_mm_U0_U
       (.E(control_s_axi_U_n_103),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_mm_U0_ap_start(compute_mm_U0_ap_start),
        .mOutPtr0(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out),
        .start_for_compute_mm_U0_full_n(start_for_compute_mm_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_start_for_write_result_U0 start_for_write_result_U0_U
       (.Q({ap_CS_fsm_state72,write_result_U0_n_5}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_mm_U0_ap_start(compute_mm_U0_ap_start),
        .empty_n_reg_0(start_for_write_result_U0_U_n_2),
        .gmem0_BVALID(gmem0_BVALID),
        .int_ap_idle_reg(compute_mm_U0_n_4),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_102),
        .start_for_write_result_U0_full_n(start_for_write_result_U0_full_n),
        .start_once_reg(start_once_reg),
        .write_result_U0_ap_start(write_result_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_write_result write_result_U0
       (.CO(p_0_in_7),
        .D(write_result_U0_m_axi_gmem0_AWVALID),
        .E(write_result_U0_n_100),
        .Q({ap_CS_fsm_state72,ap_CS_fsm_state2_10,write_result_U0_n_5}),
        .\ap_CS_fsm_reg[1]_0 (gmem0_m_axi_U_n_110),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(control_s_axi_U_n_99),
        .ap_enable_reg_pp0_iter2(\grp_write_result_Pipeline_mem_wr_fu_73/ap_enable_reg_pp0_iter2 ),
        .ap_loop_init_int_reg(gmem0_m_axi_U_n_109),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem0_WREADY(gmem0_WREADY),
        .in({write_result_U0_m_axi_gmem0_AWLEN,write_result_U0_m_axi_gmem0_AWADDR}),
        .mOutPtr0(mOutPtr0_9),
        .mOutPtr18_out(mOutPtr18_out_8),
        .outStream_empty_n(outStream_empty_n),
        .\outStream_read_reg_145_reg[31] (write_result_U0_m_axi_gmem0_WDATA),
        .\outStream_read_reg_145_reg[31]_0 (outStream_dout),
        .out_r_c_empty_n(out_r_c_empty_n),
        .push(\store_unit/buff_wdata/push ),
        .push_0(push),
        .size_c_empty_n(size_c_empty_n),
        .\size_read_reg_125_reg[31]_0 (size_c_dout),
        .\trunc_ln_reg_130_reg[61]_0 (out_r_c_dout),
        .write_result_U0_ap_start(write_result_U0_ap_start),
        .write_result_U0_m_axi_gmem0_BREADY(write_result_U0_m_axi_gmem0_BREADY),
        .write_result_U0_out_r_read(write_result_U0_out_r_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm
   (ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter6,
    ap_loop_exit_ready_pp0_iter5_reg,
    Q,
    compute_mm_U0_inStream2_read,
    E,
    empty_n_reg,
    push,
    mOutPtr0,
    pop,
    \add_ln36_20_reg_1677_reg[31] ,
    ap_rst_n_inv,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    CEB1,
    CEB2,
    DSP_ALU_INST,
    inStream1_empty_n,
    inStream2_empty_n,
    compute_mm_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    push_0,
    push_1,
    outStream_full_n,
    start_once_reg,
    start_for_compute_mm_U0_full_n,
    full_n_reg,
    ap_start,
    d0,
    ram14_reg);
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter6;
  output ap_loop_exit_ready_pp0_iter5_reg;
  output [0:0]Q;
  output compute_mm_U0_inStream2_read;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr0;
  output pop;
  output [31:0]\add_ln36_20_reg_1677_reg[31] ;
  input ap_rst_n_inv;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input CEB1;
  input CEB2;
  input DSP_ALU_INST;
  input inStream1_empty_n;
  input inStream2_empty_n;
  input compute_mm_U0_ap_start;
  input \ap_CS_fsm_reg[0]_0 ;
  input push_0;
  input push_1;
  input outStream_full_n;
  input start_once_reg;
  input start_for_compute_mm_U0_full_n;
  input full_n_reg;
  input ap_start;
  input [31:0]d0;
  input [31:0]ram14_reg;

  wire CEB1;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]add_ln27_reg_242;
  wire [31:0]\add_ln36_20_reg_1677_reg[31] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire compute_mm_U0_ap_start;
  wire compute_mm_U0_inStream2_read;
  wire [31:0]d0;
  wire [0:0]empty_n_reg;
  wire full_n_reg;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_n_19;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg;
  wire [7:4]grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixA_address15;
  wire [4:0]grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_address15;
  wire [4:4]grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_address2;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_n_33;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_n_37;
  wire inStream1_empty_n;
  wire inStream2_empty_n;
  wire mOutPtr0;
  wire [7:0]matrixA_address0;
  wire matrixA_ce0;
  wire matrixA_ce6;
  wire [31:0]matrixA_q0;
  wire [31:0]matrixA_q1;
  wire [31:0]matrixA_q10;
  wire [31:0]matrixA_q11;
  wire [31:0]matrixA_q12;
  wire [31:0]matrixA_q13;
  wire [31:0]matrixA_q14;
  wire [31:0]matrixA_q15;
  wire [31:0]matrixA_q2;
  wire [31:0]matrixA_q3;
  wire [31:0]matrixA_q4;
  wire [31:0]matrixA_q5;
  wire [31:0]matrixA_q6;
  wire [31:0]matrixA_q7;
  wire [31:0]matrixA_q8;
  wire [31:0]matrixA_q9;
  wire [7:0]matrixB_address0;
  wire matrixB_ce0;
  wire matrixB_ce2;
  wire [31:0]matrixB_q0;
  wire [31:0]matrixB_q1;
  wire [31:0]matrixB_q10;
  wire [31:0]matrixB_q11;
  wire [31:0]matrixB_q12;
  wire [31:0]matrixB_q13;
  wire [31:0]matrixB_q14;
  wire [31:0]matrixB_q15;
  wire [31:0]matrixB_q2;
  wire [31:0]matrixB_q3;
  wire [31:0]matrixB_q4;
  wire [31:0]matrixB_q5;
  wire [31:0]matrixB_q6;
  wire [31:0]matrixB_q7;
  wire [31:0]matrixB_q8;
  wire [31:0]matrixB_q9;
  wire outStream_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire [31:0]ram14_reg;
  wire [4:0]select_ln32_reg_1265;
  wire start_for_compute_mm_U0_full_n;
  wire start_once_reg;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32
       (.D(ap_NS_fsm[2:1]),
        .E(E),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state2,Q}),
        .WEA(compute_mm_U0_inStream2_read),
        .WEBWE(matrixA_ce0),
        .\add_ln27_reg_242_reg[7]_0 (add_ln27_reg_242),
        .address0(matrixA_address0[3:0]),
        .\ap_CS_fsm_reg[0] (grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_n_19),
        .\ap_CS_fsm_reg[4] (matrixB_address0[7:6]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce15(matrixA_ce6),
        .compute_mm_U0_ap_start(compute_mm_U0_ap_start),
        .empty_n_reg(empty_n_reg),
        .grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .inStream1_empty_n(inStream1_empty_n),
        .inStream2_empty_n(inStream2_empty_n),
        .push_0(push_0),
        .push_1(push_1));
  FDRE #(
    .INIT(1'b0)) 
    grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_n_19),
        .Q(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4 grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44
       (.ADDRARDADDR(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_n_37),
        .CEB1(CEB1),
        .CEB2(CEB2),
        .D({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .DSP_ALU_INST(matrixA_q15),
        .DSP_ALU_INST_0(DSP_ALU_INST),
        .DSP_ALU_INST_1(matrixB_q14),
        .DSP_ALU_INST_10(matrixB_q12),
        .DSP_ALU_INST_11(matrixA_q9),
        .DSP_ALU_INST_12(matrixB_q7),
        .DSP_ALU_INST_13(matrixA_q0),
        .DSP_ALU_INST_14(matrixB_q8),
        .DSP_ALU_INST_15(matrixA_q1),
        .DSP_ALU_INST_2(matrixA_q13),
        .DSP_ALU_INST_3(matrixA_q6),
        .DSP_ALU_INST_4(matrixA_q4),
        .DSP_ALU_INST_5(matrixB_q11),
        .DSP_ALU_INST_6(matrixA_q2),
        .DSP_ALU_INST_7(matrixA_q3),
        .DSP_ALU_INST_8(matrixB_q10),
        .DSP_ALU_INST_9(matrixA_q5),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2,Q}),
        .WEBWE(matrixB_ce0),
        .\add_ln36_20_reg_1677_reg[31]_0 (\add_ln36_20_reg_1677_reg[31] ),
        .address0(matrixA_address0[7:4]),
        .address15(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixA_address15),
        .address6(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_address2),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[3] (grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_n_33),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_loop_exit_ready_pp0_iter5_reg_reg__0_0(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ce6(matrixB_ce2),
        .compute_mm_U0_ap_start(compute_mm_U0_ap_start),
        .full_n_reg(full_n_reg),
        .grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .inStream1_empty_n(inStream1_empty_n),
        .inStream2_empty_n(inStream2_empty_n),
        .\j_fu_108_reg[4]_0 (grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_address15),
        .mOutPtr0(mOutPtr0),
        .outStream_full_n(outStream_full_n),
        .pop(pop),
        .push(push),
        .q0(matrixB_q0),
        .q1(matrixB_q1),
        .q10(matrixA_q10),
        .q11(matrixA_q11),
        .q12(matrixA_q12),
        .q13(matrixB_q13),
        .q14(matrixA_q14),
        .q15(matrixB_q15),
        .q2(matrixB_q2),
        .q3(matrixB_q3),
        .q4(matrixB_q4),
        .q5(matrixB_q5),
        .q6(matrixB_q6),
        .q7(matrixA_q7),
        .q8(matrixA_q8),
        .q9(matrixB_q9),
        .ram0_reg_bram_0(add_ln27_reg_242),
        .\select_ln32_reg_1265_reg[4]_0 (matrixB_address0[5:0]),
        .\select_ln32_reg_1265_reg[4]_1 (select_ln32_reg_1265),
        .start_for_compute_mm_U0_full_n(start_for_compute_mm_U0_full_n),
        .start_once_reg(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_n_33),
        .Q(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm_matrixA_RAM_1WNR_AUTO_1R1W matrixA_U
       (.Q(ap_CS_fsm_state5),
        .WEA(compute_mm_U0_inStream2_read),
        .WEBWE(matrixA_ce0),
        .address0(matrixA_address0),
        .address15(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixA_address15),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ce15(matrixA_ce6),
        .d0(d0),
        .grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .q0(matrixA_q0),
        .q1(matrixA_q1),
        .q10(matrixA_q10),
        .q11(matrixA_q11),
        .q12(matrixA_q12),
        .q13(matrixA_q13),
        .q14(matrixA_q14),
        .q15(matrixA_q15),
        .q2(matrixA_q2),
        .q3(matrixA_q3),
        .q4(matrixA_q4),
        .q5(matrixA_q5),
        .q6(matrixA_q6),
        .q7(matrixA_q7),
        .q8(matrixA_q8),
        .q9(matrixA_q9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm_matrixA_RAM_1WNR_AUTO_1R1W_15 matrixB_U
       (.ADDRARDADDR({grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_n_37,grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_address15[3:0]}),
        .WEA(compute_mm_U0_inStream2_read),
        .WEBWE(matrixB_ce0),
        .address0(matrixB_address0),
        .address15(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_address15[4]),
        .address6({select_ln32_reg_1265[4],grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_matrixB_address2,select_ln32_reg_1265[3:0]}),
        .ap_clk(ap_clk),
        .ce15(matrixA_ce6),
        .ce6(matrixB_ce2),
        .q0(matrixB_q0),
        .q1(matrixB_q1),
        .q10(matrixB_q10),
        .q11(matrixB_q11),
        .q12(matrixB_q12),
        .q13(matrixB_q13),
        .q14(matrixB_q14),
        .q15(matrixB_q15),
        .q2(matrixB_q2),
        .q3(matrixB_q3),
        .q4(matrixB_q4),
        .q5(matrixB_q5),
        .q6(matrixB_q6),
        .q7(matrixB_q7),
        .q8(matrixB_q8),
        .q9(matrixB_q9),
        .ram14_reg_0(ram14_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2
   (ap_enable_reg_pp0_iter1,
    D,
    WEBWE,
    WEA,
    address0,
    \add_ln27_reg_242_reg[7]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[0] ,
    E,
    empty_n_reg,
    ap_rst_n_inv,
    ap_clk,
    grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg,
    inStream1_empty_n,
    inStream2_empty_n,
    Q,
    compute_mm_U0_ap_start,
    ce15,
    push_0,
    push_1);
  output ap_enable_reg_pp0_iter1;
  output [1:0]D;
  output [0:0]WEBWE;
  output [0:0]WEA;
  output [3:0]address0;
  output [7:0]\add_ln27_reg_242_reg[7]_0 ;
  output [1:0]\ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[0] ;
  output [0:0]E;
  output [0:0]empty_n_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg;
  input inStream1_empty_n;
  input inStream2_empty_n;
  input [2:0]Q;
  input compute_mm_U0_ap_start;
  input ce15;
  input push_0;
  input push_1;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:0]add_ln25_1_fu_130_p2;
  wire [4:0]add_ln26_fu_192_p2;
  wire [7:4]add_ln27_fu_186_p2;
  wire add_ln27_reg_2420;
  wire [7:0]\add_ln27_reg_242_reg[7]_0 ;
  wire [3:0]address0;
  wire \ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire ce15;
  wire compute_mm_U0_ap_start;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg;
  wire \i_fu_58[0]_i_1_n_0 ;
  wire \i_fu_58[1]_i_1_n_0 ;
  wire \i_fu_58[2]_i_1_n_0 ;
  wire \i_fu_58[3]_i_2_n_0 ;
  wire \i_fu_58[3]_i_3_n_0 ;
  wire \i_fu_58_reg_n_0_[0] ;
  wire \i_fu_58_reg_n_0_[1] ;
  wire \i_fu_58_reg_n_0_[2] ;
  wire \i_fu_58_reg_n_0_[3] ;
  wire inStream1_empty_n;
  wire inStream2_empty_n;
  wire indvar_flatten_fu_62;
  wire \indvar_flatten_fu_62[5]_i_2_n_0 ;
  wire \indvar_flatten_fu_62[8]_i_4_n_0 ;
  wire \indvar_flatten_fu_62_reg_n_0_[0] ;
  wire \indvar_flatten_fu_62_reg_n_0_[1] ;
  wire \indvar_flatten_fu_62_reg_n_0_[2] ;
  wire \indvar_flatten_fu_62_reg_n_0_[3] ;
  wire \indvar_flatten_fu_62_reg_n_0_[4] ;
  wire \indvar_flatten_fu_62_reg_n_0_[5] ;
  wire \indvar_flatten_fu_62_reg_n_0_[6] ;
  wire \indvar_flatten_fu_62_reg_n_0_[7] ;
  wire \indvar_flatten_fu_62_reg_n_0_[8] ;
  wire [4:0]j_fu_54;
  wire push_0;
  wire push_1;
  wire [3:0]select_ln25_fu_154_p3;

  FDRE \add_ln27_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_reg_2420),
        .D(select_ln25_fu_154_p3[0]),
        .Q(\add_ln27_reg_242_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \add_ln27_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(add_ln27_reg_2420),
        .D(select_ln25_fu_154_p3[1]),
        .Q(\add_ln27_reg_242_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \add_ln27_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(add_ln27_reg_2420),
        .D(select_ln25_fu_154_p3[2]),
        .Q(\add_ln27_reg_242_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \add_ln27_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(add_ln27_reg_2420),
        .D(select_ln25_fu_154_p3[3]),
        .Q(\add_ln27_reg_242_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \add_ln27_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(add_ln27_reg_2420),
        .D(add_ln27_fu_186_p2[4]),
        .Q(\add_ln27_reg_242_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \add_ln27_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(add_ln27_reg_2420),
        .D(add_ln27_fu_186_p2[5]),
        .Q(\add_ln27_reg_242_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \add_ln27_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(add_ln27_reg_2420),
        .D(add_ln27_fu_186_p2[6]),
        .Q(\add_ln27_reg_242_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \add_ln27_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(add_ln27_reg_2420),
        .D(add_ln27_fu_186_p2[7]),
        .Q(\add_ln27_reg_242_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe_sequential_init_32 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(add_ln27_reg_2420),
        .Q(Q[1:0]),
        .add_ln25_1_fu_130_p2(add_ln25_1_fu_130_p2),
        .add_ln26_fu_192_p2(add_ln26_fu_192_p2),
        .\add_ln27_reg_242_reg[4] (\i_fu_58_reg_n_0_[0] ),
        .\add_ln27_reg_242_reg[5] (\i_fu_58_reg_n_0_[1] ),
        .\add_ln27_reg_242_reg[6] (\i_fu_58_reg_n_0_[2] ),
        .\add_ln27_reg_242_reg[7] (\i_fu_58_reg_n_0_[3] ),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_28),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .compute_mm_U0_ap_start(compute_mm_U0_ap_start),
        .grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .\i_fu_58_reg[1] ({add_ln27_fu_186_p2,select_ln25_fu_154_p3}),
        .\i_fu_58_reg[3] (ap_enable_reg_pp0_iter1),
        .inStream1_empty_n(inStream1_empty_n),
        .inStream2_empty_n(inStream2_empty_n),
        .indvar_flatten_fu_62(indvar_flatten_fu_62),
        .\indvar_flatten_fu_62_reg[4] (\indvar_flatten_fu_62_reg_n_0_[3] ),
        .\indvar_flatten_fu_62_reg[4]_0 (\indvar_flatten_fu_62_reg_n_0_[4] ),
        .\indvar_flatten_fu_62_reg[4]_1 (\indvar_flatten_fu_62_reg_n_0_[0] ),
        .\indvar_flatten_fu_62_reg[4]_2 (\indvar_flatten_fu_62_reg_n_0_[2] ),
        .\indvar_flatten_fu_62_reg[4]_3 (\indvar_flatten_fu_62_reg_n_0_[1] ),
        .\indvar_flatten_fu_62_reg[5] (\indvar_flatten_fu_62_reg_n_0_[5] ),
        .\indvar_flatten_fu_62_reg[5]_0 (\indvar_flatten_fu_62[5]_i_2_n_0 ),
        .\indvar_flatten_fu_62_reg[8] (\indvar_flatten_fu_62_reg_n_0_[6] ),
        .\indvar_flatten_fu_62_reg[8]_0 (\indvar_flatten_fu_62_reg_n_0_[7] ),
        .\indvar_flatten_fu_62_reg[8]_1 (\indvar_flatten_fu_62_reg_n_0_[8] ),
        .\indvar_flatten_fu_62_reg[8]_2 (\indvar_flatten_fu_62[8]_i_4_n_0 ),
        .j_fu_54(j_fu_54));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    \i_fu_58[0]_i_1 
       (.I0(j_fu_54[3]),
        .I1(j_fu_54[2]),
        .I2(j_fu_54[1]),
        .I3(j_fu_54[0]),
        .I4(j_fu_54[4]),
        .I5(\i_fu_58_reg_n_0_[0] ),
        .O(\i_fu_58[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_58[1]_i_1 
       (.I0(\i_fu_58[3]_i_3_n_0 ),
        .I1(\i_fu_58_reg_n_0_[1] ),
        .O(\i_fu_58[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_58[2]_i_1 
       (.I0(\i_fu_58_reg_n_0_[1] ),
        .I1(\i_fu_58[3]_i_3_n_0 ),
        .I2(\i_fu_58_reg_n_0_[2] ),
        .O(\i_fu_58[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_fu_58[3]_i_2 
       (.I0(\i_fu_58_reg_n_0_[2] ),
        .I1(\i_fu_58[3]_i_3_n_0 ),
        .I2(\i_fu_58_reg_n_0_[1] ),
        .I3(\i_fu_58_reg_n_0_[3] ),
        .O(\i_fu_58[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \i_fu_58[3]_i_3 
       (.I0(j_fu_54[3]),
        .I1(j_fu_54[2]),
        .I2(j_fu_54[1]),
        .I3(j_fu_54[0]),
        .I4(j_fu_54[4]),
        .I5(\i_fu_58_reg_n_0_[0] ),
        .O(\i_fu_58[3]_i_3_n_0 ));
  FDRE \i_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(\i_fu_58[0]_i_1_n_0 ),
        .Q(\i_fu_58_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \i_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(\i_fu_58[1]_i_1_n_0 ),
        .Q(\i_fu_58_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \i_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(\i_fu_58[2]_i_1_n_0 ),
        .Q(\i_fu_58_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \i_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(\i_fu_58[3]_i_2_n_0 ),
        .Q(\i_fu_58_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \indvar_flatten_fu_62[5]_i_2 
       (.I0(\indvar_flatten_fu_62_reg_n_0_[3] ),
        .I1(\indvar_flatten_fu_62_reg_n_0_[1] ),
        .I2(\indvar_flatten_fu_62_reg_n_0_[0] ),
        .I3(\indvar_flatten_fu_62_reg_n_0_[2] ),
        .I4(\indvar_flatten_fu_62_reg_n_0_[4] ),
        .O(\indvar_flatten_fu_62[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_fu_62[8]_i_4 
       (.I0(\indvar_flatten_fu_62_reg_n_0_[4] ),
        .I1(\indvar_flatten_fu_62_reg_n_0_[2] ),
        .I2(\indvar_flatten_fu_62_reg_n_0_[0] ),
        .I3(\indvar_flatten_fu_62_reg_n_0_[1] ),
        .I4(\indvar_flatten_fu_62_reg_n_0_[3] ),
        .I5(\indvar_flatten_fu_62_reg_n_0_[5] ),
        .O(\indvar_flatten_fu_62[8]_i_4_n_0 ));
  FDRE \indvar_flatten_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln25_1_fu_130_p2[0]),
        .Q(\indvar_flatten_fu_62_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln25_1_fu_130_p2[1]),
        .Q(\indvar_flatten_fu_62_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln25_1_fu_130_p2[2]),
        .Q(\indvar_flatten_fu_62_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln25_1_fu_130_p2[3]),
        .Q(\indvar_flatten_fu_62_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln25_1_fu_130_p2[4]),
        .Q(\indvar_flatten_fu_62_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln25_1_fu_130_p2[5]),
        .Q(\indvar_flatten_fu_62_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln25_1_fu_130_p2[6]),
        .Q(\indvar_flatten_fu_62_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln25_1_fu_130_p2[7]),
        .Q(\indvar_flatten_fu_62_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln25_1_fu_130_p2[8]),
        .Q(\indvar_flatten_fu_62_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \j_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln26_fu_192_p2[0]),
        .Q(j_fu_54[0]),
        .R(1'b0));
  FDRE \j_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln26_fu_192_p2[1]),
        .Q(j_fu_54[1]),
        .R(1'b0));
  FDRE \j_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln26_fu_192_p2[2]),
        .Q(j_fu_54[2]),
        .R(1'b0));
  FDRE \j_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln26_fu_192_p2[3]),
        .Q(j_fu_54[3]),
        .R(1'b0));
  FDRE \j_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_62),
        .D(add_ln26_fu_192_p2[4]),
        .Q(j_fu_54[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__15 
       (.I0(push_0),
        .I1(inStream2_empty_n),
        .I2(inStream1_empty_n),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__16 
       (.I0(push_1),
        .I1(inStream2_empty_n),
        .I2(inStream1_empty_n),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram0_reg_bram_0_i_10
       (.I0(Q[2]),
        .I1(\add_ln27_reg_242_reg[7]_0 [0]),
        .O(address0[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram0_reg_bram_0_i_1__0
       (.I0(ce15),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(inStream1_empty_n),
        .I4(inStream2_empty_n),
        .I5(Q[2]),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram0_reg_bram_0_i_3__0
       (.I0(Q[2]),
        .I1(\add_ln27_reg_242_reg[7]_0 [7]),
        .O(\ap_CS_fsm_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_47
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[1]),
        .I2(inStream1_empty_n),
        .I3(inStream2_empty_n),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram0_reg_bram_0_i_4__0
       (.I0(Q[2]),
        .I1(\add_ln27_reg_242_reg[7]_0 [6]),
        .O(\ap_CS_fsm_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram0_reg_bram_0_i_7
       (.I0(Q[2]),
        .I1(\add_ln27_reg_242_reg[7]_0 [3]),
        .O(address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram0_reg_bram_0_i_8
       (.I0(Q[2]),
        .I1(\add_ln27_reg_242_reg[7]_0 [2]),
        .O(address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram0_reg_bram_0_i_9
       (.I0(Q[2]),
        .I1(\add_ln27_reg_242_reg[7]_0 [1]),
        .O(address0[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4
   (ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter6,
    ap_loop_exit_ready_pp0_iter5_reg_reg__0_0,
    D,
    WEBWE,
    ce6,
    address0,
    address15,
    \j_fu_108_reg[4]_0 ,
    \select_ln32_reg_1265_reg[4]_0 ,
    \select_ln32_reg_1265_reg[4]_1 ,
    address6,
    \ap_CS_fsm_reg[3] ,
    push,
    mOutPtr0,
    pop,
    ADDRARDADDR,
    \add_ln36_20_reg_1677_reg[31]_0 ,
    ap_rst_n_inv,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    CEB1,
    q15,
    DSP_ALU_INST,
    CEB2,
    q5,
    q12,
    q6,
    q14,
    q4,
    q10,
    q3,
    q8,
    q13,
    q11,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    q2,
    DSP_ALU_INST_3,
    q1,
    DSP_ALU_INST_4,
    DSP_ALU_INST_5,
    q7,
    q0,
    DSP_ALU_INST_6,
    q9,
    DSP_ALU_INST_7,
    DSP_ALU_INST_8,
    DSP_ALU_INST_9,
    DSP_ALU_INST_10,
    DSP_ALU_INST_11,
    DSP_ALU_INST_12,
    DSP_ALU_INST_13,
    DSP_ALU_INST_14,
    DSP_ALU_INST_15,
    grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg,
    Q,
    compute_mm_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter1,
    inStream1_empty_n,
    inStream2_empty_n,
    ram0_reg_bram_0,
    outStream_full_n,
    start_once_reg,
    start_for_compute_mm_U0_full_n,
    full_n_reg,
    ap_start);
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter6;
  output ap_loop_exit_ready_pp0_iter5_reg_reg__0_0;
  output [1:0]D;
  output [0:0]WEBWE;
  output ce6;
  output [3:0]address0;
  output [3:0]address15;
  output [4:0]\j_fu_108_reg[4]_0 ;
  output [5:0]\select_ln32_reg_1265_reg[4]_0 ;
  output [4:0]\select_ln32_reg_1265_reg[4]_1 ;
  output [0:0]address6;
  output \ap_CS_fsm_reg[3] ;
  output push;
  output mOutPtr0;
  output pop;
  output [0:0]ADDRARDADDR;
  output [31:0]\add_ln36_20_reg_1677_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input CEB1;
  input [31:0]q15;
  input [31:0]DSP_ALU_INST;
  input CEB2;
  input [31:0]q5;
  input [31:0]q12;
  input [31:0]q6;
  input [31:0]q14;
  input [31:0]q4;
  input [31:0]q10;
  input [31:0]q3;
  input [31:0]q8;
  input [31:0]q13;
  input [31:0]q11;
  input DSP_ALU_INST_0;
  input [31:0]DSP_ALU_INST_1;
  input [31:0]DSP_ALU_INST_2;
  input [31:0]q2;
  input [31:0]DSP_ALU_INST_3;
  input [31:0]q1;
  input [31:0]DSP_ALU_INST_4;
  input [31:0]DSP_ALU_INST_5;
  input [31:0]q7;
  input [31:0]q0;
  input [31:0]DSP_ALU_INST_6;
  input [31:0]q9;
  input [31:0]DSP_ALU_INST_7;
  input [31:0]DSP_ALU_INST_8;
  input [31:0]DSP_ALU_INST_9;
  input [31:0]DSP_ALU_INST_10;
  input [31:0]DSP_ALU_INST_11;
  input [31:0]DSP_ALU_INST_12;
  input [31:0]DSP_ALU_INST_13;
  input [31:0]DSP_ALU_INST_14;
  input [31:0]DSP_ALU_INST_15;
  input grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg;
  input [3:0]Q;
  input compute_mm_U0_ap_start;
  input \ap_CS_fsm_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input inStream1_empty_n;
  input inStream2_empty_n;
  input [7:0]ram0_reg_bram_0;
  input outStream_full_n;
  input start_once_reg;
  input start_for_compute_mm_U0_full_n;
  input full_n_reg;
  input ap_start;

  wire [0:0]ADDRARDADDR;
  wire CEB1;
  wire CEB2;
  wire [1:0]D;
  wire [31:0]DSP_ALU_INST;
  wire DSP_ALU_INST_0;
  wire [31:0]DSP_ALU_INST_1;
  wire [31:0]DSP_ALU_INST_10;
  wire [31:0]DSP_ALU_INST_11;
  wire [31:0]DSP_ALU_INST_12;
  wire [31:0]DSP_ALU_INST_13;
  wire [31:0]DSP_ALU_INST_14;
  wire [31:0]DSP_ALU_INST_15;
  wire [31:0]DSP_ALU_INST_2;
  wire [31:0]DSP_ALU_INST_3;
  wire [31:0]DSP_ALU_INST_4;
  wire [31:0]DSP_ALU_INST_5;
  wire [31:0]DSP_ALU_INST_6;
  wire [31:0]DSP_ALU_INST_7;
  wire [31:0]DSP_ALU_INST_8;
  wire [31:0]DSP_ALU_INST_9;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [8:0]add_ln32_1_fu_616_p2;
  wire [4:0]add_ln33_fu_1062_p2;
  wire [31:0]add_ln36_11_fu_1167_p2;
  wire [31:0]add_ln36_11_reg_1672;
  wire \add_ln36_11_reg_1672[15]_i_2_n_0 ;
  wire \add_ln36_11_reg_1672[15]_i_3_n_0 ;
  wire \add_ln36_11_reg_1672[15]_i_4_n_0 ;
  wire \add_ln36_11_reg_1672[15]_i_5_n_0 ;
  wire \add_ln36_11_reg_1672[15]_i_6_n_0 ;
  wire \add_ln36_11_reg_1672[15]_i_7_n_0 ;
  wire \add_ln36_11_reg_1672[15]_i_8_n_0 ;
  wire \add_ln36_11_reg_1672[15]_i_9_n_0 ;
  wire \add_ln36_11_reg_1672[23]_i_2_n_0 ;
  wire \add_ln36_11_reg_1672[23]_i_3_n_0 ;
  wire \add_ln36_11_reg_1672[23]_i_4_n_0 ;
  wire \add_ln36_11_reg_1672[23]_i_5_n_0 ;
  wire \add_ln36_11_reg_1672[23]_i_6_n_0 ;
  wire \add_ln36_11_reg_1672[23]_i_7_n_0 ;
  wire \add_ln36_11_reg_1672[23]_i_8_n_0 ;
  wire \add_ln36_11_reg_1672[23]_i_9_n_0 ;
  wire \add_ln36_11_reg_1672[31]_i_2_n_0 ;
  wire \add_ln36_11_reg_1672[31]_i_3_n_0 ;
  wire \add_ln36_11_reg_1672[31]_i_4_n_0 ;
  wire \add_ln36_11_reg_1672[31]_i_5_n_0 ;
  wire \add_ln36_11_reg_1672[31]_i_6_n_0 ;
  wire \add_ln36_11_reg_1672[31]_i_7_n_0 ;
  wire \add_ln36_11_reg_1672[31]_i_8_n_0 ;
  wire \add_ln36_11_reg_1672[31]_i_9_n_0 ;
  wire \add_ln36_11_reg_1672[7]_i_2_n_0 ;
  wire \add_ln36_11_reg_1672[7]_i_3_n_0 ;
  wire \add_ln36_11_reg_1672[7]_i_4_n_0 ;
  wire \add_ln36_11_reg_1672[7]_i_5_n_0 ;
  wire \add_ln36_11_reg_1672[7]_i_6_n_0 ;
  wire \add_ln36_11_reg_1672[7]_i_7_n_0 ;
  wire \add_ln36_11_reg_1672[7]_i_8_n_0 ;
  wire \add_ln36_11_reg_1672[7]_i_9_n_0 ;
  wire \add_ln36_11_reg_1672_reg[15]_i_1_n_0 ;
  wire \add_ln36_11_reg_1672_reg[15]_i_1_n_1 ;
  wire \add_ln36_11_reg_1672_reg[15]_i_1_n_2 ;
  wire \add_ln36_11_reg_1672_reg[15]_i_1_n_3 ;
  wire \add_ln36_11_reg_1672_reg[15]_i_1_n_4 ;
  wire \add_ln36_11_reg_1672_reg[15]_i_1_n_5 ;
  wire \add_ln36_11_reg_1672_reg[15]_i_1_n_6 ;
  wire \add_ln36_11_reg_1672_reg[15]_i_1_n_7 ;
  wire \add_ln36_11_reg_1672_reg[23]_i_1_n_0 ;
  wire \add_ln36_11_reg_1672_reg[23]_i_1_n_1 ;
  wire \add_ln36_11_reg_1672_reg[23]_i_1_n_2 ;
  wire \add_ln36_11_reg_1672_reg[23]_i_1_n_3 ;
  wire \add_ln36_11_reg_1672_reg[23]_i_1_n_4 ;
  wire \add_ln36_11_reg_1672_reg[23]_i_1_n_5 ;
  wire \add_ln36_11_reg_1672_reg[23]_i_1_n_6 ;
  wire \add_ln36_11_reg_1672_reg[23]_i_1_n_7 ;
  wire \add_ln36_11_reg_1672_reg[31]_i_1_n_1 ;
  wire \add_ln36_11_reg_1672_reg[31]_i_1_n_2 ;
  wire \add_ln36_11_reg_1672_reg[31]_i_1_n_3 ;
  wire \add_ln36_11_reg_1672_reg[31]_i_1_n_4 ;
  wire \add_ln36_11_reg_1672_reg[31]_i_1_n_5 ;
  wire \add_ln36_11_reg_1672_reg[31]_i_1_n_6 ;
  wire \add_ln36_11_reg_1672_reg[31]_i_1_n_7 ;
  wire \add_ln36_11_reg_1672_reg[7]_i_1_n_0 ;
  wire \add_ln36_11_reg_1672_reg[7]_i_1_n_1 ;
  wire \add_ln36_11_reg_1672_reg[7]_i_1_n_2 ;
  wire \add_ln36_11_reg_1672_reg[7]_i_1_n_3 ;
  wire \add_ln36_11_reg_1672_reg[7]_i_1_n_4 ;
  wire \add_ln36_11_reg_1672_reg[7]_i_1_n_5 ;
  wire \add_ln36_11_reg_1672_reg[7]_i_1_n_6 ;
  wire \add_ln36_11_reg_1672_reg[7]_i_1_n_7 ;
  wire [31:0]add_ln36_20_fu_1234_p2;
  wire \add_ln36_20_reg_1677[15]_i_10_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_11_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_12_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_13_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_14_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_15_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_16_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_17_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_20_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_21_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_22_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_23_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_24_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_25_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_26_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_27_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_28_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_29_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_2_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_30_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_31_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_32_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_33_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_34_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_35_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_36_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_37_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_38_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_39_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_3_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_40_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_41_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_42_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_43_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_44_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_45_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_46_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_47_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_48_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_49_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_4_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_5_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_6_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_7_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_8_n_0 ;
  wire \add_ln36_20_reg_1677[15]_i_9_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_10_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_11_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_12_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_13_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_14_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_15_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_16_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_17_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_21_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_22_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_23_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_24_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_25_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_26_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_27_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_28_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_29_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_2_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_30_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_31_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_32_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_33_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_34_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_35_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_36_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_37_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_38_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_39_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_3_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_40_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_41_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_42_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_43_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_44_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_45_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_46_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_47_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_48_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_49_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_4_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_50_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_51_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_52_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_53_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_54_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_55_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_56_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_57_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_58_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_59_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_5_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_60_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_61_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_62_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_63_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_64_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_65_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_66_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_67_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_68_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_6_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_7_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_8_n_0 ;
  wire \add_ln36_20_reg_1677[23]_i_9_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_100_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_101_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_102_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_103_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_104_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_105_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_106_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_107_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_108_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_109_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_10_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_110_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_111_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_112_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_113_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_114_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_115_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_11_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_125_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_126_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_127_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_128_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_129_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_12_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_130_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_131_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_132_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_133_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_134_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_135_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_136_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_137_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_138_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_139_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_13_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_140_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_141_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_142_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_143_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_144_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_145_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_146_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_147_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_148_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_149_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_14_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_150_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_151_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_152_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_153_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_154_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_155_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_156_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_157_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_158_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_159_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_15_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_160_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_161_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_162_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_163_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_164_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_165_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_166_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_167_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_168_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_169_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_16_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_170_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_171_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_172_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_173_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_174_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_175_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_176_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_177_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_178_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_179_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_180_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_181_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_182_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_183_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_184_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_185_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_186_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_187_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_188_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_189_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_190_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_191_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_192_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_193_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_194_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_195_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_196_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_197_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_198_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_199_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_200_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_201_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_202_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_203_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_204_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_205_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_206_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_207_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_208_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_209_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_210_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_211_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_212_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_213_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_214_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_215_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_216_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_217_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_218_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_219_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_220_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_221_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_222_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_223_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_224_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_225_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_226_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_227_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_228_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_229_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_230_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_231_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_232_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_233_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_234_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_235_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_236_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_237_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_238_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_239_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_23_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_240_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_241_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_242_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_243_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_244_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_245_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_246_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_247_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_248_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_249_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_24_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_250_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_251_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_252_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_253_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_254_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_255_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_256_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_257_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_258_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_259_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_25_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_260_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_261_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_262_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_263_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_264_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_265_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_26_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_27_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_28_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_29_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_2_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_30_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_31_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_32_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_33_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_34_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_35_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_36_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_37_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_38_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_39_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_3_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_40_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_41_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_42_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_43_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_44_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_45_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_46_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_47_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_48_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_49_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_4_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_50_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_51_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_52_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_53_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_54_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_55_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_56_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_57_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_58_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_59_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_5_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_60_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_61_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_62_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_63_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_64_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_65_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_66_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_67_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_68_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_69_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_6_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_70_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_71_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_72_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_73_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_74_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_75_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_76_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_77_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_78_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_79_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_7_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_80_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_81_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_82_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_83_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_84_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_85_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_86_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_87_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_88_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_89_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_8_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_90_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_91_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_92_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_93_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_94_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_95_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_96_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_97_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_98_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_99_n_0 ;
  wire \add_ln36_20_reg_1677[31]_i_9_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_10_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_11_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_12_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_13_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_14_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_15_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_16_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_17_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_18_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_19_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_20_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_21_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_22_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_23_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_24_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_25_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_26_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_27_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_28_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_29_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_2_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_30_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_31_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_35_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_36_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_37_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_38_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_39_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_3_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_40_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_41_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_42_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_43_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_44_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_45_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_46_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_47_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_48_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_49_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_4_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_50_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_51_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_52_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_53_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_54_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_55_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_56_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_57_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_58_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_59_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_5_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_60_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_61_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_62_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_63_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_64_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_65_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_66_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_67_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_68_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_69_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_70_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_71_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_72_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_73_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_74_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_75_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_76_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_77_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_78_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_79_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_7_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_8_n_0 ;
  wire \add_ln36_20_reg_1677[7]_i_9_n_0 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_0 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_1 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_10 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_11 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_12 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_13 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_14 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_15 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_2 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_3 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_4 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_5 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_6 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_7 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_8 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_18_n_9 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_0 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_1 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_10 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_11 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_12 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_13 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_14 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_15 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_2 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_3 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_4 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_5 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_6 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_7 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_8 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_19_n_9 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_1_n_0 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_1_n_1 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_1_n_2 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_1_n_3 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_1_n_4 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_1_n_5 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_1_n_6 ;
  wire \add_ln36_20_reg_1677_reg[15]_i_1_n_7 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_0 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_1 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_10 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_11 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_12 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_13 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_14 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_15 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_2 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_3 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_4 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_5 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_6 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_7 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_8 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_18_n_9 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_0 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_1 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_10 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_11 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_12 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_13 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_14 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_15 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_2 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_3 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_4 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_5 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_6 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_7 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_8 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_19_n_9 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_1_n_0 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_1_n_1 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_1_n_2 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_1_n_3 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_1_n_4 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_1_n_5 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_1_n_6 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_1_n_7 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_0 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_1 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_10 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_11 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_12 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_13 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_14 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_15 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_2 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_3 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_4 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_5 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_6 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_7 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_8 ;
  wire \add_ln36_20_reg_1677_reg[23]_i_20_n_9 ;
  wire [31:0]\add_ln36_20_reg_1677_reg[31]_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_116_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_117_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_118_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_119_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_120_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_121_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_122_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_123_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_124_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_17_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_18_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_19_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_1_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_1_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_1_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_1_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_1_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_1_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_1_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_20_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_21_n_9 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_0 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_1 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_10 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_11 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_12 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_13 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_14 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_15 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_2 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_3 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_4 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_5 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_6 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_7 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_8 ;
  wire \add_ln36_20_reg_1677_reg[31]_i_22_n_9 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_1_n_0 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_1_n_1 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_1_n_2 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_1_n_3 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_1_n_4 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_1_n_5 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_1_n_6 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_1_n_7 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_0 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_1 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_10 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_11 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_12 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_13 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_14 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_15 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_2 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_3 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_4 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_5 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_6 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_7 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_8 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_32_n_9 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_0 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_1 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_10 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_11 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_12 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_13 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_14 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_15 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_2 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_3 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_4 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_5 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_6 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_7 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_8 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_33_n_9 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_0 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_1 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_10 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_11 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_12 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_13 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_14 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_15 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_2 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_3 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_4 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_5 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_6 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_7 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_8 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_34_n_9 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_0 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_1 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_10 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_11 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_12 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_13 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_14 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_15 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_2 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_3 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_4 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_5 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_6 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_7 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_8 ;
  wire \add_ln36_20_reg_1677_reg[7]_i_6_n_9 ;
  wire [3:0]address0;
  wire [3:0]address15;
  wire [0:0]address6;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0;
  wire ap_loop_exit_ready_pp0_iter5_reg_reg__0_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:16]buff0_reg__1;
  wire [31:16]buff0_reg__1_0;
  wire [31:16]buff0_reg__1_1;
  wire [31:16]buff0_reg__1_10;
  wire [31:16]buff0_reg__1_11;
  wire [31:16]buff0_reg__1_12;
  wire [31:16]buff0_reg__1_13;
  wire [31:16]buff0_reg__1_14;
  wire [31:16]buff0_reg__1_2;
  wire [31:16]buff0_reg__1_3;
  wire [31:16]buff0_reg__1_4;
  wire [31:16]buff0_reg__1_5;
  wire [31:16]buff0_reg__1_6;
  wire [31:16]buff0_reg__1_7;
  wire [31:16]buff0_reg__1_8;
  wire [31:16]buff0_reg__1_9;
  wire ce6;
  wire compute_mm_U0_ap_start;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire full_n_reg;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_ready;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg;
  wire \i_fu_112[0]_i_1_n_0 ;
  wire \i_fu_112[1]_i_1_n_0 ;
  wire \i_fu_112[2]_i_1_n_0 ;
  wire \i_fu_112[3]_i_2_n_0 ;
  wire \i_fu_112_reg_n_0_[0] ;
  wire \i_fu_112_reg_n_0_[1] ;
  wire \i_fu_112_reg_n_0_[2] ;
  wire \i_fu_112_reg_n_0_[3] ;
  wire inStream1_empty_n;
  wire inStream2_empty_n;
  wire indvar_flatten26_fu_116;
  wire \indvar_flatten26_fu_116[5]_i_2_n_0 ;
  wire \indvar_flatten26_fu_116[8]_i_3_n_0 ;
  wire \indvar_flatten26_fu_116[8]_i_4_n_0 ;
  wire \indvar_flatten26_fu_116[8]_i_5_n_0 ;
  wire \indvar_flatten26_fu_116_reg_n_0_[0] ;
  wire \indvar_flatten26_fu_116_reg_n_0_[1] ;
  wire \indvar_flatten26_fu_116_reg_n_0_[2] ;
  wire \indvar_flatten26_fu_116_reg_n_0_[3] ;
  wire \indvar_flatten26_fu_116_reg_n_0_[4] ;
  wire \indvar_flatten26_fu_116_reg_n_0_[5] ;
  wire \indvar_flatten26_fu_116_reg_n_0_[6] ;
  wire \indvar_flatten26_fu_116_reg_n_0_[7] ;
  wire \indvar_flatten26_fu_116_reg_n_0_[8] ;
  wire [4:0]j_fu_108;
  wire [4:0]\j_fu_108_reg[4]_0 ;
  wire mOutPtr0;
  wire mul_32s_32s_32_2_1_U20_n_0;
  wire mul_32s_32s_32_2_1_U20_n_1;
  wire mul_32s_32s_32_2_1_U20_n_10;
  wire mul_32s_32s_32_2_1_U20_n_11;
  wire mul_32s_32s_32_2_1_U20_n_12;
  wire mul_32s_32s_32_2_1_U20_n_13;
  wire mul_32s_32s_32_2_1_U20_n_14;
  wire mul_32s_32s_32_2_1_U20_n_15;
  wire mul_32s_32s_32_2_1_U20_n_2;
  wire mul_32s_32s_32_2_1_U20_n_3;
  wire mul_32s_32s_32_2_1_U20_n_4;
  wire mul_32s_32s_32_2_1_U20_n_5;
  wire mul_32s_32s_32_2_1_U20_n_6;
  wire mul_32s_32s_32_2_1_U20_n_7;
  wire mul_32s_32s_32_2_1_U20_n_8;
  wire mul_32s_32s_32_2_1_U20_n_9;
  wire mul_32s_32s_32_2_1_U21_n_0;
  wire mul_32s_32s_32_2_1_U21_n_1;
  wire mul_32s_32s_32_2_1_U21_n_10;
  wire mul_32s_32s_32_2_1_U21_n_11;
  wire mul_32s_32s_32_2_1_U21_n_12;
  wire mul_32s_32s_32_2_1_U21_n_13;
  wire mul_32s_32s_32_2_1_U21_n_14;
  wire mul_32s_32s_32_2_1_U21_n_15;
  wire mul_32s_32s_32_2_1_U21_n_2;
  wire mul_32s_32s_32_2_1_U21_n_3;
  wire mul_32s_32s_32_2_1_U21_n_4;
  wire mul_32s_32s_32_2_1_U21_n_5;
  wire mul_32s_32s_32_2_1_U21_n_6;
  wire mul_32s_32s_32_2_1_U21_n_7;
  wire mul_32s_32s_32_2_1_U21_n_8;
  wire mul_32s_32s_32_2_1_U21_n_9;
  wire mul_32s_32s_32_2_1_U22_n_0;
  wire mul_32s_32s_32_2_1_U22_n_1;
  wire mul_32s_32s_32_2_1_U22_n_10;
  wire mul_32s_32s_32_2_1_U22_n_11;
  wire mul_32s_32s_32_2_1_U22_n_12;
  wire mul_32s_32s_32_2_1_U22_n_13;
  wire mul_32s_32s_32_2_1_U22_n_14;
  wire mul_32s_32s_32_2_1_U22_n_15;
  wire mul_32s_32s_32_2_1_U22_n_2;
  wire mul_32s_32s_32_2_1_U22_n_3;
  wire mul_32s_32s_32_2_1_U22_n_4;
  wire mul_32s_32s_32_2_1_U22_n_5;
  wire mul_32s_32s_32_2_1_U22_n_6;
  wire mul_32s_32s_32_2_1_U22_n_7;
  wire mul_32s_32s_32_2_1_U22_n_8;
  wire mul_32s_32s_32_2_1_U22_n_9;
  wire mul_32s_32s_32_2_1_U23_n_0;
  wire mul_32s_32s_32_2_1_U23_n_1;
  wire mul_32s_32s_32_2_1_U23_n_10;
  wire mul_32s_32s_32_2_1_U23_n_11;
  wire mul_32s_32s_32_2_1_U23_n_12;
  wire mul_32s_32s_32_2_1_U23_n_13;
  wire mul_32s_32s_32_2_1_U23_n_14;
  wire mul_32s_32s_32_2_1_U23_n_15;
  wire mul_32s_32s_32_2_1_U23_n_2;
  wire mul_32s_32s_32_2_1_U23_n_3;
  wire mul_32s_32s_32_2_1_U23_n_4;
  wire mul_32s_32s_32_2_1_U23_n_5;
  wire mul_32s_32s_32_2_1_U23_n_6;
  wire mul_32s_32s_32_2_1_U23_n_7;
  wire mul_32s_32s_32_2_1_U23_n_8;
  wire mul_32s_32s_32_2_1_U23_n_9;
  wire mul_32s_32s_32_2_1_U24_n_0;
  wire mul_32s_32s_32_2_1_U24_n_1;
  wire mul_32s_32s_32_2_1_U24_n_10;
  wire mul_32s_32s_32_2_1_U24_n_11;
  wire mul_32s_32s_32_2_1_U24_n_12;
  wire mul_32s_32s_32_2_1_U24_n_13;
  wire mul_32s_32s_32_2_1_U24_n_14;
  wire mul_32s_32s_32_2_1_U24_n_15;
  wire mul_32s_32s_32_2_1_U24_n_2;
  wire mul_32s_32s_32_2_1_U24_n_3;
  wire mul_32s_32s_32_2_1_U24_n_4;
  wire mul_32s_32s_32_2_1_U24_n_5;
  wire mul_32s_32s_32_2_1_U24_n_6;
  wire mul_32s_32s_32_2_1_U24_n_7;
  wire mul_32s_32s_32_2_1_U24_n_8;
  wire mul_32s_32s_32_2_1_U24_n_9;
  wire mul_32s_32s_32_2_1_U25_n_0;
  wire mul_32s_32s_32_2_1_U25_n_1;
  wire mul_32s_32s_32_2_1_U25_n_10;
  wire mul_32s_32s_32_2_1_U25_n_11;
  wire mul_32s_32s_32_2_1_U25_n_12;
  wire mul_32s_32s_32_2_1_U25_n_13;
  wire mul_32s_32s_32_2_1_U25_n_14;
  wire mul_32s_32s_32_2_1_U25_n_15;
  wire mul_32s_32s_32_2_1_U25_n_2;
  wire mul_32s_32s_32_2_1_U25_n_3;
  wire mul_32s_32s_32_2_1_U25_n_4;
  wire mul_32s_32s_32_2_1_U25_n_5;
  wire mul_32s_32s_32_2_1_U25_n_6;
  wire mul_32s_32s_32_2_1_U25_n_7;
  wire mul_32s_32s_32_2_1_U25_n_8;
  wire mul_32s_32s_32_2_1_U25_n_9;
  wire mul_32s_32s_32_2_1_U26_n_0;
  wire mul_32s_32s_32_2_1_U26_n_1;
  wire mul_32s_32s_32_2_1_U26_n_10;
  wire mul_32s_32s_32_2_1_U26_n_11;
  wire mul_32s_32s_32_2_1_U26_n_12;
  wire mul_32s_32s_32_2_1_U26_n_13;
  wire mul_32s_32s_32_2_1_U26_n_14;
  wire mul_32s_32s_32_2_1_U26_n_15;
  wire mul_32s_32s_32_2_1_U26_n_2;
  wire mul_32s_32s_32_2_1_U26_n_3;
  wire mul_32s_32s_32_2_1_U26_n_4;
  wire mul_32s_32s_32_2_1_U26_n_5;
  wire mul_32s_32s_32_2_1_U26_n_6;
  wire mul_32s_32s_32_2_1_U26_n_7;
  wire mul_32s_32s_32_2_1_U26_n_8;
  wire mul_32s_32s_32_2_1_U26_n_9;
  wire mul_32s_32s_32_2_1_U27_n_16;
  wire mul_32s_32s_32_2_1_U27_n_17;
  wire mul_32s_32s_32_2_1_U27_n_18;
  wire mul_32s_32s_32_2_1_U27_n_19;
  wire mul_32s_32s_32_2_1_U27_n_20;
  wire mul_32s_32s_32_2_1_U27_n_21;
  wire mul_32s_32s_32_2_1_U27_n_22;
  wire mul_32s_32s_32_2_1_U27_n_23;
  wire mul_32s_32s_32_2_1_U27_n_24;
  wire mul_32s_32s_32_2_1_U27_n_25;
  wire mul_32s_32s_32_2_1_U27_n_26;
  wire mul_32s_32s_32_2_1_U27_n_27;
  wire mul_32s_32s_32_2_1_U27_n_28;
  wire mul_32s_32s_32_2_1_U27_n_29;
  wire mul_32s_32s_32_2_1_U27_n_30;
  wire mul_32s_32s_32_2_1_U27_n_31;
  wire mul_32s_32s_32_2_1_U28_n_16;
  wire mul_32s_32s_32_2_1_U28_n_17;
  wire mul_32s_32s_32_2_1_U28_n_18;
  wire mul_32s_32s_32_2_1_U28_n_19;
  wire mul_32s_32s_32_2_1_U28_n_20;
  wire mul_32s_32s_32_2_1_U28_n_21;
  wire mul_32s_32s_32_2_1_U28_n_22;
  wire mul_32s_32s_32_2_1_U28_n_23;
  wire mul_32s_32s_32_2_1_U28_n_24;
  wire mul_32s_32s_32_2_1_U28_n_25;
  wire mul_32s_32s_32_2_1_U28_n_26;
  wire mul_32s_32s_32_2_1_U28_n_27;
  wire mul_32s_32s_32_2_1_U28_n_28;
  wire mul_32s_32s_32_2_1_U28_n_29;
  wire mul_32s_32s_32_2_1_U28_n_30;
  wire mul_32s_32s_32_2_1_U28_n_31;
  wire mul_32s_32s_32_2_1_U29_n_16;
  wire mul_32s_32s_32_2_1_U29_n_17;
  wire mul_32s_32s_32_2_1_U29_n_18;
  wire mul_32s_32s_32_2_1_U29_n_19;
  wire mul_32s_32s_32_2_1_U29_n_20;
  wire mul_32s_32s_32_2_1_U29_n_21;
  wire mul_32s_32s_32_2_1_U29_n_22;
  wire mul_32s_32s_32_2_1_U29_n_23;
  wire mul_32s_32s_32_2_1_U29_n_24;
  wire mul_32s_32s_32_2_1_U29_n_25;
  wire mul_32s_32s_32_2_1_U29_n_26;
  wire mul_32s_32s_32_2_1_U29_n_27;
  wire mul_32s_32s_32_2_1_U29_n_28;
  wire mul_32s_32s_32_2_1_U29_n_29;
  wire mul_32s_32s_32_2_1_U29_n_30;
  wire mul_32s_32s_32_2_1_U29_n_31;
  wire mul_32s_32s_32_2_1_U30_n_16;
  wire mul_32s_32s_32_2_1_U30_n_17;
  wire mul_32s_32s_32_2_1_U30_n_18;
  wire mul_32s_32s_32_2_1_U30_n_19;
  wire mul_32s_32s_32_2_1_U30_n_20;
  wire mul_32s_32s_32_2_1_U30_n_21;
  wire mul_32s_32s_32_2_1_U30_n_22;
  wire mul_32s_32s_32_2_1_U30_n_23;
  wire mul_32s_32s_32_2_1_U30_n_24;
  wire mul_32s_32s_32_2_1_U30_n_25;
  wire mul_32s_32s_32_2_1_U30_n_26;
  wire mul_32s_32s_32_2_1_U30_n_27;
  wire mul_32s_32s_32_2_1_U30_n_28;
  wire mul_32s_32s_32_2_1_U30_n_29;
  wire mul_32s_32s_32_2_1_U30_n_30;
  wire mul_32s_32s_32_2_1_U30_n_31;
  wire mul_32s_32s_32_2_1_U31_n_16;
  wire mul_32s_32s_32_2_1_U31_n_17;
  wire mul_32s_32s_32_2_1_U31_n_18;
  wire mul_32s_32s_32_2_1_U31_n_19;
  wire mul_32s_32s_32_2_1_U31_n_20;
  wire mul_32s_32s_32_2_1_U31_n_21;
  wire mul_32s_32s_32_2_1_U31_n_22;
  wire mul_32s_32s_32_2_1_U31_n_23;
  wire mul_32s_32s_32_2_1_U31_n_24;
  wire mul_32s_32s_32_2_1_U31_n_25;
  wire mul_32s_32s_32_2_1_U31_n_26;
  wire mul_32s_32s_32_2_1_U31_n_27;
  wire mul_32s_32s_32_2_1_U31_n_28;
  wire mul_32s_32s_32_2_1_U31_n_29;
  wire mul_32s_32s_32_2_1_U31_n_30;
  wire mul_32s_32s_32_2_1_U31_n_31;
  wire mul_32s_32s_32_2_1_U32_n_16;
  wire mul_32s_32s_32_2_1_U32_n_17;
  wire mul_32s_32s_32_2_1_U32_n_18;
  wire mul_32s_32s_32_2_1_U32_n_19;
  wire mul_32s_32s_32_2_1_U32_n_20;
  wire mul_32s_32s_32_2_1_U32_n_21;
  wire mul_32s_32s_32_2_1_U32_n_22;
  wire mul_32s_32s_32_2_1_U32_n_23;
  wire mul_32s_32s_32_2_1_U32_n_24;
  wire mul_32s_32s_32_2_1_U32_n_25;
  wire mul_32s_32s_32_2_1_U32_n_26;
  wire mul_32s_32s_32_2_1_U32_n_27;
  wire mul_32s_32s_32_2_1_U32_n_28;
  wire mul_32s_32s_32_2_1_U32_n_29;
  wire mul_32s_32s_32_2_1_U32_n_30;
  wire mul_32s_32s_32_2_1_U32_n_31;
  wire mul_32s_32s_32_2_1_U33_n_16;
  wire mul_32s_32s_32_2_1_U33_n_17;
  wire mul_32s_32s_32_2_1_U33_n_18;
  wire mul_32s_32s_32_2_1_U33_n_19;
  wire mul_32s_32s_32_2_1_U33_n_20;
  wire mul_32s_32s_32_2_1_U33_n_21;
  wire mul_32s_32s_32_2_1_U33_n_22;
  wire mul_32s_32s_32_2_1_U33_n_23;
  wire mul_32s_32s_32_2_1_U33_n_24;
  wire mul_32s_32s_32_2_1_U33_n_25;
  wire mul_32s_32s_32_2_1_U33_n_26;
  wire mul_32s_32s_32_2_1_U33_n_27;
  wire mul_32s_32s_32_2_1_U33_n_28;
  wire mul_32s_32s_32_2_1_U33_n_29;
  wire mul_32s_32s_32_2_1_U33_n_30;
  wire mul_32s_32s_32_2_1_U33_n_31;
  wire mul_32s_32s_32_2_1_U34_n_16;
  wire mul_32s_32s_32_2_1_U34_n_17;
  wire mul_32s_32s_32_2_1_U34_n_18;
  wire mul_32s_32s_32_2_1_U34_n_19;
  wire mul_32s_32s_32_2_1_U34_n_20;
  wire mul_32s_32s_32_2_1_U34_n_21;
  wire mul_32s_32s_32_2_1_U34_n_22;
  wire mul_32s_32s_32_2_1_U34_n_23;
  wire mul_32s_32s_32_2_1_U34_n_24;
  wire mul_32s_32s_32_2_1_U34_n_25;
  wire mul_32s_32s_32_2_1_U34_n_26;
  wire mul_32s_32s_32_2_1_U34_n_27;
  wire mul_32s_32s_32_2_1_U34_n_28;
  wire mul_32s_32s_32_2_1_U34_n_29;
  wire mul_32s_32s_32_2_1_U34_n_30;
  wire mul_32s_32s_32_2_1_U34_n_31;
  wire mul_32s_32s_32_2_1_U35_n_16;
  wire mul_32s_32s_32_2_1_U35_n_17;
  wire mul_32s_32s_32_2_1_U35_n_18;
  wire mul_32s_32s_32_2_1_U35_n_19;
  wire mul_32s_32s_32_2_1_U35_n_20;
  wire mul_32s_32s_32_2_1_U35_n_21;
  wire mul_32s_32s_32_2_1_U35_n_22;
  wire mul_32s_32s_32_2_1_U35_n_23;
  wire mul_32s_32s_32_2_1_U35_n_24;
  wire mul_32s_32s_32_2_1_U35_n_25;
  wire mul_32s_32s_32_2_1_U35_n_26;
  wire mul_32s_32s_32_2_1_U35_n_27;
  wire mul_32s_32s_32_2_1_U35_n_28;
  wire mul_32s_32s_32_2_1_U35_n_29;
  wire mul_32s_32s_32_2_1_U35_n_30;
  wire mul_32s_32s_32_2_1_U35_n_31;
  wire [31:16]mul_ln36_10_reg_1617;
  wire [31:0]mul_ln36_10_reg_1617_pp0_iter4_reg;
  wire \mul_ln36_10_reg_1617_reg[0]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[10]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[11]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[12]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[13]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[14]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[15]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[1]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[2]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[3]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[4]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[5]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[6]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[7]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[8]_srl2_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[9]_srl2_n_0 ;
  wire [31:0]mul_ln36_11_reg_1662;
  wire [31:16]mul_ln36_12_reg_1622;
  wire [31:0]mul_ln36_12_reg_1622_pp0_iter4_reg;
  wire \mul_ln36_12_reg_1622_reg[0]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[10]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[11]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[12]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[13]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[14]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[15]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[1]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[2]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[3]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[4]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[5]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[6]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[7]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[8]_srl2_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[9]_srl2_n_0 ;
  wire [31:0]mul_ln36_13_reg_1667;
  wire [31:0]mul_ln36_14_reg_1627;
  wire [31:0]mul_ln36_15_reg_1632;
  wire [31:0]mul_ln36_1_reg_1637;
  wire [31:16]mul_ln36_2_reg_1597;
  wire [31:0]mul_ln36_2_reg_1597_pp0_iter4_reg;
  wire \mul_ln36_2_reg_1597_reg[0]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[10]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[11]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[12]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[13]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[14]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[15]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[1]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[2]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[3]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[4]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[5]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[6]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[7]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[8]_srl2_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[9]_srl2_n_0 ;
  wire [31:0]mul_ln36_3_reg_1642;
  wire [31:16]mul_ln36_4_reg_1602;
  wire [31:0]mul_ln36_4_reg_1602_pp0_iter4_reg;
  wire \mul_ln36_4_reg_1602_reg[0]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[10]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[11]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[12]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[13]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[14]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[15]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[1]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[2]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[3]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[4]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[5]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[6]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[7]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[8]_srl2_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[9]_srl2_n_0 ;
  wire [31:0]mul_ln36_5_reg_1647;
  wire [31:16]mul_ln36_6_reg_1607;
  wire [31:0]mul_ln36_6_reg_1607_pp0_iter4_reg;
  wire \mul_ln36_6_reg_1607_reg[0]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[10]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[11]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[12]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[13]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[14]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[15]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[1]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[2]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[3]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[4]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[5]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[6]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[7]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[8]_srl2_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[9]_srl2_n_0 ;
  wire [31:0]mul_ln36_7_reg_1652;
  wire [31:16]mul_ln36_8_reg_1612;
  wire [31:0]mul_ln36_8_reg_1612_pp0_iter4_reg;
  wire \mul_ln36_8_reg_1612_reg[0]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[10]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[11]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[12]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[13]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[14]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[15]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[1]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[2]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[3]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[4]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[5]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[6]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[7]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[8]_srl2_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[9]_srl2_n_0 ;
  wire [31:0]mul_ln36_9_reg_1657;
  wire [31:16]mul_ln36_reg_1592;
  wire [31:0]mul_ln36_reg_1592_pp0_iter4_reg;
  wire \mul_ln36_reg_1592_reg[0]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[10]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[11]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[12]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[13]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[14]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[15]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[1]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[2]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[3]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[4]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[5]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[6]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[7]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[8]_srl2_n_0 ;
  wire \mul_ln36_reg_1592_reg[9]_srl2_n_0 ;
  wire outStream_full_n;
  wire pop;
  wire push;
  wire [31:0]q0;
  wire [31:0]q1;
  wire [31:0]q10;
  wire [31:0]q11;
  wire [31:0]q12;
  wire [31:0]q13;
  wire [31:0]q14;
  wire [31:0]q15;
  wire [31:0]q2;
  wire [31:0]q3;
  wire [31:0]q4;
  wire [31:0]q5;
  wire [31:0]q6;
  wire [31:0]q7;
  wire [31:0]q8;
  wire [31:0]q9;
  wire [7:0]ram0_reg_bram_0;
  wire ram0_reg_bram_0_i_48_n_0;
  wire select_ln32_reg_12650;
  wire [5:0]\select_ln32_reg_1265_reg[4]_0 ;
  wire [4:0]\select_ln32_reg_1265_reg[4]_1 ;
  wire start_for_compute_mm_U0_full_n;
  wire start_once_reg;
  wire [7:7]\NLW_add_ln36_11_reg_1672_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln36_20_reg_1677_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln36_20_reg_1677_reg[31]_i_116_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln36_20_reg_1677_reg[31]_i_117_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln36_20_reg_1677_reg[31]_i_118_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln36_20_reg_1677_reg[31]_i_17_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln36_20_reg_1677_reg[31]_i_18_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln36_20_reg_1677_reg[31]_i_19_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(outStream_full_n),
        .O(push));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[15]_i_2 
       (.I0(mul_ln36_14_reg_1627[15]),
        .I1(mul_ln36_15_reg_1632[15]),
        .O(\add_ln36_11_reg_1672[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[15]_i_3 
       (.I0(mul_ln36_14_reg_1627[14]),
        .I1(mul_ln36_15_reg_1632[14]),
        .O(\add_ln36_11_reg_1672[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[15]_i_4 
       (.I0(mul_ln36_14_reg_1627[13]),
        .I1(mul_ln36_15_reg_1632[13]),
        .O(\add_ln36_11_reg_1672[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[15]_i_5 
       (.I0(mul_ln36_14_reg_1627[12]),
        .I1(mul_ln36_15_reg_1632[12]),
        .O(\add_ln36_11_reg_1672[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[15]_i_6 
       (.I0(mul_ln36_14_reg_1627[11]),
        .I1(mul_ln36_15_reg_1632[11]),
        .O(\add_ln36_11_reg_1672[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[15]_i_7 
       (.I0(mul_ln36_14_reg_1627[10]),
        .I1(mul_ln36_15_reg_1632[10]),
        .O(\add_ln36_11_reg_1672[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[15]_i_8 
       (.I0(mul_ln36_14_reg_1627[9]),
        .I1(mul_ln36_15_reg_1632[9]),
        .O(\add_ln36_11_reg_1672[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[15]_i_9 
       (.I0(mul_ln36_14_reg_1627[8]),
        .I1(mul_ln36_15_reg_1632[8]),
        .O(\add_ln36_11_reg_1672[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[23]_i_2 
       (.I0(mul_ln36_14_reg_1627[23]),
        .I1(mul_ln36_15_reg_1632[23]),
        .O(\add_ln36_11_reg_1672[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[23]_i_3 
       (.I0(mul_ln36_14_reg_1627[22]),
        .I1(mul_ln36_15_reg_1632[22]),
        .O(\add_ln36_11_reg_1672[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[23]_i_4 
       (.I0(mul_ln36_14_reg_1627[21]),
        .I1(mul_ln36_15_reg_1632[21]),
        .O(\add_ln36_11_reg_1672[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[23]_i_5 
       (.I0(mul_ln36_14_reg_1627[20]),
        .I1(mul_ln36_15_reg_1632[20]),
        .O(\add_ln36_11_reg_1672[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[23]_i_6 
       (.I0(mul_ln36_14_reg_1627[19]),
        .I1(mul_ln36_15_reg_1632[19]),
        .O(\add_ln36_11_reg_1672[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[23]_i_7 
       (.I0(mul_ln36_14_reg_1627[18]),
        .I1(mul_ln36_15_reg_1632[18]),
        .O(\add_ln36_11_reg_1672[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[23]_i_8 
       (.I0(mul_ln36_14_reg_1627[17]),
        .I1(mul_ln36_15_reg_1632[17]),
        .O(\add_ln36_11_reg_1672[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[23]_i_9 
       (.I0(mul_ln36_14_reg_1627[16]),
        .I1(mul_ln36_15_reg_1632[16]),
        .O(\add_ln36_11_reg_1672[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[31]_i_2 
       (.I0(mul_ln36_14_reg_1627[31]),
        .I1(mul_ln36_15_reg_1632[31]),
        .O(\add_ln36_11_reg_1672[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[31]_i_3 
       (.I0(mul_ln36_14_reg_1627[30]),
        .I1(mul_ln36_15_reg_1632[30]),
        .O(\add_ln36_11_reg_1672[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[31]_i_4 
       (.I0(mul_ln36_14_reg_1627[29]),
        .I1(mul_ln36_15_reg_1632[29]),
        .O(\add_ln36_11_reg_1672[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[31]_i_5 
       (.I0(mul_ln36_14_reg_1627[28]),
        .I1(mul_ln36_15_reg_1632[28]),
        .O(\add_ln36_11_reg_1672[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[31]_i_6 
       (.I0(mul_ln36_14_reg_1627[27]),
        .I1(mul_ln36_15_reg_1632[27]),
        .O(\add_ln36_11_reg_1672[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[31]_i_7 
       (.I0(mul_ln36_14_reg_1627[26]),
        .I1(mul_ln36_15_reg_1632[26]),
        .O(\add_ln36_11_reg_1672[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[31]_i_8 
       (.I0(mul_ln36_14_reg_1627[25]),
        .I1(mul_ln36_15_reg_1632[25]),
        .O(\add_ln36_11_reg_1672[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[31]_i_9 
       (.I0(mul_ln36_14_reg_1627[24]),
        .I1(mul_ln36_15_reg_1632[24]),
        .O(\add_ln36_11_reg_1672[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[7]_i_2 
       (.I0(mul_ln36_14_reg_1627[7]),
        .I1(mul_ln36_15_reg_1632[7]),
        .O(\add_ln36_11_reg_1672[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[7]_i_3 
       (.I0(mul_ln36_14_reg_1627[6]),
        .I1(mul_ln36_15_reg_1632[6]),
        .O(\add_ln36_11_reg_1672[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[7]_i_4 
       (.I0(mul_ln36_14_reg_1627[5]),
        .I1(mul_ln36_15_reg_1632[5]),
        .O(\add_ln36_11_reg_1672[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[7]_i_5 
       (.I0(mul_ln36_14_reg_1627[4]),
        .I1(mul_ln36_15_reg_1632[4]),
        .O(\add_ln36_11_reg_1672[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[7]_i_6 
       (.I0(mul_ln36_14_reg_1627[3]),
        .I1(mul_ln36_15_reg_1632[3]),
        .O(\add_ln36_11_reg_1672[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[7]_i_7 
       (.I0(mul_ln36_14_reg_1627[2]),
        .I1(mul_ln36_15_reg_1632[2]),
        .O(\add_ln36_11_reg_1672[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[7]_i_8 
       (.I0(mul_ln36_14_reg_1627[1]),
        .I1(mul_ln36_15_reg_1632[1]),
        .O(\add_ln36_11_reg_1672[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_11_reg_1672[7]_i_9 
       (.I0(mul_ln36_14_reg_1627[0]),
        .I1(mul_ln36_15_reg_1632[0]),
        .O(\add_ln36_11_reg_1672[7]_i_9_n_0 ));
  FDRE \add_ln36_11_reg_1672_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[0]),
        .Q(add_ln36_11_reg_1672[0]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[10]),
        .Q(add_ln36_11_reg_1672[10]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[11]),
        .Q(add_ln36_11_reg_1672[11]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[12]),
        .Q(add_ln36_11_reg_1672[12]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[13]),
        .Q(add_ln36_11_reg_1672[13]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[14]),
        .Q(add_ln36_11_reg_1672[14]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[15]),
        .Q(add_ln36_11_reg_1672[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_11_reg_1672_reg[15]_i_1 
       (.CI(\add_ln36_11_reg_1672_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_11_reg_1672_reg[15]_i_1_n_0 ,\add_ln36_11_reg_1672_reg[15]_i_1_n_1 ,\add_ln36_11_reg_1672_reg[15]_i_1_n_2 ,\add_ln36_11_reg_1672_reg[15]_i_1_n_3 ,\add_ln36_11_reg_1672_reg[15]_i_1_n_4 ,\add_ln36_11_reg_1672_reg[15]_i_1_n_5 ,\add_ln36_11_reg_1672_reg[15]_i_1_n_6 ,\add_ln36_11_reg_1672_reg[15]_i_1_n_7 }),
        .DI(mul_ln36_14_reg_1627[15:8]),
        .O(add_ln36_11_fu_1167_p2[15:8]),
        .S({\add_ln36_11_reg_1672[15]_i_2_n_0 ,\add_ln36_11_reg_1672[15]_i_3_n_0 ,\add_ln36_11_reg_1672[15]_i_4_n_0 ,\add_ln36_11_reg_1672[15]_i_5_n_0 ,\add_ln36_11_reg_1672[15]_i_6_n_0 ,\add_ln36_11_reg_1672[15]_i_7_n_0 ,\add_ln36_11_reg_1672[15]_i_8_n_0 ,\add_ln36_11_reg_1672[15]_i_9_n_0 }));
  FDRE \add_ln36_11_reg_1672_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[16]),
        .Q(add_ln36_11_reg_1672[16]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[17]),
        .Q(add_ln36_11_reg_1672[17]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[18]),
        .Q(add_ln36_11_reg_1672[18]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[19]),
        .Q(add_ln36_11_reg_1672[19]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[1]),
        .Q(add_ln36_11_reg_1672[1]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[20]),
        .Q(add_ln36_11_reg_1672[20]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[21]),
        .Q(add_ln36_11_reg_1672[21]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[22]),
        .Q(add_ln36_11_reg_1672[22]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[23]),
        .Q(add_ln36_11_reg_1672[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_11_reg_1672_reg[23]_i_1 
       (.CI(\add_ln36_11_reg_1672_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_11_reg_1672_reg[23]_i_1_n_0 ,\add_ln36_11_reg_1672_reg[23]_i_1_n_1 ,\add_ln36_11_reg_1672_reg[23]_i_1_n_2 ,\add_ln36_11_reg_1672_reg[23]_i_1_n_3 ,\add_ln36_11_reg_1672_reg[23]_i_1_n_4 ,\add_ln36_11_reg_1672_reg[23]_i_1_n_5 ,\add_ln36_11_reg_1672_reg[23]_i_1_n_6 ,\add_ln36_11_reg_1672_reg[23]_i_1_n_7 }),
        .DI(mul_ln36_14_reg_1627[23:16]),
        .O(add_ln36_11_fu_1167_p2[23:16]),
        .S({\add_ln36_11_reg_1672[23]_i_2_n_0 ,\add_ln36_11_reg_1672[23]_i_3_n_0 ,\add_ln36_11_reg_1672[23]_i_4_n_0 ,\add_ln36_11_reg_1672[23]_i_5_n_0 ,\add_ln36_11_reg_1672[23]_i_6_n_0 ,\add_ln36_11_reg_1672[23]_i_7_n_0 ,\add_ln36_11_reg_1672[23]_i_8_n_0 ,\add_ln36_11_reg_1672[23]_i_9_n_0 }));
  FDRE \add_ln36_11_reg_1672_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[24]),
        .Q(add_ln36_11_reg_1672[24]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[25]),
        .Q(add_ln36_11_reg_1672[25]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[26]),
        .Q(add_ln36_11_reg_1672[26]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[27]),
        .Q(add_ln36_11_reg_1672[27]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[28]),
        .Q(add_ln36_11_reg_1672[28]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[29]),
        .Q(add_ln36_11_reg_1672[29]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[2]),
        .Q(add_ln36_11_reg_1672[2]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[30]),
        .Q(add_ln36_11_reg_1672[30]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[31]),
        .Q(add_ln36_11_reg_1672[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_11_reg_1672_reg[31]_i_1 
       (.CI(\add_ln36_11_reg_1672_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln36_11_reg_1672_reg[31]_i_1_CO_UNCONNECTED [7],\add_ln36_11_reg_1672_reg[31]_i_1_n_1 ,\add_ln36_11_reg_1672_reg[31]_i_1_n_2 ,\add_ln36_11_reg_1672_reg[31]_i_1_n_3 ,\add_ln36_11_reg_1672_reg[31]_i_1_n_4 ,\add_ln36_11_reg_1672_reg[31]_i_1_n_5 ,\add_ln36_11_reg_1672_reg[31]_i_1_n_6 ,\add_ln36_11_reg_1672_reg[31]_i_1_n_7 }),
        .DI({1'b0,mul_ln36_14_reg_1627[30:24]}),
        .O(add_ln36_11_fu_1167_p2[31:24]),
        .S({\add_ln36_11_reg_1672[31]_i_2_n_0 ,\add_ln36_11_reg_1672[31]_i_3_n_0 ,\add_ln36_11_reg_1672[31]_i_4_n_0 ,\add_ln36_11_reg_1672[31]_i_5_n_0 ,\add_ln36_11_reg_1672[31]_i_6_n_0 ,\add_ln36_11_reg_1672[31]_i_7_n_0 ,\add_ln36_11_reg_1672[31]_i_8_n_0 ,\add_ln36_11_reg_1672[31]_i_9_n_0 }));
  FDRE \add_ln36_11_reg_1672_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[3]),
        .Q(add_ln36_11_reg_1672[3]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[4]),
        .Q(add_ln36_11_reg_1672[4]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[5]),
        .Q(add_ln36_11_reg_1672[5]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[6]),
        .Q(add_ln36_11_reg_1672[6]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[7]),
        .Q(add_ln36_11_reg_1672[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_11_reg_1672_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln36_11_reg_1672_reg[7]_i_1_n_0 ,\add_ln36_11_reg_1672_reg[7]_i_1_n_1 ,\add_ln36_11_reg_1672_reg[7]_i_1_n_2 ,\add_ln36_11_reg_1672_reg[7]_i_1_n_3 ,\add_ln36_11_reg_1672_reg[7]_i_1_n_4 ,\add_ln36_11_reg_1672_reg[7]_i_1_n_5 ,\add_ln36_11_reg_1672_reg[7]_i_1_n_6 ,\add_ln36_11_reg_1672_reg[7]_i_1_n_7 }),
        .DI(mul_ln36_14_reg_1627[7:0]),
        .O(add_ln36_11_fu_1167_p2[7:0]),
        .S({\add_ln36_11_reg_1672[7]_i_2_n_0 ,\add_ln36_11_reg_1672[7]_i_3_n_0 ,\add_ln36_11_reg_1672[7]_i_4_n_0 ,\add_ln36_11_reg_1672[7]_i_5_n_0 ,\add_ln36_11_reg_1672[7]_i_6_n_0 ,\add_ln36_11_reg_1672[7]_i_7_n_0 ,\add_ln36_11_reg_1672[7]_i_8_n_0 ,\add_ln36_11_reg_1672[7]_i_9_n_0 }));
  FDRE \add_ln36_11_reg_1672_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[8]),
        .Q(add_ln36_11_reg_1672[8]),
        .R(1'b0));
  FDRE \add_ln36_11_reg_1672_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_11_fu_1167_p2[9]),
        .Q(add_ln36_11_reg_1672[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[15]_i_10 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_20_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_18_n_9 ),
        .I3(\add_ln36_20_reg_1677_reg[23]_i_19_n_8 ),
        .I4(\add_ln36_20_reg_1677_reg[23]_i_18_n_8 ),
        .I5(\add_ln36_20_reg_1677_reg[23]_i_20_n_8 ),
        .O(\add_ln36_20_reg_1677[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[15]_i_11 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_20_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_18_n_10 ),
        .I3(\add_ln36_20_reg_1677_reg[23]_i_19_n_9 ),
        .I4(\add_ln36_20_reg_1677_reg[23]_i_18_n_9 ),
        .I5(\add_ln36_20_reg_1677_reg[23]_i_20_n_9 ),
        .O(\add_ln36_20_reg_1677[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[15]_i_12 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_20_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_18_n_11 ),
        .I3(\add_ln36_20_reg_1677_reg[23]_i_19_n_10 ),
        .I4(\add_ln36_20_reg_1677_reg[23]_i_18_n_10 ),
        .I5(\add_ln36_20_reg_1677_reg[23]_i_20_n_10 ),
        .O(\add_ln36_20_reg_1677[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[15]_i_13 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_20_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_18_n_12 ),
        .I3(\add_ln36_20_reg_1677_reg[23]_i_19_n_11 ),
        .I4(\add_ln36_20_reg_1677_reg[23]_i_18_n_11 ),
        .I5(\add_ln36_20_reg_1677_reg[23]_i_20_n_11 ),
        .O(\add_ln36_20_reg_1677[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[15]_i_14 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_20_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_18_n_13 ),
        .I3(\add_ln36_20_reg_1677_reg[23]_i_19_n_12 ),
        .I4(\add_ln36_20_reg_1677_reg[23]_i_18_n_12 ),
        .I5(\add_ln36_20_reg_1677_reg[23]_i_20_n_12 ),
        .O(\add_ln36_20_reg_1677[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[15]_i_15 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_20_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_18_n_14 ),
        .I3(\add_ln36_20_reg_1677_reg[23]_i_19_n_13 ),
        .I4(\add_ln36_20_reg_1677_reg[23]_i_18_n_13 ),
        .I5(\add_ln36_20_reg_1677_reg[23]_i_20_n_13 ),
        .O(\add_ln36_20_reg_1677[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[15]_i_16 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_20_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_18_n_15 ),
        .I3(\add_ln36_20_reg_1677_reg[23]_i_19_n_14 ),
        .I4(\add_ln36_20_reg_1677_reg[23]_i_18_n_14 ),
        .I5(\add_ln36_20_reg_1677_reg[23]_i_20_n_14 ),
        .O(\add_ln36_20_reg_1677[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[15]_i_17 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_6_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_18_n_8 ),
        .I3(\add_ln36_20_reg_1677_reg[23]_i_19_n_15 ),
        .I4(\add_ln36_20_reg_1677_reg[23]_i_18_n_15 ),
        .I5(\add_ln36_20_reg_1677_reg[23]_i_20_n_15 ),
        .O(\add_ln36_20_reg_1677[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_2 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_18_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_20_n_9 ),
        .O(\add_ln36_20_reg_1677[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_20 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[6]),
        .I1(mul_ln36_3_reg_1642[6]),
        .I2(mul_ln36_1_reg_1637[6]),
        .O(\add_ln36_20_reg_1677[15]_i_20_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_21 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[5]),
        .I1(mul_ln36_3_reg_1642[5]),
        .I2(mul_ln36_1_reg_1637[5]),
        .O(\add_ln36_20_reg_1677[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_22 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[4]),
        .I1(mul_ln36_3_reg_1642[4]),
        .I2(mul_ln36_1_reg_1637[4]),
        .O(\add_ln36_20_reg_1677[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_23 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[3]),
        .I1(mul_ln36_3_reg_1642[3]),
        .I2(mul_ln36_1_reg_1637[3]),
        .O(\add_ln36_20_reg_1677[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_24 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[2]),
        .I1(mul_ln36_3_reg_1642[2]),
        .I2(mul_ln36_1_reg_1637[2]),
        .O(\add_ln36_20_reg_1677[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_25 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[1]),
        .I1(mul_ln36_3_reg_1642[1]),
        .I2(mul_ln36_1_reg_1637[1]),
        .O(\add_ln36_20_reg_1677[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_26 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[0]),
        .I1(mul_ln36_3_reg_1642[0]),
        .I2(mul_ln36_1_reg_1637[0]),
        .O(\add_ln36_20_reg_1677[15]_i_26_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_27 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[7]),
        .I1(mul_ln36_3_reg_1642[7]),
        .I2(mul_ln36_1_reg_1637[7]),
        .I3(\add_ln36_20_reg_1677[15]_i_20_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_27_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_28 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[6]),
        .I1(mul_ln36_3_reg_1642[6]),
        .I2(mul_ln36_1_reg_1637[6]),
        .I3(\add_ln36_20_reg_1677[15]_i_21_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_28_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_29 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[5]),
        .I1(mul_ln36_3_reg_1642[5]),
        .I2(mul_ln36_1_reg_1637[5]),
        .I3(\add_ln36_20_reg_1677[15]_i_22_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_3 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_18_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_20_n_10 ),
        .O(\add_ln36_20_reg_1677[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_30 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[4]),
        .I1(mul_ln36_3_reg_1642[4]),
        .I2(mul_ln36_1_reg_1637[4]),
        .I3(\add_ln36_20_reg_1677[15]_i_23_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_30_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_31 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[3]),
        .I1(mul_ln36_3_reg_1642[3]),
        .I2(mul_ln36_1_reg_1637[3]),
        .I3(\add_ln36_20_reg_1677[15]_i_24_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_31_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_32 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[2]),
        .I1(mul_ln36_3_reg_1642[2]),
        .I2(mul_ln36_1_reg_1637[2]),
        .I3(\add_ln36_20_reg_1677[15]_i_25_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_32_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_33 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[1]),
        .I1(mul_ln36_3_reg_1642[1]),
        .I2(mul_ln36_1_reg_1637[1]),
        .I3(\add_ln36_20_reg_1677[15]_i_26_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_33_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln36_20_reg_1677[15]_i_34 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[0]),
        .I1(mul_ln36_3_reg_1642[0]),
        .I2(mul_ln36_1_reg_1637[0]),
        .O(\add_ln36_20_reg_1677[15]_i_34_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_35 
       (.I0(mul_ln36_5_reg_1647[6]),
        .I1(mul_ln36_7_reg_1652[6]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[6]),
        .O(\add_ln36_20_reg_1677[15]_i_35_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_36 
       (.I0(mul_ln36_5_reg_1647[5]),
        .I1(mul_ln36_7_reg_1652[5]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[5]),
        .O(\add_ln36_20_reg_1677[15]_i_36_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_37 
       (.I0(mul_ln36_5_reg_1647[4]),
        .I1(mul_ln36_7_reg_1652[4]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[4]),
        .O(\add_ln36_20_reg_1677[15]_i_37_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_38 
       (.I0(mul_ln36_5_reg_1647[3]),
        .I1(mul_ln36_7_reg_1652[3]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[3]),
        .O(\add_ln36_20_reg_1677[15]_i_38_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_39 
       (.I0(mul_ln36_5_reg_1647[2]),
        .I1(mul_ln36_7_reg_1652[2]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[2]),
        .O(\add_ln36_20_reg_1677[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_4 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_18_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_20_n_11 ),
        .O(\add_ln36_20_reg_1677[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_40 
       (.I0(mul_ln36_5_reg_1647[1]),
        .I1(mul_ln36_7_reg_1652[1]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[1]),
        .O(\add_ln36_20_reg_1677[15]_i_40_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_41 
       (.I0(mul_ln36_5_reg_1647[0]),
        .I1(mul_ln36_7_reg_1652[0]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[0]),
        .O(\add_ln36_20_reg_1677[15]_i_41_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_42 
       (.I0(mul_ln36_5_reg_1647[7]),
        .I1(mul_ln36_7_reg_1652[7]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[7]),
        .I3(\add_ln36_20_reg_1677[15]_i_35_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_42_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_43 
       (.I0(mul_ln36_5_reg_1647[6]),
        .I1(mul_ln36_7_reg_1652[6]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[6]),
        .I3(\add_ln36_20_reg_1677[15]_i_36_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_43_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_44 
       (.I0(mul_ln36_5_reg_1647[5]),
        .I1(mul_ln36_7_reg_1652[5]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[5]),
        .I3(\add_ln36_20_reg_1677[15]_i_37_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_44_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_45 
       (.I0(mul_ln36_5_reg_1647[4]),
        .I1(mul_ln36_7_reg_1652[4]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[4]),
        .I3(\add_ln36_20_reg_1677[15]_i_38_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_45_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_46 
       (.I0(mul_ln36_5_reg_1647[3]),
        .I1(mul_ln36_7_reg_1652[3]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[3]),
        .I3(\add_ln36_20_reg_1677[15]_i_39_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_46_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_47 
       (.I0(mul_ln36_5_reg_1647[2]),
        .I1(mul_ln36_7_reg_1652[2]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[2]),
        .I3(\add_ln36_20_reg_1677[15]_i_40_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_47_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[15]_i_48 
       (.I0(mul_ln36_5_reg_1647[1]),
        .I1(mul_ln36_7_reg_1652[1]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[1]),
        .I3(\add_ln36_20_reg_1677[15]_i_41_n_0 ),
        .O(\add_ln36_20_reg_1677[15]_i_48_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln36_20_reg_1677[15]_i_49 
       (.I0(mul_ln36_5_reg_1647[0]),
        .I1(mul_ln36_7_reg_1652[0]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[0]),
        .O(\add_ln36_20_reg_1677[15]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_5 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_18_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_20_n_12 ),
        .O(\add_ln36_20_reg_1677[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_6 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_18_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_20_n_13 ),
        .O(\add_ln36_20_reg_1677[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_7 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_18_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_20_n_14 ),
        .O(\add_ln36_20_reg_1677[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_8 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_18_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_20_n_15 ),
        .O(\add_ln36_20_reg_1677[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[15]_i_9 
       (.I0(\add_ln36_20_reg_1677_reg[15]_i_18_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_6_n_8 ),
        .O(\add_ln36_20_reg_1677[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_10 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_22_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_20_n_9 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_21_n_8 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_20_n_8 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_22_n_8 ),
        .O(\add_ln36_20_reg_1677[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_11 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_22_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_20_n_10 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_21_n_9 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_20_n_9 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_22_n_9 ),
        .O(\add_ln36_20_reg_1677[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_12 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_22_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_20_n_11 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_21_n_10 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_20_n_10 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_22_n_10 ),
        .O(\add_ln36_20_reg_1677[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_13 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_22_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_20_n_12 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_21_n_11 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_20_n_11 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_22_n_11 ),
        .O(\add_ln36_20_reg_1677[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_14 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_22_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_20_n_13 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_21_n_12 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_20_n_12 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_22_n_12 ),
        .O(\add_ln36_20_reg_1677[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_15 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_22_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_20_n_14 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_21_n_13 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_20_n_13 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_22_n_13 ),
        .O(\add_ln36_20_reg_1677[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_16 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_22_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_20_n_15 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_21_n_14 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_20_n_14 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_22_n_14 ),
        .O(\add_ln36_20_reg_1677[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_17 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_20_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_18_n_8 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_21_n_15 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_20_n_15 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_22_n_15 ),
        .O(\add_ln36_20_reg_1677[23]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_2 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_20_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_22_n_9 ),
        .O(\add_ln36_20_reg_1677[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_21 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[14]),
        .I1(mul_ln36_3_reg_1642[14]),
        .I2(mul_ln36_1_reg_1637[14]),
        .O(\add_ln36_20_reg_1677[23]_i_21_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_22 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[13]),
        .I1(mul_ln36_3_reg_1642[13]),
        .I2(mul_ln36_1_reg_1637[13]),
        .O(\add_ln36_20_reg_1677[23]_i_22_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_23 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[12]),
        .I1(mul_ln36_3_reg_1642[12]),
        .I2(mul_ln36_1_reg_1637[12]),
        .O(\add_ln36_20_reg_1677[23]_i_23_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_24 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[11]),
        .I1(mul_ln36_3_reg_1642[11]),
        .I2(mul_ln36_1_reg_1637[11]),
        .O(\add_ln36_20_reg_1677[23]_i_24_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_25 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[10]),
        .I1(mul_ln36_3_reg_1642[10]),
        .I2(mul_ln36_1_reg_1637[10]),
        .O(\add_ln36_20_reg_1677[23]_i_25_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_26 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[9]),
        .I1(mul_ln36_3_reg_1642[9]),
        .I2(mul_ln36_1_reg_1637[9]),
        .O(\add_ln36_20_reg_1677[23]_i_26_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_27 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[8]),
        .I1(mul_ln36_3_reg_1642[8]),
        .I2(mul_ln36_1_reg_1637[8]),
        .O(\add_ln36_20_reg_1677[23]_i_27_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_28 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[7]),
        .I1(mul_ln36_3_reg_1642[7]),
        .I2(mul_ln36_1_reg_1637[7]),
        .O(\add_ln36_20_reg_1677[23]_i_28_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_29 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[15]),
        .I1(mul_ln36_3_reg_1642[15]),
        .I2(mul_ln36_1_reg_1637[15]),
        .I3(\add_ln36_20_reg_1677[23]_i_21_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_3 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_20_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_22_n_10 ),
        .O(\add_ln36_20_reg_1677[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_30 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[14]),
        .I1(mul_ln36_3_reg_1642[14]),
        .I2(mul_ln36_1_reg_1637[14]),
        .I3(\add_ln36_20_reg_1677[23]_i_22_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_30_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_31 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[13]),
        .I1(mul_ln36_3_reg_1642[13]),
        .I2(mul_ln36_1_reg_1637[13]),
        .I3(\add_ln36_20_reg_1677[23]_i_23_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_31_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_32 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[12]),
        .I1(mul_ln36_3_reg_1642[12]),
        .I2(mul_ln36_1_reg_1637[12]),
        .I3(\add_ln36_20_reg_1677[23]_i_24_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_32_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_33 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[11]),
        .I1(mul_ln36_3_reg_1642[11]),
        .I2(mul_ln36_1_reg_1637[11]),
        .I3(\add_ln36_20_reg_1677[23]_i_25_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_33_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_34 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[10]),
        .I1(mul_ln36_3_reg_1642[10]),
        .I2(mul_ln36_1_reg_1637[10]),
        .I3(\add_ln36_20_reg_1677[23]_i_26_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_34_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_35 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[9]),
        .I1(mul_ln36_3_reg_1642[9]),
        .I2(mul_ln36_1_reg_1637[9]),
        .I3(\add_ln36_20_reg_1677[23]_i_27_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_35_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_36 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[8]),
        .I1(mul_ln36_3_reg_1642[8]),
        .I2(mul_ln36_1_reg_1637[8]),
        .I3(\add_ln36_20_reg_1677[23]_i_28_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_36_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_37 
       (.I0(mul_ln36_5_reg_1647[14]),
        .I1(mul_ln36_7_reg_1652[14]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[14]),
        .O(\add_ln36_20_reg_1677[23]_i_37_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_38 
       (.I0(mul_ln36_5_reg_1647[13]),
        .I1(mul_ln36_7_reg_1652[13]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[13]),
        .O(\add_ln36_20_reg_1677[23]_i_38_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_39 
       (.I0(mul_ln36_5_reg_1647[12]),
        .I1(mul_ln36_7_reg_1652[12]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[12]),
        .O(\add_ln36_20_reg_1677[23]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_4 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_20_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_22_n_11 ),
        .O(\add_ln36_20_reg_1677[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_40 
       (.I0(mul_ln36_5_reg_1647[11]),
        .I1(mul_ln36_7_reg_1652[11]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[11]),
        .O(\add_ln36_20_reg_1677[23]_i_40_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_41 
       (.I0(mul_ln36_5_reg_1647[10]),
        .I1(mul_ln36_7_reg_1652[10]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[10]),
        .O(\add_ln36_20_reg_1677[23]_i_41_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_42 
       (.I0(mul_ln36_5_reg_1647[9]),
        .I1(mul_ln36_7_reg_1652[9]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[9]),
        .O(\add_ln36_20_reg_1677[23]_i_42_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_43 
       (.I0(mul_ln36_5_reg_1647[8]),
        .I1(mul_ln36_7_reg_1652[8]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[8]),
        .O(\add_ln36_20_reg_1677[23]_i_43_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_44 
       (.I0(mul_ln36_5_reg_1647[7]),
        .I1(mul_ln36_7_reg_1652[7]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[7]),
        .O(\add_ln36_20_reg_1677[23]_i_44_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_45 
       (.I0(mul_ln36_5_reg_1647[15]),
        .I1(mul_ln36_7_reg_1652[15]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[15]),
        .I3(\add_ln36_20_reg_1677[23]_i_37_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_45_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_46 
       (.I0(mul_ln36_5_reg_1647[14]),
        .I1(mul_ln36_7_reg_1652[14]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[14]),
        .I3(\add_ln36_20_reg_1677[23]_i_38_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_46_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_47 
       (.I0(mul_ln36_5_reg_1647[13]),
        .I1(mul_ln36_7_reg_1652[13]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[13]),
        .I3(\add_ln36_20_reg_1677[23]_i_39_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_47_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_48 
       (.I0(mul_ln36_5_reg_1647[12]),
        .I1(mul_ln36_7_reg_1652[12]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[12]),
        .I3(\add_ln36_20_reg_1677[23]_i_40_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_48_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_49 
       (.I0(mul_ln36_5_reg_1647[11]),
        .I1(mul_ln36_7_reg_1652[11]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[11]),
        .I3(\add_ln36_20_reg_1677[23]_i_41_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_5 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_20_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_22_n_12 ),
        .O(\add_ln36_20_reg_1677[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_50 
       (.I0(mul_ln36_5_reg_1647[10]),
        .I1(mul_ln36_7_reg_1652[10]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[10]),
        .I3(\add_ln36_20_reg_1677[23]_i_42_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_50_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_51 
       (.I0(mul_ln36_5_reg_1647[9]),
        .I1(mul_ln36_7_reg_1652[9]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[9]),
        .I3(\add_ln36_20_reg_1677[23]_i_43_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_51_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[23]_i_52 
       (.I0(mul_ln36_5_reg_1647[8]),
        .I1(mul_ln36_7_reg_1652[8]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[8]),
        .I3(\add_ln36_20_reg_1677[23]_i_44_n_0 ),
        .O(\add_ln36_20_reg_1677[23]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_53 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_122_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_124_n_9 ),
        .O(\add_ln36_20_reg_1677[23]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_54 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_122_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_124_n_10 ),
        .O(\add_ln36_20_reg_1677[23]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_55 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_122_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_124_n_11 ),
        .O(\add_ln36_20_reg_1677[23]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_56 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_122_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_124_n_12 ),
        .O(\add_ln36_20_reg_1677[23]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_57 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_122_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_124_n_13 ),
        .O(\add_ln36_20_reg_1677[23]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_58 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_122_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_124_n_14 ),
        .O(\add_ln36_20_reg_1677[23]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_59 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_122_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_124_n_15 ),
        .O(\add_ln36_20_reg_1677[23]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_6 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_20_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_22_n_13 ),
        .O(\add_ln36_20_reg_1677[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_60 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_32_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_34_n_8 ),
        .O(\add_ln36_20_reg_1677[23]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_61 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_124_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_122_n_9 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_123_n_8 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_122_n_8 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_124_n_8 ),
        .O(\add_ln36_20_reg_1677[23]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_62 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_124_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_122_n_10 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_123_n_9 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_122_n_9 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_124_n_9 ),
        .O(\add_ln36_20_reg_1677[23]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_63 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_124_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_122_n_11 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_123_n_10 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_122_n_10 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_124_n_10 ),
        .O(\add_ln36_20_reg_1677[23]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_64 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_124_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_122_n_12 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_123_n_11 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_122_n_11 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_124_n_11 ),
        .O(\add_ln36_20_reg_1677[23]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_65 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_124_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_122_n_13 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_123_n_12 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_122_n_12 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_124_n_12 ),
        .O(\add_ln36_20_reg_1677[23]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_66 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_124_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_122_n_14 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_123_n_13 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_122_n_13 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_124_n_13 ),
        .O(\add_ln36_20_reg_1677[23]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_67 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_124_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_122_n_15 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_123_n_14 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_122_n_14 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_124_n_14 ),
        .O(\add_ln36_20_reg_1677[23]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[23]_i_68 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_34_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_32_n_8 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_123_n_15 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_122_n_15 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_124_n_15 ),
        .O(\add_ln36_20_reg_1677[23]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_7 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_20_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_22_n_14 ),
        .O(\add_ln36_20_reg_1677[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_8 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_20_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_22_n_15 ),
        .O(\add_ln36_20_reg_1677[23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[23]_i_9 
       (.I0(\add_ln36_20_reg_1677_reg[23]_i_18_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[23]_i_19_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[23]_i_20_n_8 ),
        .O(\add_ln36_20_reg_1677[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_10 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_19_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_17_n_10 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_18_n_9 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_17_n_9 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_19_n_9 ),
        .O(\add_ln36_20_reg_1677[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_100 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_119_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_121_n_9 ),
        .O(\add_ln36_20_reg_1677[31]_i_100_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_101 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_119_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_121_n_10 ),
        .O(\add_ln36_20_reg_1677[31]_i_101_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_102 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_119_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_121_n_11 ),
        .O(\add_ln36_20_reg_1677[31]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_103 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_119_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_121_n_12 ),
        .O(\add_ln36_20_reg_1677[31]_i_103_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_104 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_119_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_121_n_13 ),
        .O(\add_ln36_20_reg_1677[31]_i_104_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_105 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_119_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_121_n_14 ),
        .O(\add_ln36_20_reg_1677[31]_i_105_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_106 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_119_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_121_n_15 ),
        .O(\add_ln36_20_reg_1677[31]_i_106_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_107 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_122_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_124_n_8 ),
        .O(\add_ln36_20_reg_1677[31]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_108 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_121_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_119_n_9 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_120_n_8 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_119_n_8 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_121_n_8 ),
        .O(\add_ln36_20_reg_1677[31]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_109 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_121_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_119_n_10 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_120_n_9 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_119_n_9 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_121_n_9 ),
        .O(\add_ln36_20_reg_1677[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_11 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_19_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_17_n_11 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_18_n_10 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_17_n_10 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_19_n_10 ),
        .O(\add_ln36_20_reg_1677[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_110 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_121_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_119_n_11 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_120_n_10 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_119_n_10 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_121_n_10 ),
        .O(\add_ln36_20_reg_1677[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_111 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_121_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_119_n_12 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_120_n_11 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_119_n_11 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_121_n_11 ),
        .O(\add_ln36_20_reg_1677[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_112 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_121_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_119_n_13 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_120_n_12 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_119_n_12 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_121_n_12 ),
        .O(\add_ln36_20_reg_1677[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_113 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_121_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_119_n_14 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_120_n_13 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_119_n_13 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_121_n_13 ),
        .O(\add_ln36_20_reg_1677[31]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_114 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_121_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_119_n_15 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_120_n_14 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_119_n_14 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_121_n_14 ),
        .O(\add_ln36_20_reg_1677[31]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_115 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_124_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_123_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_122_n_8 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_120_n_15 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_119_n_15 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_121_n_15 ),
        .O(\add_ln36_20_reg_1677[31]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_12 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_19_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_17_n_12 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_18_n_11 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_17_n_11 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_19_n_11 ),
        .O(\add_ln36_20_reg_1677[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_125 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[29]),
        .I1(mul_ln36_9_reg_1657[29]),
        .I2(mul_ln36_11_reg_1662[29]),
        .O(\add_ln36_20_reg_1677[31]_i_125_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_126 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[28]),
        .I1(mul_ln36_9_reg_1657[28]),
        .I2(mul_ln36_11_reg_1662[28]),
        .O(\add_ln36_20_reg_1677[31]_i_126_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_127 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[27]),
        .I1(mul_ln36_9_reg_1657[27]),
        .I2(mul_ln36_11_reg_1662[27]),
        .O(\add_ln36_20_reg_1677[31]_i_127_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_128 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[26]),
        .I1(mul_ln36_9_reg_1657[26]),
        .I2(mul_ln36_11_reg_1662[26]),
        .O(\add_ln36_20_reg_1677[31]_i_128_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_129 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[25]),
        .I1(mul_ln36_9_reg_1657[25]),
        .I2(mul_ln36_11_reg_1662[25]),
        .O(\add_ln36_20_reg_1677[31]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_13 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_19_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_17_n_13 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_18_n_12 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_17_n_12 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_19_n_12 ),
        .O(\add_ln36_20_reg_1677[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_130 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[24]),
        .I1(mul_ln36_9_reg_1657[24]),
        .I2(mul_ln36_11_reg_1662[24]),
        .O(\add_ln36_20_reg_1677[31]_i_130_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_131 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[23]),
        .I1(mul_ln36_9_reg_1657[23]),
        .I2(mul_ln36_11_reg_1662[23]),
        .O(\add_ln36_20_reg_1677[31]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_132 
       (.I0(mul_ln36_11_reg_1662[30]),
        .I1(mul_ln36_9_reg_1657[30]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[30]),
        .I3(mul_ln36_9_reg_1657[31]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[31]),
        .I5(mul_ln36_11_reg_1662[31]),
        .O(\add_ln36_20_reg_1677[31]_i_132_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_133 
       (.I0(\add_ln36_20_reg_1677[31]_i_125_n_0 ),
        .I1(mul_ln36_9_reg_1657[30]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[30]),
        .I3(mul_ln36_11_reg_1662[30]),
        .O(\add_ln36_20_reg_1677[31]_i_133_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_134 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[29]),
        .I1(mul_ln36_9_reg_1657[29]),
        .I2(mul_ln36_11_reg_1662[29]),
        .I3(\add_ln36_20_reg_1677[31]_i_126_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_135 
       (.I0(mul_ln36_11_reg_1662[27]),
        .I1(mul_ln36_9_reg_1657[27]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[27]),
        .I3(mul_ln36_9_reg_1657[28]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[28]),
        .I5(mul_ln36_11_reg_1662[28]),
        .O(\add_ln36_20_reg_1677[31]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_136 
       (.I0(mul_ln36_11_reg_1662[26]),
        .I1(mul_ln36_9_reg_1657[26]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[26]),
        .I3(mul_ln36_9_reg_1657[27]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[27]),
        .I5(mul_ln36_11_reg_1662[27]),
        .O(\add_ln36_20_reg_1677[31]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_137 
       (.I0(mul_ln36_11_reg_1662[25]),
        .I1(mul_ln36_9_reg_1657[25]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[25]),
        .I3(mul_ln36_9_reg_1657[26]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[26]),
        .I5(mul_ln36_11_reg_1662[26]),
        .O(\add_ln36_20_reg_1677[31]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_138 
       (.I0(mul_ln36_11_reg_1662[24]),
        .I1(mul_ln36_9_reg_1657[24]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[24]),
        .I3(mul_ln36_9_reg_1657[25]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[25]),
        .I5(mul_ln36_11_reg_1662[25]),
        .O(\add_ln36_20_reg_1677[31]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_139 
       (.I0(mul_ln36_11_reg_1662[23]),
        .I1(mul_ln36_9_reg_1657[23]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[23]),
        .I3(mul_ln36_9_reg_1657[24]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[24]),
        .I5(mul_ln36_11_reg_1662[24]),
        .O(\add_ln36_20_reg_1677[31]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_14 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_19_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_17_n_14 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_18_n_13 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_17_n_13 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_19_n_13 ),
        .O(\add_ln36_20_reg_1677[31]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_140 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[29]),
        .I1(mul_ln36_13_reg_1667[29]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[29]),
        .O(\add_ln36_20_reg_1677[31]_i_140_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_141 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[28]),
        .I1(mul_ln36_13_reg_1667[28]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[28]),
        .O(\add_ln36_20_reg_1677[31]_i_141_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_142 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[27]),
        .I1(mul_ln36_13_reg_1667[27]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[27]),
        .O(\add_ln36_20_reg_1677[31]_i_142_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_143 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[26]),
        .I1(mul_ln36_13_reg_1667[26]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[26]),
        .O(\add_ln36_20_reg_1677[31]_i_143_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_144 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[25]),
        .I1(mul_ln36_13_reg_1667[25]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[25]),
        .O(\add_ln36_20_reg_1677[31]_i_144_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_145 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[24]),
        .I1(mul_ln36_13_reg_1667[24]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[24]),
        .O(\add_ln36_20_reg_1677[31]_i_145_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_146 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[23]),
        .I1(mul_ln36_13_reg_1667[23]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[23]),
        .O(\add_ln36_20_reg_1677[31]_i_146_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_147 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[30]),
        .I1(mul_ln36_13_reg_1667[30]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[30]),
        .I3(mul_ln36_13_reg_1667[31]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[31]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[31]),
        .O(\add_ln36_20_reg_1677[31]_i_147_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_148 
       (.I0(\add_ln36_20_reg_1677[31]_i_140_n_0 ),
        .I1(mul_ln36_13_reg_1667[30]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[30]),
        .I3(mul_ln36_12_reg_1622_pp0_iter4_reg[30]),
        .O(\add_ln36_20_reg_1677[31]_i_148_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_149 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[29]),
        .I1(mul_ln36_13_reg_1667[29]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[29]),
        .I3(\add_ln36_20_reg_1677[31]_i_141_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_15 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_19_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_17_n_15 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_18_n_14 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_17_n_14 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_19_n_14 ),
        .O(\add_ln36_20_reg_1677[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_150 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[27]),
        .I1(mul_ln36_13_reg_1667[27]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[27]),
        .I3(mul_ln36_13_reg_1667[28]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[28]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[28]),
        .O(\add_ln36_20_reg_1677[31]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_151 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[26]),
        .I1(mul_ln36_13_reg_1667[26]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[26]),
        .I3(mul_ln36_13_reg_1667[27]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[27]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[27]),
        .O(\add_ln36_20_reg_1677[31]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_152 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[25]),
        .I1(mul_ln36_13_reg_1667[25]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[25]),
        .I3(mul_ln36_13_reg_1667[26]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[26]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[26]),
        .O(\add_ln36_20_reg_1677[31]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_153 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[24]),
        .I1(mul_ln36_13_reg_1667[24]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[24]),
        .I3(mul_ln36_13_reg_1667[25]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[25]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[25]),
        .O(\add_ln36_20_reg_1677[31]_i_153_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_154 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[23]),
        .I1(mul_ln36_13_reg_1667[23]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[23]),
        .I3(mul_ln36_13_reg_1667[24]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[24]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[24]),
        .O(\add_ln36_20_reg_1677[31]_i_154_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_155 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[29]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[29]),
        .I2(add_ln36_11_reg_1672[29]),
        .O(\add_ln36_20_reg_1677[31]_i_155_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_156 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[28]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[28]),
        .I2(add_ln36_11_reg_1672[28]),
        .O(\add_ln36_20_reg_1677[31]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_157 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[27]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[27]),
        .I2(add_ln36_11_reg_1672[27]),
        .O(\add_ln36_20_reg_1677[31]_i_157_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_158 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[26]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[26]),
        .I2(add_ln36_11_reg_1672[26]),
        .O(\add_ln36_20_reg_1677[31]_i_158_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_159 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[25]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[25]),
        .I2(add_ln36_11_reg_1672[25]),
        .O(\add_ln36_20_reg_1677[31]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_16 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_22_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_20_n_8 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_18_n_15 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_17_n_15 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_19_n_15 ),
        .O(\add_ln36_20_reg_1677[31]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_160 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[24]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[24]),
        .I2(add_ln36_11_reg_1672[24]),
        .O(\add_ln36_20_reg_1677[31]_i_160_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_161 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[23]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[23]),
        .I2(add_ln36_11_reg_1672[23]),
        .O(\add_ln36_20_reg_1677[31]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_162 
       (.I0(add_ln36_11_reg_1672[30]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[30]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[30]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[31]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[31]),
        .I5(add_ln36_11_reg_1672[31]),
        .O(\add_ln36_20_reg_1677[31]_i_162_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_163 
       (.I0(\add_ln36_20_reg_1677[31]_i_155_n_0 ),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[30]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[30]),
        .I3(add_ln36_11_reg_1672[30]),
        .O(\add_ln36_20_reg_1677[31]_i_163_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_164 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[29]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[29]),
        .I2(add_ln36_11_reg_1672[29]),
        .I3(\add_ln36_20_reg_1677[31]_i_156_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_164_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_165 
       (.I0(add_ln36_11_reg_1672[27]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[27]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[27]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[28]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[28]),
        .I5(add_ln36_11_reg_1672[28]),
        .O(\add_ln36_20_reg_1677[31]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_166 
       (.I0(add_ln36_11_reg_1672[26]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[26]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[26]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[27]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[27]),
        .I5(add_ln36_11_reg_1672[27]),
        .O(\add_ln36_20_reg_1677[31]_i_166_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_167 
       (.I0(add_ln36_11_reg_1672[25]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[25]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[25]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[26]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[26]),
        .I5(add_ln36_11_reg_1672[26]),
        .O(\add_ln36_20_reg_1677[31]_i_167_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_168 
       (.I0(add_ln36_11_reg_1672[24]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[24]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[24]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[25]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[25]),
        .I5(add_ln36_11_reg_1672[25]),
        .O(\add_ln36_20_reg_1677[31]_i_168_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_169 
       (.I0(add_ln36_11_reg_1672[23]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[23]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[23]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[24]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[24]),
        .I5(add_ln36_11_reg_1672[24]),
        .O(\add_ln36_20_reg_1677[31]_i_169_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_170 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[22]),
        .I1(mul_ln36_9_reg_1657[22]),
        .I2(mul_ln36_11_reg_1662[22]),
        .O(\add_ln36_20_reg_1677[31]_i_170_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_171 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[21]),
        .I1(mul_ln36_9_reg_1657[21]),
        .I2(mul_ln36_11_reg_1662[21]),
        .O(\add_ln36_20_reg_1677[31]_i_171_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_172 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[20]),
        .I1(mul_ln36_9_reg_1657[20]),
        .I2(mul_ln36_11_reg_1662[20]),
        .O(\add_ln36_20_reg_1677[31]_i_172_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_173 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[19]),
        .I1(mul_ln36_9_reg_1657[19]),
        .I2(mul_ln36_11_reg_1662[19]),
        .O(\add_ln36_20_reg_1677[31]_i_173_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_174 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[18]),
        .I1(mul_ln36_9_reg_1657[18]),
        .I2(mul_ln36_11_reg_1662[18]),
        .O(\add_ln36_20_reg_1677[31]_i_174_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_175 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[17]),
        .I1(mul_ln36_9_reg_1657[17]),
        .I2(mul_ln36_11_reg_1662[17]),
        .O(\add_ln36_20_reg_1677[31]_i_175_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_176 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[16]),
        .I1(mul_ln36_9_reg_1657[16]),
        .I2(mul_ln36_11_reg_1662[16]),
        .O(\add_ln36_20_reg_1677[31]_i_176_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_177 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[15]),
        .I1(mul_ln36_9_reg_1657[15]),
        .I2(mul_ln36_11_reg_1662[15]),
        .O(\add_ln36_20_reg_1677[31]_i_177_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_178 
       (.I0(mul_ln36_11_reg_1662[22]),
        .I1(mul_ln36_9_reg_1657[22]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[22]),
        .I3(mul_ln36_9_reg_1657[23]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[23]),
        .I5(mul_ln36_11_reg_1662[23]),
        .O(\add_ln36_20_reg_1677[31]_i_178_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_179 
       (.I0(mul_ln36_11_reg_1662[21]),
        .I1(mul_ln36_9_reg_1657[21]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[21]),
        .I3(mul_ln36_9_reg_1657[22]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[22]),
        .I5(mul_ln36_11_reg_1662[22]),
        .O(\add_ln36_20_reg_1677[31]_i_179_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_180 
       (.I0(mul_ln36_11_reg_1662[20]),
        .I1(mul_ln36_9_reg_1657[20]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[20]),
        .I3(mul_ln36_9_reg_1657[21]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[21]),
        .I5(mul_ln36_11_reg_1662[21]),
        .O(\add_ln36_20_reg_1677[31]_i_180_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_181 
       (.I0(mul_ln36_11_reg_1662[19]),
        .I1(mul_ln36_9_reg_1657[19]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[19]),
        .I3(mul_ln36_9_reg_1657[20]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[20]),
        .I5(mul_ln36_11_reg_1662[20]),
        .O(\add_ln36_20_reg_1677[31]_i_181_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_182 
       (.I0(mul_ln36_11_reg_1662[18]),
        .I1(mul_ln36_9_reg_1657[18]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[18]),
        .I3(mul_ln36_9_reg_1657[19]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[19]),
        .I5(mul_ln36_11_reg_1662[19]),
        .O(\add_ln36_20_reg_1677[31]_i_182_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_183 
       (.I0(mul_ln36_11_reg_1662[17]),
        .I1(mul_ln36_9_reg_1657[17]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[17]),
        .I3(mul_ln36_9_reg_1657[18]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[18]),
        .I5(mul_ln36_11_reg_1662[18]),
        .O(\add_ln36_20_reg_1677[31]_i_183_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_184 
       (.I0(mul_ln36_11_reg_1662[16]),
        .I1(mul_ln36_9_reg_1657[16]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[16]),
        .I3(mul_ln36_9_reg_1657[17]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[17]),
        .I5(mul_ln36_11_reg_1662[17]),
        .O(\add_ln36_20_reg_1677[31]_i_184_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_185 
       (.I0(mul_ln36_11_reg_1662[15]),
        .I1(mul_ln36_9_reg_1657[15]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[15]),
        .I3(mul_ln36_9_reg_1657[16]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[16]),
        .I5(mul_ln36_11_reg_1662[16]),
        .O(\add_ln36_20_reg_1677[31]_i_185_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_186 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[22]),
        .I1(mul_ln36_13_reg_1667[22]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[22]),
        .O(\add_ln36_20_reg_1677[31]_i_186_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_187 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[21]),
        .I1(mul_ln36_13_reg_1667[21]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[21]),
        .O(\add_ln36_20_reg_1677[31]_i_187_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_188 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[20]),
        .I1(mul_ln36_13_reg_1667[20]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[20]),
        .O(\add_ln36_20_reg_1677[31]_i_188_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_189 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[19]),
        .I1(mul_ln36_13_reg_1667[19]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[19]),
        .O(\add_ln36_20_reg_1677[31]_i_189_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_190 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[18]),
        .I1(mul_ln36_13_reg_1667[18]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[18]),
        .O(\add_ln36_20_reg_1677[31]_i_190_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_191 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[17]),
        .I1(mul_ln36_13_reg_1667[17]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[17]),
        .O(\add_ln36_20_reg_1677[31]_i_191_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_192 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[16]),
        .I1(mul_ln36_13_reg_1667[16]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[16]),
        .O(\add_ln36_20_reg_1677[31]_i_192_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_193 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[15]),
        .I1(mul_ln36_13_reg_1667[15]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[15]),
        .O(\add_ln36_20_reg_1677[31]_i_193_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_194 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[22]),
        .I1(mul_ln36_13_reg_1667[22]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[22]),
        .I3(mul_ln36_13_reg_1667[23]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[23]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[23]),
        .O(\add_ln36_20_reg_1677[31]_i_194_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_195 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[21]),
        .I1(mul_ln36_13_reg_1667[21]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[21]),
        .I3(mul_ln36_13_reg_1667[22]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[22]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[22]),
        .O(\add_ln36_20_reg_1677[31]_i_195_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_196 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[20]),
        .I1(mul_ln36_13_reg_1667[20]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[20]),
        .I3(mul_ln36_13_reg_1667[21]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[21]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[21]),
        .O(\add_ln36_20_reg_1677[31]_i_196_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_197 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[19]),
        .I1(mul_ln36_13_reg_1667[19]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[19]),
        .I3(mul_ln36_13_reg_1667[20]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[20]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[20]),
        .O(\add_ln36_20_reg_1677[31]_i_197_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_198 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[18]),
        .I1(mul_ln36_13_reg_1667[18]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[18]),
        .I3(mul_ln36_13_reg_1667[19]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[19]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[19]),
        .O(\add_ln36_20_reg_1677[31]_i_198_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_199 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[17]),
        .I1(mul_ln36_13_reg_1667[17]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[17]),
        .I3(mul_ln36_13_reg_1667[18]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[18]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[18]),
        .O(\add_ln36_20_reg_1677[31]_i_199_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_2 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_17_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_19_n_10 ),
        .O(\add_ln36_20_reg_1677[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_200 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[16]),
        .I1(mul_ln36_13_reg_1667[16]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[16]),
        .I3(mul_ln36_13_reg_1667[17]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[17]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[17]),
        .O(\add_ln36_20_reg_1677[31]_i_200_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_201 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[15]),
        .I1(mul_ln36_13_reg_1667[15]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[15]),
        .I3(mul_ln36_13_reg_1667[16]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[16]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[16]),
        .O(\add_ln36_20_reg_1677[31]_i_201_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_202 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[22]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[22]),
        .I2(add_ln36_11_reg_1672[22]),
        .O(\add_ln36_20_reg_1677[31]_i_202_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_203 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[21]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[21]),
        .I2(add_ln36_11_reg_1672[21]),
        .O(\add_ln36_20_reg_1677[31]_i_203_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_204 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[20]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[20]),
        .I2(add_ln36_11_reg_1672[20]),
        .O(\add_ln36_20_reg_1677[31]_i_204_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_205 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[19]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[19]),
        .I2(add_ln36_11_reg_1672[19]),
        .O(\add_ln36_20_reg_1677[31]_i_205_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_206 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[18]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[18]),
        .I2(add_ln36_11_reg_1672[18]),
        .O(\add_ln36_20_reg_1677[31]_i_206_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_207 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[17]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[17]),
        .I2(add_ln36_11_reg_1672[17]),
        .O(\add_ln36_20_reg_1677[31]_i_207_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_208 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[16]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[16]),
        .I2(add_ln36_11_reg_1672[16]),
        .O(\add_ln36_20_reg_1677[31]_i_208_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_209 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[15]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[15]),
        .I2(add_ln36_11_reg_1672[15]),
        .O(\add_ln36_20_reg_1677[31]_i_209_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_210 
       (.I0(add_ln36_11_reg_1672[22]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[22]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[22]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[23]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[23]),
        .I5(add_ln36_11_reg_1672[23]),
        .O(\add_ln36_20_reg_1677[31]_i_210_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_211 
       (.I0(add_ln36_11_reg_1672[21]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[21]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[21]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[22]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[22]),
        .I5(add_ln36_11_reg_1672[22]),
        .O(\add_ln36_20_reg_1677[31]_i_211_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_212 
       (.I0(add_ln36_11_reg_1672[20]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[20]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[20]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[21]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[21]),
        .I5(add_ln36_11_reg_1672[21]),
        .O(\add_ln36_20_reg_1677[31]_i_212_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_213 
       (.I0(add_ln36_11_reg_1672[19]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[19]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[19]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[20]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[20]),
        .I5(add_ln36_11_reg_1672[20]),
        .O(\add_ln36_20_reg_1677[31]_i_213_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_214 
       (.I0(add_ln36_11_reg_1672[18]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[18]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[18]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[19]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[19]),
        .I5(add_ln36_11_reg_1672[19]),
        .O(\add_ln36_20_reg_1677[31]_i_214_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_215 
       (.I0(add_ln36_11_reg_1672[17]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[17]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[17]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[18]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[18]),
        .I5(add_ln36_11_reg_1672[18]),
        .O(\add_ln36_20_reg_1677[31]_i_215_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_216 
       (.I0(add_ln36_11_reg_1672[16]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[16]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[16]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[17]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[17]),
        .I5(add_ln36_11_reg_1672[17]),
        .O(\add_ln36_20_reg_1677[31]_i_216_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_217 
       (.I0(add_ln36_11_reg_1672[15]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[15]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[15]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[16]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[16]),
        .I5(add_ln36_11_reg_1672[16]),
        .O(\add_ln36_20_reg_1677[31]_i_217_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_218 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[14]),
        .I1(mul_ln36_9_reg_1657[14]),
        .I2(mul_ln36_11_reg_1662[14]),
        .O(\add_ln36_20_reg_1677[31]_i_218_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_219 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[13]),
        .I1(mul_ln36_9_reg_1657[13]),
        .I2(mul_ln36_11_reg_1662[13]),
        .O(\add_ln36_20_reg_1677[31]_i_219_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_220 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[12]),
        .I1(mul_ln36_9_reg_1657[12]),
        .I2(mul_ln36_11_reg_1662[12]),
        .O(\add_ln36_20_reg_1677[31]_i_220_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_221 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[11]),
        .I1(mul_ln36_9_reg_1657[11]),
        .I2(mul_ln36_11_reg_1662[11]),
        .O(\add_ln36_20_reg_1677[31]_i_221_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_222 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[10]),
        .I1(mul_ln36_9_reg_1657[10]),
        .I2(mul_ln36_11_reg_1662[10]),
        .O(\add_ln36_20_reg_1677[31]_i_222_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_223 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[9]),
        .I1(mul_ln36_9_reg_1657[9]),
        .I2(mul_ln36_11_reg_1662[9]),
        .O(\add_ln36_20_reg_1677[31]_i_223_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_224 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[8]),
        .I1(mul_ln36_9_reg_1657[8]),
        .I2(mul_ln36_11_reg_1662[8]),
        .O(\add_ln36_20_reg_1677[31]_i_224_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_225 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[7]),
        .I1(mul_ln36_9_reg_1657[7]),
        .I2(mul_ln36_11_reg_1662[7]),
        .O(\add_ln36_20_reg_1677[31]_i_225_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_226 
       (.I0(mul_ln36_11_reg_1662[14]),
        .I1(mul_ln36_9_reg_1657[14]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[14]),
        .I3(mul_ln36_9_reg_1657[15]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[15]),
        .I5(mul_ln36_11_reg_1662[15]),
        .O(\add_ln36_20_reg_1677[31]_i_226_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_227 
       (.I0(mul_ln36_11_reg_1662[13]),
        .I1(mul_ln36_9_reg_1657[13]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[13]),
        .I3(mul_ln36_9_reg_1657[14]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[14]),
        .I5(mul_ln36_11_reg_1662[14]),
        .O(\add_ln36_20_reg_1677[31]_i_227_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_228 
       (.I0(mul_ln36_11_reg_1662[12]),
        .I1(mul_ln36_9_reg_1657[12]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[12]),
        .I3(mul_ln36_9_reg_1657[13]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[13]),
        .I5(mul_ln36_11_reg_1662[13]),
        .O(\add_ln36_20_reg_1677[31]_i_228_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_229 
       (.I0(mul_ln36_11_reg_1662[11]),
        .I1(mul_ln36_9_reg_1657[11]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[11]),
        .I3(mul_ln36_9_reg_1657[12]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[12]),
        .I5(mul_ln36_11_reg_1662[12]),
        .O(\add_ln36_20_reg_1677[31]_i_229_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_23 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[29]),
        .I1(mul_ln36_3_reg_1642[29]),
        .I2(mul_ln36_1_reg_1637[29]),
        .O(\add_ln36_20_reg_1677[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_230 
       (.I0(mul_ln36_11_reg_1662[10]),
        .I1(mul_ln36_9_reg_1657[10]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[10]),
        .I3(mul_ln36_9_reg_1657[11]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[11]),
        .I5(mul_ln36_11_reg_1662[11]),
        .O(\add_ln36_20_reg_1677[31]_i_230_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_231 
       (.I0(mul_ln36_11_reg_1662[9]),
        .I1(mul_ln36_9_reg_1657[9]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[9]),
        .I3(mul_ln36_9_reg_1657[10]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[10]),
        .I5(mul_ln36_11_reg_1662[10]),
        .O(\add_ln36_20_reg_1677[31]_i_231_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_232 
       (.I0(mul_ln36_11_reg_1662[8]),
        .I1(mul_ln36_9_reg_1657[8]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[8]),
        .I3(mul_ln36_9_reg_1657[9]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[9]),
        .I5(mul_ln36_11_reg_1662[9]),
        .O(\add_ln36_20_reg_1677[31]_i_232_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_233 
       (.I0(mul_ln36_11_reg_1662[7]),
        .I1(mul_ln36_9_reg_1657[7]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[7]),
        .I3(mul_ln36_9_reg_1657[8]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[8]),
        .I5(mul_ln36_11_reg_1662[8]),
        .O(\add_ln36_20_reg_1677[31]_i_233_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_234 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[14]),
        .I1(mul_ln36_13_reg_1667[14]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[14]),
        .O(\add_ln36_20_reg_1677[31]_i_234_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_235 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[13]),
        .I1(mul_ln36_13_reg_1667[13]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[13]),
        .O(\add_ln36_20_reg_1677[31]_i_235_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_236 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[12]),
        .I1(mul_ln36_13_reg_1667[12]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[12]),
        .O(\add_ln36_20_reg_1677[31]_i_236_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_237 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[11]),
        .I1(mul_ln36_13_reg_1667[11]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[11]),
        .O(\add_ln36_20_reg_1677[31]_i_237_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_238 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[10]),
        .I1(mul_ln36_13_reg_1667[10]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[10]),
        .O(\add_ln36_20_reg_1677[31]_i_238_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_239 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[9]),
        .I1(mul_ln36_13_reg_1667[9]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[9]),
        .O(\add_ln36_20_reg_1677[31]_i_239_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_24 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[28]),
        .I1(mul_ln36_3_reg_1642[28]),
        .I2(mul_ln36_1_reg_1637[28]),
        .O(\add_ln36_20_reg_1677[31]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_240 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[8]),
        .I1(mul_ln36_13_reg_1667[8]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[8]),
        .O(\add_ln36_20_reg_1677[31]_i_240_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_241 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[7]),
        .I1(mul_ln36_13_reg_1667[7]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[7]),
        .O(\add_ln36_20_reg_1677[31]_i_241_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_242 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[14]),
        .I1(mul_ln36_13_reg_1667[14]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[14]),
        .I3(mul_ln36_13_reg_1667[15]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[15]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[15]),
        .O(\add_ln36_20_reg_1677[31]_i_242_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_243 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[13]),
        .I1(mul_ln36_13_reg_1667[13]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[13]),
        .I3(mul_ln36_13_reg_1667[14]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[14]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[14]),
        .O(\add_ln36_20_reg_1677[31]_i_243_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_244 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[12]),
        .I1(mul_ln36_13_reg_1667[12]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[12]),
        .I3(mul_ln36_13_reg_1667[13]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[13]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[13]),
        .O(\add_ln36_20_reg_1677[31]_i_244_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_245 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[11]),
        .I1(mul_ln36_13_reg_1667[11]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[11]),
        .I3(mul_ln36_13_reg_1667[12]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[12]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[12]),
        .O(\add_ln36_20_reg_1677[31]_i_245_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_246 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[10]),
        .I1(mul_ln36_13_reg_1667[10]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[10]),
        .I3(mul_ln36_13_reg_1667[11]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[11]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[11]),
        .O(\add_ln36_20_reg_1677[31]_i_246_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_247 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[9]),
        .I1(mul_ln36_13_reg_1667[9]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[9]),
        .I3(mul_ln36_13_reg_1667[10]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[10]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[10]),
        .O(\add_ln36_20_reg_1677[31]_i_247_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_248 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[8]),
        .I1(mul_ln36_13_reg_1667[8]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[8]),
        .I3(mul_ln36_13_reg_1667[9]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[9]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[9]),
        .O(\add_ln36_20_reg_1677[31]_i_248_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_249 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[7]),
        .I1(mul_ln36_13_reg_1667[7]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[7]),
        .I3(mul_ln36_13_reg_1667[8]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[8]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[8]),
        .O(\add_ln36_20_reg_1677[31]_i_249_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_25 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[27]),
        .I1(mul_ln36_3_reg_1642[27]),
        .I2(mul_ln36_1_reg_1637[27]),
        .O(\add_ln36_20_reg_1677[31]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_250 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[14]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[14]),
        .I2(add_ln36_11_reg_1672[14]),
        .O(\add_ln36_20_reg_1677[31]_i_250_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_251 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[13]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[13]),
        .I2(add_ln36_11_reg_1672[13]),
        .O(\add_ln36_20_reg_1677[31]_i_251_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_252 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[12]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[12]),
        .I2(add_ln36_11_reg_1672[12]),
        .O(\add_ln36_20_reg_1677[31]_i_252_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_253 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[11]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[11]),
        .I2(add_ln36_11_reg_1672[11]),
        .O(\add_ln36_20_reg_1677[31]_i_253_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_254 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[10]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[10]),
        .I2(add_ln36_11_reg_1672[10]),
        .O(\add_ln36_20_reg_1677[31]_i_254_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_255 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[9]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[9]),
        .I2(add_ln36_11_reg_1672[9]),
        .O(\add_ln36_20_reg_1677[31]_i_255_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_256 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[8]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[8]),
        .I2(add_ln36_11_reg_1672[8]),
        .O(\add_ln36_20_reg_1677[31]_i_256_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_257 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[7]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[7]),
        .I2(add_ln36_11_reg_1672[7]),
        .O(\add_ln36_20_reg_1677[31]_i_257_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_258 
       (.I0(add_ln36_11_reg_1672[14]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[14]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[14]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[15]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[15]),
        .I5(add_ln36_11_reg_1672[15]),
        .O(\add_ln36_20_reg_1677[31]_i_258_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_259 
       (.I0(add_ln36_11_reg_1672[13]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[13]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[13]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[14]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[14]),
        .I5(add_ln36_11_reg_1672[14]),
        .O(\add_ln36_20_reg_1677[31]_i_259_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_26 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[26]),
        .I1(mul_ln36_3_reg_1642[26]),
        .I2(mul_ln36_1_reg_1637[26]),
        .O(\add_ln36_20_reg_1677[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_260 
       (.I0(add_ln36_11_reg_1672[12]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[12]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[12]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[13]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[13]),
        .I5(add_ln36_11_reg_1672[13]),
        .O(\add_ln36_20_reg_1677[31]_i_260_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_261 
       (.I0(add_ln36_11_reg_1672[11]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[11]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[11]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[12]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[12]),
        .I5(add_ln36_11_reg_1672[12]),
        .O(\add_ln36_20_reg_1677[31]_i_261_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_262 
       (.I0(add_ln36_11_reg_1672[10]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[10]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[10]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[11]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[11]),
        .I5(add_ln36_11_reg_1672[11]),
        .O(\add_ln36_20_reg_1677[31]_i_262_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_263 
       (.I0(add_ln36_11_reg_1672[9]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[9]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[9]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[10]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[10]),
        .I5(add_ln36_11_reg_1672[10]),
        .O(\add_ln36_20_reg_1677[31]_i_263_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_264 
       (.I0(add_ln36_11_reg_1672[8]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[8]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[8]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[9]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[9]),
        .I5(add_ln36_11_reg_1672[9]),
        .O(\add_ln36_20_reg_1677[31]_i_264_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_265 
       (.I0(add_ln36_11_reg_1672[7]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[7]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[7]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[8]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[8]),
        .I5(add_ln36_11_reg_1672[8]),
        .O(\add_ln36_20_reg_1677[31]_i_265_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_27 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[25]),
        .I1(mul_ln36_3_reg_1642[25]),
        .I2(mul_ln36_1_reg_1637[25]),
        .O(\add_ln36_20_reg_1677[31]_i_27_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_28 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[24]),
        .I1(mul_ln36_3_reg_1642[24]),
        .I2(mul_ln36_1_reg_1637[24]),
        .O(\add_ln36_20_reg_1677[31]_i_28_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_29 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[23]),
        .I1(mul_ln36_3_reg_1642[23]),
        .I2(mul_ln36_1_reg_1637[23]),
        .O(\add_ln36_20_reg_1677[31]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_3 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_17_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_19_n_11 ),
        .O(\add_ln36_20_reg_1677[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_30 
       (.I0(mul_ln36_1_reg_1637[30]),
        .I1(mul_ln36_3_reg_1642[30]),
        .I2(mul_ln36_reg_1592_pp0_iter4_reg[30]),
        .I3(mul_ln36_3_reg_1642[31]),
        .I4(mul_ln36_reg_1592_pp0_iter4_reg[31]),
        .I5(mul_ln36_1_reg_1637[31]),
        .O(\add_ln36_20_reg_1677[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_31 
       (.I0(\add_ln36_20_reg_1677[31]_i_23_n_0 ),
        .I1(mul_ln36_3_reg_1642[30]),
        .I2(mul_ln36_reg_1592_pp0_iter4_reg[30]),
        .I3(mul_ln36_1_reg_1637[30]),
        .O(\add_ln36_20_reg_1677[31]_i_31_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_32 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[29]),
        .I1(mul_ln36_3_reg_1642[29]),
        .I2(mul_ln36_1_reg_1637[29]),
        .I3(\add_ln36_20_reg_1677[31]_i_24_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_32_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_33 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[28]),
        .I1(mul_ln36_3_reg_1642[28]),
        .I2(mul_ln36_1_reg_1637[28]),
        .I3(\add_ln36_20_reg_1677[31]_i_25_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_33_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_34 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[27]),
        .I1(mul_ln36_3_reg_1642[27]),
        .I2(mul_ln36_1_reg_1637[27]),
        .I3(\add_ln36_20_reg_1677[31]_i_26_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_34_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_35 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[26]),
        .I1(mul_ln36_3_reg_1642[26]),
        .I2(mul_ln36_1_reg_1637[26]),
        .I3(\add_ln36_20_reg_1677[31]_i_27_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_35_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_36 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[25]),
        .I1(mul_ln36_3_reg_1642[25]),
        .I2(mul_ln36_1_reg_1637[25]),
        .I3(\add_ln36_20_reg_1677[31]_i_28_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_36_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_37 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[24]),
        .I1(mul_ln36_3_reg_1642[24]),
        .I2(mul_ln36_1_reg_1637[24]),
        .I3(\add_ln36_20_reg_1677[31]_i_29_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_37_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_38 
       (.I0(mul_ln36_5_reg_1647[29]),
        .I1(mul_ln36_7_reg_1652[29]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[29]),
        .O(\add_ln36_20_reg_1677[31]_i_38_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_39 
       (.I0(mul_ln36_5_reg_1647[28]),
        .I1(mul_ln36_7_reg_1652[28]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[28]),
        .O(\add_ln36_20_reg_1677[31]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_4 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_17_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_19_n_12 ),
        .O(\add_ln36_20_reg_1677[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_40 
       (.I0(mul_ln36_5_reg_1647[27]),
        .I1(mul_ln36_7_reg_1652[27]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[27]),
        .O(\add_ln36_20_reg_1677[31]_i_40_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_41 
       (.I0(mul_ln36_5_reg_1647[26]),
        .I1(mul_ln36_7_reg_1652[26]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[26]),
        .O(\add_ln36_20_reg_1677[31]_i_41_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_42 
       (.I0(mul_ln36_5_reg_1647[25]),
        .I1(mul_ln36_7_reg_1652[25]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[25]),
        .O(\add_ln36_20_reg_1677[31]_i_42_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_43 
       (.I0(mul_ln36_5_reg_1647[24]),
        .I1(mul_ln36_7_reg_1652[24]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[24]),
        .O(\add_ln36_20_reg_1677[31]_i_43_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_44 
       (.I0(mul_ln36_5_reg_1647[23]),
        .I1(mul_ln36_7_reg_1652[23]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[23]),
        .O(\add_ln36_20_reg_1677[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_45 
       (.I0(mul_ln36_4_reg_1602_pp0_iter4_reg[30]),
        .I1(mul_ln36_7_reg_1652[30]),
        .I2(mul_ln36_5_reg_1647[30]),
        .I3(mul_ln36_7_reg_1652[31]),
        .I4(mul_ln36_5_reg_1647[31]),
        .I5(mul_ln36_4_reg_1602_pp0_iter4_reg[31]),
        .O(\add_ln36_20_reg_1677[31]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_46 
       (.I0(\add_ln36_20_reg_1677[31]_i_38_n_0 ),
        .I1(mul_ln36_7_reg_1652[30]),
        .I2(mul_ln36_5_reg_1647[30]),
        .I3(mul_ln36_4_reg_1602_pp0_iter4_reg[30]),
        .O(\add_ln36_20_reg_1677[31]_i_46_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_47 
       (.I0(mul_ln36_5_reg_1647[29]),
        .I1(mul_ln36_7_reg_1652[29]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[29]),
        .I3(\add_ln36_20_reg_1677[31]_i_39_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_47_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_48 
       (.I0(mul_ln36_5_reg_1647[28]),
        .I1(mul_ln36_7_reg_1652[28]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[28]),
        .I3(\add_ln36_20_reg_1677[31]_i_40_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_48_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_49 
       (.I0(mul_ln36_5_reg_1647[27]),
        .I1(mul_ln36_7_reg_1652[27]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[27]),
        .I3(\add_ln36_20_reg_1677[31]_i_41_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_5 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_17_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_19_n_13 ),
        .O(\add_ln36_20_reg_1677[31]_i_5_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_50 
       (.I0(mul_ln36_5_reg_1647[26]),
        .I1(mul_ln36_7_reg_1652[26]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[26]),
        .I3(\add_ln36_20_reg_1677[31]_i_42_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_50_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_51 
       (.I0(mul_ln36_5_reg_1647[25]),
        .I1(mul_ln36_7_reg_1652[25]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[25]),
        .I3(\add_ln36_20_reg_1677[31]_i_43_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_51_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_52 
       (.I0(mul_ln36_5_reg_1647[24]),
        .I1(mul_ln36_7_reg_1652[24]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[24]),
        .I3(\add_ln36_20_reg_1677[31]_i_44_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_53 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_116_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_118_n_10 ),
        .O(\add_ln36_20_reg_1677[31]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_54 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_116_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_118_n_11 ),
        .O(\add_ln36_20_reg_1677[31]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_55 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_116_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_118_n_12 ),
        .O(\add_ln36_20_reg_1677[31]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_56 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_116_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_118_n_13 ),
        .O(\add_ln36_20_reg_1677[31]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_57 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_116_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_118_n_14 ),
        .O(\add_ln36_20_reg_1677[31]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_58 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_116_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_118_n_15 ),
        .O(\add_ln36_20_reg_1677[31]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_59 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_119_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_121_n_8 ),
        .O(\add_ln36_20_reg_1677[31]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_6 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_17_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_19_n_14 ),
        .O(\add_ln36_20_reg_1677[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_60 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_118_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_116_n_9 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_117_n_8 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_116_n_8 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_118_n_8 ),
        .O(\add_ln36_20_reg_1677[31]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_61 
       (.I0(\add_ln36_20_reg_1677[31]_i_53_n_0 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_116_n_9 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_118_n_9 ),
        .O(\add_ln36_20_reg_1677[31]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_62 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_118_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_116_n_11 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_117_n_10 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_116_n_10 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_118_n_10 ),
        .O(\add_ln36_20_reg_1677[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_63 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_118_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_116_n_12 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_117_n_11 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_116_n_11 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_118_n_11 ),
        .O(\add_ln36_20_reg_1677[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_64 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_118_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_116_n_13 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_117_n_12 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_116_n_12 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_118_n_12 ),
        .O(\add_ln36_20_reg_1677[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_65 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_118_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_116_n_14 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_117_n_13 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_116_n_13 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_118_n_13 ),
        .O(\add_ln36_20_reg_1677[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_66 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_118_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_117_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_116_n_15 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_117_n_14 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_116_n_14 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_118_n_14 ),
        .O(\add_ln36_20_reg_1677[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_67 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_121_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_120_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_119_n_8 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_117_n_15 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_116_n_15 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_118_n_15 ),
        .O(\add_ln36_20_reg_1677[31]_i_67_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_68 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[22]),
        .I1(mul_ln36_3_reg_1642[22]),
        .I2(mul_ln36_1_reg_1637[22]),
        .O(\add_ln36_20_reg_1677[31]_i_68_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_69 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[21]),
        .I1(mul_ln36_3_reg_1642[21]),
        .I2(mul_ln36_1_reg_1637[21]),
        .O(\add_ln36_20_reg_1677[31]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_7 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_17_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_19_n_15 ),
        .O(\add_ln36_20_reg_1677[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_70 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[20]),
        .I1(mul_ln36_3_reg_1642[20]),
        .I2(mul_ln36_1_reg_1637[20]),
        .O(\add_ln36_20_reg_1677[31]_i_70_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_71 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[19]),
        .I1(mul_ln36_3_reg_1642[19]),
        .I2(mul_ln36_1_reg_1637[19]),
        .O(\add_ln36_20_reg_1677[31]_i_71_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_72 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[18]),
        .I1(mul_ln36_3_reg_1642[18]),
        .I2(mul_ln36_1_reg_1637[18]),
        .O(\add_ln36_20_reg_1677[31]_i_72_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_73 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[17]),
        .I1(mul_ln36_3_reg_1642[17]),
        .I2(mul_ln36_1_reg_1637[17]),
        .O(\add_ln36_20_reg_1677[31]_i_73_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_74 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[16]),
        .I1(mul_ln36_3_reg_1642[16]),
        .I2(mul_ln36_1_reg_1637[16]),
        .O(\add_ln36_20_reg_1677[31]_i_74_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_75 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[15]),
        .I1(mul_ln36_3_reg_1642[15]),
        .I2(mul_ln36_1_reg_1637[15]),
        .O(\add_ln36_20_reg_1677[31]_i_75_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_76 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[23]),
        .I1(mul_ln36_3_reg_1642[23]),
        .I2(mul_ln36_1_reg_1637[23]),
        .I3(\add_ln36_20_reg_1677[31]_i_68_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_76_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_77 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[22]),
        .I1(mul_ln36_3_reg_1642[22]),
        .I2(mul_ln36_1_reg_1637[22]),
        .I3(\add_ln36_20_reg_1677[31]_i_69_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_77_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_78 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[21]),
        .I1(mul_ln36_3_reg_1642[21]),
        .I2(mul_ln36_1_reg_1637[21]),
        .I3(\add_ln36_20_reg_1677[31]_i_70_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_78_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_79 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[20]),
        .I1(mul_ln36_3_reg_1642[20]),
        .I2(mul_ln36_1_reg_1637[20]),
        .I3(\add_ln36_20_reg_1677[31]_i_71_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_8 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_20_n_8 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_21_n_8 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_22_n_8 ),
        .O(\add_ln36_20_reg_1677[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_80 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[19]),
        .I1(mul_ln36_3_reg_1642[19]),
        .I2(mul_ln36_1_reg_1637[19]),
        .I3(\add_ln36_20_reg_1677[31]_i_72_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_80_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_81 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[18]),
        .I1(mul_ln36_3_reg_1642[18]),
        .I2(mul_ln36_1_reg_1637[18]),
        .I3(\add_ln36_20_reg_1677[31]_i_73_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_81_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_82 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[17]),
        .I1(mul_ln36_3_reg_1642[17]),
        .I2(mul_ln36_1_reg_1637[17]),
        .I3(\add_ln36_20_reg_1677[31]_i_74_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_82_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_83 
       (.I0(mul_ln36_reg_1592_pp0_iter4_reg[16]),
        .I1(mul_ln36_3_reg_1642[16]),
        .I2(mul_ln36_1_reg_1637[16]),
        .I3(\add_ln36_20_reg_1677[31]_i_75_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_83_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_84 
       (.I0(mul_ln36_5_reg_1647[22]),
        .I1(mul_ln36_7_reg_1652[22]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[22]),
        .O(\add_ln36_20_reg_1677[31]_i_84_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_85 
       (.I0(mul_ln36_5_reg_1647[21]),
        .I1(mul_ln36_7_reg_1652[21]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[21]),
        .O(\add_ln36_20_reg_1677[31]_i_85_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_86 
       (.I0(mul_ln36_5_reg_1647[20]),
        .I1(mul_ln36_7_reg_1652[20]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[20]),
        .O(\add_ln36_20_reg_1677[31]_i_86_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_87 
       (.I0(mul_ln36_5_reg_1647[19]),
        .I1(mul_ln36_7_reg_1652[19]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[19]),
        .O(\add_ln36_20_reg_1677[31]_i_87_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_88 
       (.I0(mul_ln36_5_reg_1647[18]),
        .I1(mul_ln36_7_reg_1652[18]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[18]),
        .O(\add_ln36_20_reg_1677[31]_i_88_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_89 
       (.I0(mul_ln36_5_reg_1647[17]),
        .I1(mul_ln36_7_reg_1652[17]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[17]),
        .O(\add_ln36_20_reg_1677[31]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[31]_i_9 
       (.I0(\add_ln36_20_reg_1677_reg[31]_i_19_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[31]_i_18_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[31]_i_17_n_9 ),
        .I3(\add_ln36_20_reg_1677_reg[31]_i_18_n_8 ),
        .I4(\add_ln36_20_reg_1677_reg[31]_i_17_n_8 ),
        .I5(\add_ln36_20_reg_1677_reg[31]_i_19_n_8 ),
        .O(\add_ln36_20_reg_1677[31]_i_9_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_90 
       (.I0(mul_ln36_5_reg_1647[16]),
        .I1(mul_ln36_7_reg_1652[16]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[16]),
        .O(\add_ln36_20_reg_1677[31]_i_90_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[31]_i_91 
       (.I0(mul_ln36_5_reg_1647[15]),
        .I1(mul_ln36_7_reg_1652[15]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[15]),
        .O(\add_ln36_20_reg_1677[31]_i_91_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_92 
       (.I0(mul_ln36_5_reg_1647[23]),
        .I1(mul_ln36_7_reg_1652[23]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[23]),
        .I3(\add_ln36_20_reg_1677[31]_i_84_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_92_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_93 
       (.I0(mul_ln36_5_reg_1647[22]),
        .I1(mul_ln36_7_reg_1652[22]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[22]),
        .I3(\add_ln36_20_reg_1677[31]_i_85_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_93_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_94 
       (.I0(mul_ln36_5_reg_1647[21]),
        .I1(mul_ln36_7_reg_1652[21]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[21]),
        .I3(\add_ln36_20_reg_1677[31]_i_86_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_94_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_95 
       (.I0(mul_ln36_5_reg_1647[20]),
        .I1(mul_ln36_7_reg_1652[20]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[20]),
        .I3(\add_ln36_20_reg_1677[31]_i_87_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_95_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_96 
       (.I0(mul_ln36_5_reg_1647[19]),
        .I1(mul_ln36_7_reg_1652[19]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[19]),
        .I3(\add_ln36_20_reg_1677[31]_i_88_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_96_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_97 
       (.I0(mul_ln36_5_reg_1647[18]),
        .I1(mul_ln36_7_reg_1652[18]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[18]),
        .I3(\add_ln36_20_reg_1677[31]_i_89_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_97_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_98 
       (.I0(mul_ln36_5_reg_1647[17]),
        .I1(mul_ln36_7_reg_1652[17]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[17]),
        .I3(\add_ln36_20_reg_1677[31]_i_90_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_98_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[31]_i_99 
       (.I0(mul_ln36_5_reg_1647[16]),
        .I1(mul_ln36_7_reg_1652[16]),
        .I2(mul_ln36_4_reg_1602_pp0_iter4_reg[16]),
        .I3(\add_ln36_20_reg_1677[31]_i_91_n_0 ),
        .O(\add_ln36_20_reg_1677[31]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln36_20_reg_1677[7]_i_10 
       (.I0(\add_ln36_20_reg_1677_reg[15]_i_19_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_18_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_6_n_11 ),
        .I3(\add_ln36_20_reg_1677[7]_i_30_n_0 ),
        .I4(\add_ln36_20_reg_1677_reg[15]_i_19_n_12 ),
        .I5(\add_ln36_20_reg_1677_reg[15]_i_18_n_12 ),
        .O(\add_ln36_20_reg_1677[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[7]_i_11 
       (.I0(\add_ln36_20_reg_1677_reg[15]_i_19_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_18_n_12 ),
        .I2(\add_ln36_20_reg_1677[7]_i_30_n_0 ),
        .I3(\add_ln36_20_reg_1677_reg[7]_i_6_n_12 ),
        .O(\add_ln36_20_reg_1677[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[7]_i_12 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_6_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_18_n_13 ),
        .I3(\add_ln36_20_reg_1677[7]_i_31_n_0 ),
        .O(\add_ln36_20_reg_1677[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \add_ln36_20_reg_1677[7]_i_13 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_6_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_18_n_14 ),
        .I3(\add_ln36_20_reg_1677_reg[15]_i_18_n_15 ),
        .I4(\add_ln36_20_reg_1677_reg[15]_i_19_n_15 ),
        .O(\add_ln36_20_reg_1677[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln36_20_reg_1677[7]_i_14 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_6_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_18_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_19_n_15 ),
        .O(\add_ln36_20_reg_1677[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_15 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_32_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_34_n_9 ),
        .O(\add_ln36_20_reg_1677[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_16 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_32_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_34_n_10 ),
        .O(\add_ln36_20_reg_1677[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_17 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_32_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_34_n_11 ),
        .O(\add_ln36_20_reg_1677[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_18 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_32_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_34_n_12 ),
        .O(\add_ln36_20_reg_1677[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_19 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_32_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_34_n_13 ),
        .O(\add_ln36_20_reg_1677[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_2 
       (.I0(\add_ln36_20_reg_1677_reg[15]_i_18_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_6_n_9 ),
        .O(\add_ln36_20_reg_1677[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln36_20_reg_1677[7]_i_20 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_34_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_32_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_33_n_13 ),
        .O(\add_ln36_20_reg_1677[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_21 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_32_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_34_n_15 ),
        .O(\add_ln36_20_reg_1677[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_22 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_34_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_32_n_9 ),
        .I3(\add_ln36_20_reg_1677_reg[7]_i_33_n_8 ),
        .I4(\add_ln36_20_reg_1677_reg[7]_i_32_n_8 ),
        .I5(\add_ln36_20_reg_1677_reg[7]_i_34_n_8 ),
        .O(\add_ln36_20_reg_1677[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_23 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_34_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_32_n_10 ),
        .I3(\add_ln36_20_reg_1677_reg[7]_i_33_n_9 ),
        .I4(\add_ln36_20_reg_1677_reg[7]_i_32_n_9 ),
        .I5(\add_ln36_20_reg_1677_reg[7]_i_34_n_9 ),
        .O(\add_ln36_20_reg_1677[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_24 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_34_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_32_n_11 ),
        .I3(\add_ln36_20_reg_1677_reg[7]_i_33_n_10 ),
        .I4(\add_ln36_20_reg_1677_reg[7]_i_32_n_10 ),
        .I5(\add_ln36_20_reg_1677_reg[7]_i_34_n_10 ),
        .O(\add_ln36_20_reg_1677[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_25 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_34_n_12 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_12 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_32_n_12 ),
        .I3(\add_ln36_20_reg_1677_reg[7]_i_33_n_11 ),
        .I4(\add_ln36_20_reg_1677_reg[7]_i_32_n_11 ),
        .I5(\add_ln36_20_reg_1677_reg[7]_i_34_n_11 ),
        .O(\add_ln36_20_reg_1677[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_26 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_34_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_32_n_13 ),
        .I3(\add_ln36_20_reg_1677_reg[7]_i_33_n_12 ),
        .I4(\add_ln36_20_reg_1677_reg[7]_i_32_n_12 ),
        .I5(\add_ln36_20_reg_1677_reg[7]_i_34_n_12 ),
        .O(\add_ln36_20_reg_1677[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln36_20_reg_1677[7]_i_27 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_33_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_32_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_34_n_13 ),
        .I3(\add_ln36_20_reg_1677_reg[7]_i_34_n_14 ),
        .I4(\add_ln36_20_reg_1677_reg[7]_i_33_n_14 ),
        .I5(\add_ln36_20_reg_1677_reg[7]_i_32_n_14 ),
        .O(\add_ln36_20_reg_1677[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_20_reg_1677[7]_i_28 
       (.I0(\add_ln36_20_reg_1677[7]_i_21_n_0 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_32_n_14 ),
        .I3(\add_ln36_20_reg_1677_reg[7]_i_34_n_14 ),
        .O(\add_ln36_20_reg_1677[7]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln36_20_reg_1677[7]_i_29 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_32_n_15 ),
        .I1(\add_ln36_20_reg_1677_reg[7]_i_33_n_15 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_34_n_15 ),
        .O(\add_ln36_20_reg_1677[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_3 
       (.I0(\add_ln36_20_reg_1677_reg[15]_i_18_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_6_n_10 ),
        .O(\add_ln36_20_reg_1677[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \add_ln36_20_reg_1677[7]_i_30 
       (.I0(\add_ln36_20_reg_1677_reg[15]_i_18_n_13 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_13 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_18_n_15 ),
        .I3(\add_ln36_20_reg_1677_reg[15]_i_19_n_15 ),
        .I4(\add_ln36_20_reg_1677_reg[15]_i_19_n_14 ),
        .I5(\add_ln36_20_reg_1677_reg[15]_i_18_n_14 ),
        .O(\add_ln36_20_reg_1677[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \add_ln36_20_reg_1677[7]_i_31 
       (.I0(\add_ln36_20_reg_1677_reg[15]_i_18_n_14 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_14 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_19_n_15 ),
        .I3(\add_ln36_20_reg_1677_reg[15]_i_18_n_15 ),
        .O(\add_ln36_20_reg_1677[7]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_35 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[6]),
        .I1(mul_ln36_9_reg_1657[6]),
        .I2(mul_ln36_11_reg_1662[6]),
        .O(\add_ln36_20_reg_1677[7]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_36 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[5]),
        .I1(mul_ln36_9_reg_1657[5]),
        .I2(mul_ln36_11_reg_1662[5]),
        .O(\add_ln36_20_reg_1677[7]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_37 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[4]),
        .I1(mul_ln36_9_reg_1657[4]),
        .I2(mul_ln36_11_reg_1662[4]),
        .O(\add_ln36_20_reg_1677[7]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_38 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[3]),
        .I1(mul_ln36_9_reg_1657[3]),
        .I2(mul_ln36_11_reg_1662[3]),
        .O(\add_ln36_20_reg_1677[7]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_39 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[2]),
        .I1(mul_ln36_9_reg_1657[2]),
        .I2(mul_ln36_11_reg_1662[2]),
        .O(\add_ln36_20_reg_1677[7]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_4 
       (.I0(\add_ln36_20_reg_1677_reg[15]_i_18_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[7]_i_6_n_11 ),
        .O(\add_ln36_20_reg_1677[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_40 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[1]),
        .I1(mul_ln36_9_reg_1657[1]),
        .I2(mul_ln36_11_reg_1662[1]),
        .O(\add_ln36_20_reg_1677[7]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_41 
       (.I0(mul_ln36_2_reg_1597_pp0_iter4_reg[0]),
        .I1(mul_ln36_9_reg_1657[0]),
        .I2(mul_ln36_11_reg_1662[0]),
        .O(\add_ln36_20_reg_1677[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_42 
       (.I0(mul_ln36_11_reg_1662[6]),
        .I1(mul_ln36_9_reg_1657[6]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[6]),
        .I3(mul_ln36_9_reg_1657[7]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[7]),
        .I5(mul_ln36_11_reg_1662[7]),
        .O(\add_ln36_20_reg_1677[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_43 
       (.I0(mul_ln36_11_reg_1662[5]),
        .I1(mul_ln36_9_reg_1657[5]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[5]),
        .I3(mul_ln36_9_reg_1657[6]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[6]),
        .I5(mul_ln36_11_reg_1662[6]),
        .O(\add_ln36_20_reg_1677[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_44 
       (.I0(mul_ln36_11_reg_1662[4]),
        .I1(mul_ln36_9_reg_1657[4]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[4]),
        .I3(mul_ln36_9_reg_1657[5]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[5]),
        .I5(mul_ln36_11_reg_1662[5]),
        .O(\add_ln36_20_reg_1677[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_45 
       (.I0(mul_ln36_11_reg_1662[3]),
        .I1(mul_ln36_9_reg_1657[3]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[3]),
        .I3(mul_ln36_9_reg_1657[4]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[4]),
        .I5(mul_ln36_11_reg_1662[4]),
        .O(\add_ln36_20_reg_1677[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_46 
       (.I0(mul_ln36_11_reg_1662[2]),
        .I1(mul_ln36_9_reg_1657[2]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[2]),
        .I3(mul_ln36_9_reg_1657[3]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[3]),
        .I5(mul_ln36_11_reg_1662[3]),
        .O(\add_ln36_20_reg_1677[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_47 
       (.I0(mul_ln36_11_reg_1662[1]),
        .I1(mul_ln36_9_reg_1657[1]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[1]),
        .I3(mul_ln36_9_reg_1657[2]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[2]),
        .I5(mul_ln36_11_reg_1662[2]),
        .O(\add_ln36_20_reg_1677[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_48 
       (.I0(mul_ln36_11_reg_1662[0]),
        .I1(mul_ln36_9_reg_1657[0]),
        .I2(mul_ln36_2_reg_1597_pp0_iter4_reg[0]),
        .I3(mul_ln36_9_reg_1657[1]),
        .I4(mul_ln36_2_reg_1597_pp0_iter4_reg[1]),
        .I5(mul_ln36_11_reg_1662[1]),
        .O(\add_ln36_20_reg_1677[7]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln36_20_reg_1677[7]_i_49 
       (.I0(mul_ln36_11_reg_1662[0]),
        .I1(mul_ln36_2_reg_1597_pp0_iter4_reg[0]),
        .I2(mul_ln36_9_reg_1657[0]),
        .O(\add_ln36_20_reg_1677[7]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln36_20_reg_1677[7]_i_5 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_6_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_18_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_19_n_11 ),
        .O(\add_ln36_20_reg_1677[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_50 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[6]),
        .I1(mul_ln36_13_reg_1667[6]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[6]),
        .O(\add_ln36_20_reg_1677[7]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_51 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[5]),
        .I1(mul_ln36_13_reg_1667[5]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[5]),
        .O(\add_ln36_20_reg_1677[7]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_52 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[4]),
        .I1(mul_ln36_13_reg_1667[4]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[4]),
        .O(\add_ln36_20_reg_1677[7]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_53 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[3]),
        .I1(mul_ln36_13_reg_1667[3]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[3]),
        .O(\add_ln36_20_reg_1677[7]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_54 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[2]),
        .I1(mul_ln36_13_reg_1667[2]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[2]),
        .O(\add_ln36_20_reg_1677[7]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_55 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[1]),
        .I1(mul_ln36_13_reg_1667[1]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[1]),
        .O(\add_ln36_20_reg_1677[7]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_56 
       (.I0(mul_ln36_8_reg_1612_pp0_iter4_reg[0]),
        .I1(mul_ln36_13_reg_1667[0]),
        .I2(mul_ln36_12_reg_1622_pp0_iter4_reg[0]),
        .O(\add_ln36_20_reg_1677[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_57 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[6]),
        .I1(mul_ln36_13_reg_1667[6]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[6]),
        .I3(mul_ln36_13_reg_1667[7]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[7]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[7]),
        .O(\add_ln36_20_reg_1677[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_58 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[5]),
        .I1(mul_ln36_13_reg_1667[5]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[5]),
        .I3(mul_ln36_13_reg_1667[6]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[6]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[6]),
        .O(\add_ln36_20_reg_1677[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_59 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[4]),
        .I1(mul_ln36_13_reg_1667[4]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[4]),
        .I3(mul_ln36_13_reg_1667[5]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[5]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[5]),
        .O(\add_ln36_20_reg_1677[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_60 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[3]),
        .I1(mul_ln36_13_reg_1667[3]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[3]),
        .I3(mul_ln36_13_reg_1667[4]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[4]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[4]),
        .O(\add_ln36_20_reg_1677[7]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_61 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[2]),
        .I1(mul_ln36_13_reg_1667[2]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[2]),
        .I3(mul_ln36_13_reg_1667[3]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[3]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[3]),
        .O(\add_ln36_20_reg_1677[7]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_62 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[1]),
        .I1(mul_ln36_13_reg_1667[1]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[1]),
        .I3(mul_ln36_13_reg_1667[2]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[2]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[2]),
        .O(\add_ln36_20_reg_1677[7]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_63 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[0]),
        .I1(mul_ln36_13_reg_1667[0]),
        .I2(mul_ln36_8_reg_1612_pp0_iter4_reg[0]),
        .I3(mul_ln36_13_reg_1667[1]),
        .I4(mul_ln36_8_reg_1612_pp0_iter4_reg[1]),
        .I5(mul_ln36_12_reg_1622_pp0_iter4_reg[1]),
        .O(\add_ln36_20_reg_1677[7]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln36_20_reg_1677[7]_i_64 
       (.I0(mul_ln36_12_reg_1622_pp0_iter4_reg[0]),
        .I1(mul_ln36_8_reg_1612_pp0_iter4_reg[0]),
        .I2(mul_ln36_13_reg_1667[0]),
        .O(\add_ln36_20_reg_1677[7]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_65 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[6]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[6]),
        .I2(add_ln36_11_reg_1672[6]),
        .O(\add_ln36_20_reg_1677[7]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_66 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[5]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[5]),
        .I2(add_ln36_11_reg_1672[5]),
        .O(\add_ln36_20_reg_1677[7]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_67 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[4]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[4]),
        .I2(add_ln36_11_reg_1672[4]),
        .O(\add_ln36_20_reg_1677[7]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_68 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[3]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[3]),
        .I2(add_ln36_11_reg_1672[3]),
        .O(\add_ln36_20_reg_1677[7]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_69 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[2]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[2]),
        .I2(add_ln36_11_reg_1672[2]),
        .O(\add_ln36_20_reg_1677[7]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_7 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_6_n_9 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_9 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_18_n_9 ),
        .I3(\add_ln36_20_reg_1677_reg[15]_i_19_n_8 ),
        .I4(\add_ln36_20_reg_1677_reg[15]_i_18_n_8 ),
        .I5(\add_ln36_20_reg_1677_reg[7]_i_6_n_8 ),
        .O(\add_ln36_20_reg_1677[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_70 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[1]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[1]),
        .I2(add_ln36_11_reg_1672[1]),
        .O(\add_ln36_20_reg_1677[7]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_20_reg_1677[7]_i_71 
       (.I0(mul_ln36_10_reg_1617_pp0_iter4_reg[0]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[0]),
        .I2(add_ln36_11_reg_1672[0]),
        .O(\add_ln36_20_reg_1677[7]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_72 
       (.I0(add_ln36_11_reg_1672[6]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[6]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[6]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[7]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[7]),
        .I5(add_ln36_11_reg_1672[7]),
        .O(\add_ln36_20_reg_1677[7]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_73 
       (.I0(add_ln36_11_reg_1672[5]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[5]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[5]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[6]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[6]),
        .I5(add_ln36_11_reg_1672[6]),
        .O(\add_ln36_20_reg_1677[7]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_74 
       (.I0(add_ln36_11_reg_1672[4]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[4]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[4]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[5]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[5]),
        .I5(add_ln36_11_reg_1672[5]),
        .O(\add_ln36_20_reg_1677[7]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_75 
       (.I0(add_ln36_11_reg_1672[3]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[3]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[3]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[4]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[4]),
        .I5(add_ln36_11_reg_1672[4]),
        .O(\add_ln36_20_reg_1677[7]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_76 
       (.I0(add_ln36_11_reg_1672[2]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[2]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[2]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[3]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[3]),
        .I5(add_ln36_11_reg_1672[3]),
        .O(\add_ln36_20_reg_1677[7]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_77 
       (.I0(add_ln36_11_reg_1672[1]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[1]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[1]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[2]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[2]),
        .I5(add_ln36_11_reg_1672[2]),
        .O(\add_ln36_20_reg_1677[7]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_78 
       (.I0(add_ln36_11_reg_1672[0]),
        .I1(mul_ln36_6_reg_1607_pp0_iter4_reg[0]),
        .I2(mul_ln36_10_reg_1617_pp0_iter4_reg[0]),
        .I3(mul_ln36_6_reg_1607_pp0_iter4_reg[1]),
        .I4(mul_ln36_10_reg_1617_pp0_iter4_reg[1]),
        .I5(add_ln36_11_reg_1672[1]),
        .O(\add_ln36_20_reg_1677[7]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln36_20_reg_1677[7]_i_79 
       (.I0(add_ln36_11_reg_1672[0]),
        .I1(mul_ln36_10_reg_1617_pp0_iter4_reg[0]),
        .I2(mul_ln36_6_reg_1607_pp0_iter4_reg[0]),
        .O(\add_ln36_20_reg_1677[7]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_8 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_6_n_10 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_10 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_18_n_10 ),
        .I3(\add_ln36_20_reg_1677_reg[15]_i_19_n_9 ),
        .I4(\add_ln36_20_reg_1677_reg[15]_i_18_n_9 ),
        .I5(\add_ln36_20_reg_1677_reg[7]_i_6_n_9 ),
        .O(\add_ln36_20_reg_1677[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_20_reg_1677[7]_i_9 
       (.I0(\add_ln36_20_reg_1677_reg[7]_i_6_n_11 ),
        .I1(\add_ln36_20_reg_1677_reg[15]_i_19_n_11 ),
        .I2(\add_ln36_20_reg_1677_reg[15]_i_18_n_11 ),
        .I3(\add_ln36_20_reg_1677_reg[15]_i_19_n_10 ),
        .I4(\add_ln36_20_reg_1677_reg[15]_i_18_n_10 ),
        .I5(\add_ln36_20_reg_1677_reg[7]_i_6_n_10 ),
        .O(\add_ln36_20_reg_1677[7]_i_9_n_0 ));
  FDRE \add_ln36_20_reg_1677_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[0]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[10]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[11]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[12]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[13]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[14]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[15]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[15]_i_1 
       (.CI(\add_ln36_20_reg_1677_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[15]_i_1_n_0 ,\add_ln36_20_reg_1677_reg[15]_i_1_n_1 ,\add_ln36_20_reg_1677_reg[15]_i_1_n_2 ,\add_ln36_20_reg_1677_reg[15]_i_1_n_3 ,\add_ln36_20_reg_1677_reg[15]_i_1_n_4 ,\add_ln36_20_reg_1677_reg[15]_i_1_n_5 ,\add_ln36_20_reg_1677_reg[15]_i_1_n_6 ,\add_ln36_20_reg_1677_reg[15]_i_1_n_7 }),
        .DI({\add_ln36_20_reg_1677[15]_i_2_n_0 ,\add_ln36_20_reg_1677[15]_i_3_n_0 ,\add_ln36_20_reg_1677[15]_i_4_n_0 ,\add_ln36_20_reg_1677[15]_i_5_n_0 ,\add_ln36_20_reg_1677[15]_i_6_n_0 ,\add_ln36_20_reg_1677[15]_i_7_n_0 ,\add_ln36_20_reg_1677[15]_i_8_n_0 ,\add_ln36_20_reg_1677[15]_i_9_n_0 }),
        .O(add_ln36_20_fu_1234_p2[15:8]),
        .S({\add_ln36_20_reg_1677[15]_i_10_n_0 ,\add_ln36_20_reg_1677[15]_i_11_n_0 ,\add_ln36_20_reg_1677[15]_i_12_n_0 ,\add_ln36_20_reg_1677[15]_i_13_n_0 ,\add_ln36_20_reg_1677[15]_i_14_n_0 ,\add_ln36_20_reg_1677[15]_i_15_n_0 ,\add_ln36_20_reg_1677[15]_i_16_n_0 ,\add_ln36_20_reg_1677[15]_i_17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[15]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[15]_i_18_n_0 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_1 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_2 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_3 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_4 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_5 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_6 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_7 }),
        .DI({\add_ln36_20_reg_1677[15]_i_20_n_0 ,\add_ln36_20_reg_1677[15]_i_21_n_0 ,\add_ln36_20_reg_1677[15]_i_22_n_0 ,\add_ln36_20_reg_1677[15]_i_23_n_0 ,\add_ln36_20_reg_1677[15]_i_24_n_0 ,\add_ln36_20_reg_1677[15]_i_25_n_0 ,\add_ln36_20_reg_1677[15]_i_26_n_0 ,1'b0}),
        .O({\add_ln36_20_reg_1677_reg[15]_i_18_n_8 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_9 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_10 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_11 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_12 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_13 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_14 ,\add_ln36_20_reg_1677_reg[15]_i_18_n_15 }),
        .S({\add_ln36_20_reg_1677[15]_i_27_n_0 ,\add_ln36_20_reg_1677[15]_i_28_n_0 ,\add_ln36_20_reg_1677[15]_i_29_n_0 ,\add_ln36_20_reg_1677[15]_i_30_n_0 ,\add_ln36_20_reg_1677[15]_i_31_n_0 ,\add_ln36_20_reg_1677[15]_i_32_n_0 ,\add_ln36_20_reg_1677[15]_i_33_n_0 ,\add_ln36_20_reg_1677[15]_i_34_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[15]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[15]_i_19_n_0 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_1 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_2 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_3 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_4 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_5 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_6 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_7 }),
        .DI({\add_ln36_20_reg_1677[15]_i_35_n_0 ,\add_ln36_20_reg_1677[15]_i_36_n_0 ,\add_ln36_20_reg_1677[15]_i_37_n_0 ,\add_ln36_20_reg_1677[15]_i_38_n_0 ,\add_ln36_20_reg_1677[15]_i_39_n_0 ,\add_ln36_20_reg_1677[15]_i_40_n_0 ,\add_ln36_20_reg_1677[15]_i_41_n_0 ,1'b0}),
        .O({\add_ln36_20_reg_1677_reg[15]_i_19_n_8 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_9 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_10 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_11 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_12 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_13 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_14 ,\add_ln36_20_reg_1677_reg[15]_i_19_n_15 }),
        .S({\add_ln36_20_reg_1677[15]_i_42_n_0 ,\add_ln36_20_reg_1677[15]_i_43_n_0 ,\add_ln36_20_reg_1677[15]_i_44_n_0 ,\add_ln36_20_reg_1677[15]_i_45_n_0 ,\add_ln36_20_reg_1677[15]_i_46_n_0 ,\add_ln36_20_reg_1677[15]_i_47_n_0 ,\add_ln36_20_reg_1677[15]_i_48_n_0 ,\add_ln36_20_reg_1677[15]_i_49_n_0 }));
  FDRE \add_ln36_20_reg_1677_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[16]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[17]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[18]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[19]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[1]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[20]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[21]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[22]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[23]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[23]_i_1 
       (.CI(\add_ln36_20_reg_1677_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[23]_i_1_n_0 ,\add_ln36_20_reg_1677_reg[23]_i_1_n_1 ,\add_ln36_20_reg_1677_reg[23]_i_1_n_2 ,\add_ln36_20_reg_1677_reg[23]_i_1_n_3 ,\add_ln36_20_reg_1677_reg[23]_i_1_n_4 ,\add_ln36_20_reg_1677_reg[23]_i_1_n_5 ,\add_ln36_20_reg_1677_reg[23]_i_1_n_6 ,\add_ln36_20_reg_1677_reg[23]_i_1_n_7 }),
        .DI({\add_ln36_20_reg_1677[23]_i_2_n_0 ,\add_ln36_20_reg_1677[23]_i_3_n_0 ,\add_ln36_20_reg_1677[23]_i_4_n_0 ,\add_ln36_20_reg_1677[23]_i_5_n_0 ,\add_ln36_20_reg_1677[23]_i_6_n_0 ,\add_ln36_20_reg_1677[23]_i_7_n_0 ,\add_ln36_20_reg_1677[23]_i_8_n_0 ,\add_ln36_20_reg_1677[23]_i_9_n_0 }),
        .O(add_ln36_20_fu_1234_p2[23:16]),
        .S({\add_ln36_20_reg_1677[23]_i_10_n_0 ,\add_ln36_20_reg_1677[23]_i_11_n_0 ,\add_ln36_20_reg_1677[23]_i_12_n_0 ,\add_ln36_20_reg_1677[23]_i_13_n_0 ,\add_ln36_20_reg_1677[23]_i_14_n_0 ,\add_ln36_20_reg_1677[23]_i_15_n_0 ,\add_ln36_20_reg_1677[23]_i_16_n_0 ,\add_ln36_20_reg_1677[23]_i_17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[23]_i_18 
       (.CI(\add_ln36_20_reg_1677_reg[15]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[23]_i_18_n_0 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_1 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_2 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_3 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_4 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_5 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_6 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_7 }),
        .DI({\add_ln36_20_reg_1677[23]_i_21_n_0 ,\add_ln36_20_reg_1677[23]_i_22_n_0 ,\add_ln36_20_reg_1677[23]_i_23_n_0 ,\add_ln36_20_reg_1677[23]_i_24_n_0 ,\add_ln36_20_reg_1677[23]_i_25_n_0 ,\add_ln36_20_reg_1677[23]_i_26_n_0 ,\add_ln36_20_reg_1677[23]_i_27_n_0 ,\add_ln36_20_reg_1677[23]_i_28_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[23]_i_18_n_8 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_9 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_10 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_11 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_12 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_13 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_14 ,\add_ln36_20_reg_1677_reg[23]_i_18_n_15 }),
        .S({\add_ln36_20_reg_1677[23]_i_29_n_0 ,\add_ln36_20_reg_1677[23]_i_30_n_0 ,\add_ln36_20_reg_1677[23]_i_31_n_0 ,\add_ln36_20_reg_1677[23]_i_32_n_0 ,\add_ln36_20_reg_1677[23]_i_33_n_0 ,\add_ln36_20_reg_1677[23]_i_34_n_0 ,\add_ln36_20_reg_1677[23]_i_35_n_0 ,\add_ln36_20_reg_1677[23]_i_36_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[23]_i_19 
       (.CI(\add_ln36_20_reg_1677_reg[15]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[23]_i_19_n_0 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_1 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_2 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_3 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_4 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_5 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_6 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_7 }),
        .DI({\add_ln36_20_reg_1677[23]_i_37_n_0 ,\add_ln36_20_reg_1677[23]_i_38_n_0 ,\add_ln36_20_reg_1677[23]_i_39_n_0 ,\add_ln36_20_reg_1677[23]_i_40_n_0 ,\add_ln36_20_reg_1677[23]_i_41_n_0 ,\add_ln36_20_reg_1677[23]_i_42_n_0 ,\add_ln36_20_reg_1677[23]_i_43_n_0 ,\add_ln36_20_reg_1677[23]_i_44_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[23]_i_19_n_8 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_9 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_10 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_11 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_12 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_13 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_14 ,\add_ln36_20_reg_1677_reg[23]_i_19_n_15 }),
        .S({\add_ln36_20_reg_1677[23]_i_45_n_0 ,\add_ln36_20_reg_1677[23]_i_46_n_0 ,\add_ln36_20_reg_1677[23]_i_47_n_0 ,\add_ln36_20_reg_1677[23]_i_48_n_0 ,\add_ln36_20_reg_1677[23]_i_49_n_0 ,\add_ln36_20_reg_1677[23]_i_50_n_0 ,\add_ln36_20_reg_1677[23]_i_51_n_0 ,\add_ln36_20_reg_1677[23]_i_52_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[23]_i_20 
       (.CI(\add_ln36_20_reg_1677_reg[7]_i_6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[23]_i_20_n_0 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_1 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_2 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_3 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_4 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_5 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_6 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_7 }),
        .DI({\add_ln36_20_reg_1677[23]_i_53_n_0 ,\add_ln36_20_reg_1677[23]_i_54_n_0 ,\add_ln36_20_reg_1677[23]_i_55_n_0 ,\add_ln36_20_reg_1677[23]_i_56_n_0 ,\add_ln36_20_reg_1677[23]_i_57_n_0 ,\add_ln36_20_reg_1677[23]_i_58_n_0 ,\add_ln36_20_reg_1677[23]_i_59_n_0 ,\add_ln36_20_reg_1677[23]_i_60_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[23]_i_20_n_8 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_9 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_10 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_11 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_12 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_13 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_14 ,\add_ln36_20_reg_1677_reg[23]_i_20_n_15 }),
        .S({\add_ln36_20_reg_1677[23]_i_61_n_0 ,\add_ln36_20_reg_1677[23]_i_62_n_0 ,\add_ln36_20_reg_1677[23]_i_63_n_0 ,\add_ln36_20_reg_1677[23]_i_64_n_0 ,\add_ln36_20_reg_1677[23]_i_65_n_0 ,\add_ln36_20_reg_1677[23]_i_66_n_0 ,\add_ln36_20_reg_1677[23]_i_67_n_0 ,\add_ln36_20_reg_1677[23]_i_68_n_0 }));
  FDRE \add_ln36_20_reg_1677_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[24]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[25]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[26]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[27]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[28]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[29]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[2]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[30]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[31]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_1 
       (.CI(\add_ln36_20_reg_1677_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln36_20_reg_1677_reg[31]_i_1_CO_UNCONNECTED [7],\add_ln36_20_reg_1677_reg[31]_i_1_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_1_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_1_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_1_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_1_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_1_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_1_n_7 }),
        .DI({1'b0,\add_ln36_20_reg_1677[31]_i_2_n_0 ,\add_ln36_20_reg_1677[31]_i_3_n_0 ,\add_ln36_20_reg_1677[31]_i_4_n_0 ,\add_ln36_20_reg_1677[31]_i_5_n_0 ,\add_ln36_20_reg_1677[31]_i_6_n_0 ,\add_ln36_20_reg_1677[31]_i_7_n_0 ,\add_ln36_20_reg_1677[31]_i_8_n_0 }),
        .O(add_ln36_20_fu_1234_p2[31:24]),
        .S({\add_ln36_20_reg_1677[31]_i_9_n_0 ,\add_ln36_20_reg_1677[31]_i_10_n_0 ,\add_ln36_20_reg_1677[31]_i_11_n_0 ,\add_ln36_20_reg_1677[31]_i_12_n_0 ,\add_ln36_20_reg_1677[31]_i_13_n_0 ,\add_ln36_20_reg_1677[31]_i_14_n_0 ,\add_ln36_20_reg_1677[31]_i_15_n_0 ,\add_ln36_20_reg_1677[31]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_116 
       (.CI(\add_ln36_20_reg_1677_reg[31]_i_119_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln36_20_reg_1677_reg[31]_i_116_CO_UNCONNECTED [7],\add_ln36_20_reg_1677_reg[31]_i_116_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_7 }),
        .DI({1'b0,\add_ln36_20_reg_1677[31]_i_125_n_0 ,\add_ln36_20_reg_1677[31]_i_126_n_0 ,\add_ln36_20_reg_1677[31]_i_127_n_0 ,\add_ln36_20_reg_1677[31]_i_128_n_0 ,\add_ln36_20_reg_1677[31]_i_129_n_0 ,\add_ln36_20_reg_1677[31]_i_130_n_0 ,\add_ln36_20_reg_1677[31]_i_131_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_116_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_116_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_132_n_0 ,\add_ln36_20_reg_1677[31]_i_133_n_0 ,\add_ln36_20_reg_1677[31]_i_134_n_0 ,\add_ln36_20_reg_1677[31]_i_135_n_0 ,\add_ln36_20_reg_1677[31]_i_136_n_0 ,\add_ln36_20_reg_1677[31]_i_137_n_0 ,\add_ln36_20_reg_1677[31]_i_138_n_0 ,\add_ln36_20_reg_1677[31]_i_139_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_117 
       (.CI(\add_ln36_20_reg_1677_reg[31]_i_120_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln36_20_reg_1677_reg[31]_i_117_CO_UNCONNECTED [7],\add_ln36_20_reg_1677_reg[31]_i_117_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_7 }),
        .DI({1'b0,\add_ln36_20_reg_1677[31]_i_140_n_0 ,\add_ln36_20_reg_1677[31]_i_141_n_0 ,\add_ln36_20_reg_1677[31]_i_142_n_0 ,\add_ln36_20_reg_1677[31]_i_143_n_0 ,\add_ln36_20_reg_1677[31]_i_144_n_0 ,\add_ln36_20_reg_1677[31]_i_145_n_0 ,\add_ln36_20_reg_1677[31]_i_146_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_117_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_117_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_147_n_0 ,\add_ln36_20_reg_1677[31]_i_148_n_0 ,\add_ln36_20_reg_1677[31]_i_149_n_0 ,\add_ln36_20_reg_1677[31]_i_150_n_0 ,\add_ln36_20_reg_1677[31]_i_151_n_0 ,\add_ln36_20_reg_1677[31]_i_152_n_0 ,\add_ln36_20_reg_1677[31]_i_153_n_0 ,\add_ln36_20_reg_1677[31]_i_154_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_118 
       (.CI(\add_ln36_20_reg_1677_reg[31]_i_121_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln36_20_reg_1677_reg[31]_i_118_CO_UNCONNECTED [7],\add_ln36_20_reg_1677_reg[31]_i_118_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_7 }),
        .DI({1'b0,\add_ln36_20_reg_1677[31]_i_155_n_0 ,\add_ln36_20_reg_1677[31]_i_156_n_0 ,\add_ln36_20_reg_1677[31]_i_157_n_0 ,\add_ln36_20_reg_1677[31]_i_158_n_0 ,\add_ln36_20_reg_1677[31]_i_159_n_0 ,\add_ln36_20_reg_1677[31]_i_160_n_0 ,\add_ln36_20_reg_1677[31]_i_161_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_118_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_118_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_162_n_0 ,\add_ln36_20_reg_1677[31]_i_163_n_0 ,\add_ln36_20_reg_1677[31]_i_164_n_0 ,\add_ln36_20_reg_1677[31]_i_165_n_0 ,\add_ln36_20_reg_1677[31]_i_166_n_0 ,\add_ln36_20_reg_1677[31]_i_167_n_0 ,\add_ln36_20_reg_1677[31]_i_168_n_0 ,\add_ln36_20_reg_1677[31]_i_169_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_119 
       (.CI(\add_ln36_20_reg_1677_reg[31]_i_122_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[31]_i_119_n_0 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_7 }),
        .DI({\add_ln36_20_reg_1677[31]_i_170_n_0 ,\add_ln36_20_reg_1677[31]_i_171_n_0 ,\add_ln36_20_reg_1677[31]_i_172_n_0 ,\add_ln36_20_reg_1677[31]_i_173_n_0 ,\add_ln36_20_reg_1677[31]_i_174_n_0 ,\add_ln36_20_reg_1677[31]_i_175_n_0 ,\add_ln36_20_reg_1677[31]_i_176_n_0 ,\add_ln36_20_reg_1677[31]_i_177_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_119_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_119_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_178_n_0 ,\add_ln36_20_reg_1677[31]_i_179_n_0 ,\add_ln36_20_reg_1677[31]_i_180_n_0 ,\add_ln36_20_reg_1677[31]_i_181_n_0 ,\add_ln36_20_reg_1677[31]_i_182_n_0 ,\add_ln36_20_reg_1677[31]_i_183_n_0 ,\add_ln36_20_reg_1677[31]_i_184_n_0 ,\add_ln36_20_reg_1677[31]_i_185_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_120 
       (.CI(\add_ln36_20_reg_1677_reg[31]_i_123_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[31]_i_120_n_0 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_7 }),
        .DI({\add_ln36_20_reg_1677[31]_i_186_n_0 ,\add_ln36_20_reg_1677[31]_i_187_n_0 ,\add_ln36_20_reg_1677[31]_i_188_n_0 ,\add_ln36_20_reg_1677[31]_i_189_n_0 ,\add_ln36_20_reg_1677[31]_i_190_n_0 ,\add_ln36_20_reg_1677[31]_i_191_n_0 ,\add_ln36_20_reg_1677[31]_i_192_n_0 ,\add_ln36_20_reg_1677[31]_i_193_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_120_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_120_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_194_n_0 ,\add_ln36_20_reg_1677[31]_i_195_n_0 ,\add_ln36_20_reg_1677[31]_i_196_n_0 ,\add_ln36_20_reg_1677[31]_i_197_n_0 ,\add_ln36_20_reg_1677[31]_i_198_n_0 ,\add_ln36_20_reg_1677[31]_i_199_n_0 ,\add_ln36_20_reg_1677[31]_i_200_n_0 ,\add_ln36_20_reg_1677[31]_i_201_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_121 
       (.CI(\add_ln36_20_reg_1677_reg[31]_i_124_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[31]_i_121_n_0 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_7 }),
        .DI({\add_ln36_20_reg_1677[31]_i_202_n_0 ,\add_ln36_20_reg_1677[31]_i_203_n_0 ,\add_ln36_20_reg_1677[31]_i_204_n_0 ,\add_ln36_20_reg_1677[31]_i_205_n_0 ,\add_ln36_20_reg_1677[31]_i_206_n_0 ,\add_ln36_20_reg_1677[31]_i_207_n_0 ,\add_ln36_20_reg_1677[31]_i_208_n_0 ,\add_ln36_20_reg_1677[31]_i_209_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_121_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_121_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_210_n_0 ,\add_ln36_20_reg_1677[31]_i_211_n_0 ,\add_ln36_20_reg_1677[31]_i_212_n_0 ,\add_ln36_20_reg_1677[31]_i_213_n_0 ,\add_ln36_20_reg_1677[31]_i_214_n_0 ,\add_ln36_20_reg_1677[31]_i_215_n_0 ,\add_ln36_20_reg_1677[31]_i_216_n_0 ,\add_ln36_20_reg_1677[31]_i_217_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_122 
       (.CI(\add_ln36_20_reg_1677_reg[7]_i_32_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[31]_i_122_n_0 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_7 }),
        .DI({\add_ln36_20_reg_1677[31]_i_218_n_0 ,\add_ln36_20_reg_1677[31]_i_219_n_0 ,\add_ln36_20_reg_1677[31]_i_220_n_0 ,\add_ln36_20_reg_1677[31]_i_221_n_0 ,\add_ln36_20_reg_1677[31]_i_222_n_0 ,\add_ln36_20_reg_1677[31]_i_223_n_0 ,\add_ln36_20_reg_1677[31]_i_224_n_0 ,\add_ln36_20_reg_1677[31]_i_225_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_122_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_122_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_226_n_0 ,\add_ln36_20_reg_1677[31]_i_227_n_0 ,\add_ln36_20_reg_1677[31]_i_228_n_0 ,\add_ln36_20_reg_1677[31]_i_229_n_0 ,\add_ln36_20_reg_1677[31]_i_230_n_0 ,\add_ln36_20_reg_1677[31]_i_231_n_0 ,\add_ln36_20_reg_1677[31]_i_232_n_0 ,\add_ln36_20_reg_1677[31]_i_233_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_123 
       (.CI(\add_ln36_20_reg_1677_reg[7]_i_33_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[31]_i_123_n_0 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_7 }),
        .DI({\add_ln36_20_reg_1677[31]_i_234_n_0 ,\add_ln36_20_reg_1677[31]_i_235_n_0 ,\add_ln36_20_reg_1677[31]_i_236_n_0 ,\add_ln36_20_reg_1677[31]_i_237_n_0 ,\add_ln36_20_reg_1677[31]_i_238_n_0 ,\add_ln36_20_reg_1677[31]_i_239_n_0 ,\add_ln36_20_reg_1677[31]_i_240_n_0 ,\add_ln36_20_reg_1677[31]_i_241_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_123_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_123_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_242_n_0 ,\add_ln36_20_reg_1677[31]_i_243_n_0 ,\add_ln36_20_reg_1677[31]_i_244_n_0 ,\add_ln36_20_reg_1677[31]_i_245_n_0 ,\add_ln36_20_reg_1677[31]_i_246_n_0 ,\add_ln36_20_reg_1677[31]_i_247_n_0 ,\add_ln36_20_reg_1677[31]_i_248_n_0 ,\add_ln36_20_reg_1677[31]_i_249_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_124 
       (.CI(\add_ln36_20_reg_1677_reg[7]_i_34_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[31]_i_124_n_0 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_7 }),
        .DI({\add_ln36_20_reg_1677[31]_i_250_n_0 ,\add_ln36_20_reg_1677[31]_i_251_n_0 ,\add_ln36_20_reg_1677[31]_i_252_n_0 ,\add_ln36_20_reg_1677[31]_i_253_n_0 ,\add_ln36_20_reg_1677[31]_i_254_n_0 ,\add_ln36_20_reg_1677[31]_i_255_n_0 ,\add_ln36_20_reg_1677[31]_i_256_n_0 ,\add_ln36_20_reg_1677[31]_i_257_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_124_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_124_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_258_n_0 ,\add_ln36_20_reg_1677[31]_i_259_n_0 ,\add_ln36_20_reg_1677[31]_i_260_n_0 ,\add_ln36_20_reg_1677[31]_i_261_n_0 ,\add_ln36_20_reg_1677[31]_i_262_n_0 ,\add_ln36_20_reg_1677[31]_i_263_n_0 ,\add_ln36_20_reg_1677[31]_i_264_n_0 ,\add_ln36_20_reg_1677[31]_i_265_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_17 
       (.CI(\add_ln36_20_reg_1677_reg[31]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln36_20_reg_1677_reg[31]_i_17_CO_UNCONNECTED [7],\add_ln36_20_reg_1677_reg[31]_i_17_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_7 }),
        .DI({1'b0,\add_ln36_20_reg_1677[31]_i_23_n_0 ,\add_ln36_20_reg_1677[31]_i_24_n_0 ,\add_ln36_20_reg_1677[31]_i_25_n_0 ,\add_ln36_20_reg_1677[31]_i_26_n_0 ,\add_ln36_20_reg_1677[31]_i_27_n_0 ,\add_ln36_20_reg_1677[31]_i_28_n_0 ,\add_ln36_20_reg_1677[31]_i_29_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_17_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_17_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_30_n_0 ,\add_ln36_20_reg_1677[31]_i_31_n_0 ,\add_ln36_20_reg_1677[31]_i_32_n_0 ,\add_ln36_20_reg_1677[31]_i_33_n_0 ,\add_ln36_20_reg_1677[31]_i_34_n_0 ,\add_ln36_20_reg_1677[31]_i_35_n_0 ,\add_ln36_20_reg_1677[31]_i_36_n_0 ,\add_ln36_20_reg_1677[31]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_18 
       (.CI(\add_ln36_20_reg_1677_reg[31]_i_21_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln36_20_reg_1677_reg[31]_i_18_CO_UNCONNECTED [7],\add_ln36_20_reg_1677_reg[31]_i_18_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_7 }),
        .DI({1'b0,\add_ln36_20_reg_1677[31]_i_38_n_0 ,\add_ln36_20_reg_1677[31]_i_39_n_0 ,\add_ln36_20_reg_1677[31]_i_40_n_0 ,\add_ln36_20_reg_1677[31]_i_41_n_0 ,\add_ln36_20_reg_1677[31]_i_42_n_0 ,\add_ln36_20_reg_1677[31]_i_43_n_0 ,\add_ln36_20_reg_1677[31]_i_44_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_18_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_18_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_45_n_0 ,\add_ln36_20_reg_1677[31]_i_46_n_0 ,\add_ln36_20_reg_1677[31]_i_47_n_0 ,\add_ln36_20_reg_1677[31]_i_48_n_0 ,\add_ln36_20_reg_1677[31]_i_49_n_0 ,\add_ln36_20_reg_1677[31]_i_50_n_0 ,\add_ln36_20_reg_1677[31]_i_51_n_0 ,\add_ln36_20_reg_1677[31]_i_52_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_19 
       (.CI(\add_ln36_20_reg_1677_reg[31]_i_22_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln36_20_reg_1677_reg[31]_i_19_CO_UNCONNECTED [7],\add_ln36_20_reg_1677_reg[31]_i_19_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_7 }),
        .DI({1'b0,\add_ln36_20_reg_1677[31]_i_53_n_0 ,\add_ln36_20_reg_1677[31]_i_54_n_0 ,\add_ln36_20_reg_1677[31]_i_55_n_0 ,\add_ln36_20_reg_1677[31]_i_56_n_0 ,\add_ln36_20_reg_1677[31]_i_57_n_0 ,\add_ln36_20_reg_1677[31]_i_58_n_0 ,\add_ln36_20_reg_1677[31]_i_59_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_19_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_19_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_60_n_0 ,\add_ln36_20_reg_1677[31]_i_61_n_0 ,\add_ln36_20_reg_1677[31]_i_62_n_0 ,\add_ln36_20_reg_1677[31]_i_63_n_0 ,\add_ln36_20_reg_1677[31]_i_64_n_0 ,\add_ln36_20_reg_1677[31]_i_65_n_0 ,\add_ln36_20_reg_1677[31]_i_66_n_0 ,\add_ln36_20_reg_1677[31]_i_67_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_20 
       (.CI(\add_ln36_20_reg_1677_reg[23]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[31]_i_20_n_0 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_7 }),
        .DI({\add_ln36_20_reg_1677[31]_i_68_n_0 ,\add_ln36_20_reg_1677[31]_i_69_n_0 ,\add_ln36_20_reg_1677[31]_i_70_n_0 ,\add_ln36_20_reg_1677[31]_i_71_n_0 ,\add_ln36_20_reg_1677[31]_i_72_n_0 ,\add_ln36_20_reg_1677[31]_i_73_n_0 ,\add_ln36_20_reg_1677[31]_i_74_n_0 ,\add_ln36_20_reg_1677[31]_i_75_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_20_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_20_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_76_n_0 ,\add_ln36_20_reg_1677[31]_i_77_n_0 ,\add_ln36_20_reg_1677[31]_i_78_n_0 ,\add_ln36_20_reg_1677[31]_i_79_n_0 ,\add_ln36_20_reg_1677[31]_i_80_n_0 ,\add_ln36_20_reg_1677[31]_i_81_n_0 ,\add_ln36_20_reg_1677[31]_i_82_n_0 ,\add_ln36_20_reg_1677[31]_i_83_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_21 
       (.CI(\add_ln36_20_reg_1677_reg[23]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[31]_i_21_n_0 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_7 }),
        .DI({\add_ln36_20_reg_1677[31]_i_84_n_0 ,\add_ln36_20_reg_1677[31]_i_85_n_0 ,\add_ln36_20_reg_1677[31]_i_86_n_0 ,\add_ln36_20_reg_1677[31]_i_87_n_0 ,\add_ln36_20_reg_1677[31]_i_88_n_0 ,\add_ln36_20_reg_1677[31]_i_89_n_0 ,\add_ln36_20_reg_1677[31]_i_90_n_0 ,\add_ln36_20_reg_1677[31]_i_91_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_21_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_21_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_92_n_0 ,\add_ln36_20_reg_1677[31]_i_93_n_0 ,\add_ln36_20_reg_1677[31]_i_94_n_0 ,\add_ln36_20_reg_1677[31]_i_95_n_0 ,\add_ln36_20_reg_1677[31]_i_96_n_0 ,\add_ln36_20_reg_1677[31]_i_97_n_0 ,\add_ln36_20_reg_1677[31]_i_98_n_0 ,\add_ln36_20_reg_1677[31]_i_99_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[31]_i_22 
       (.CI(\add_ln36_20_reg_1677_reg[23]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[31]_i_22_n_0 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_1 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_2 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_3 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_4 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_5 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_6 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_7 }),
        .DI({\add_ln36_20_reg_1677[31]_i_100_n_0 ,\add_ln36_20_reg_1677[31]_i_101_n_0 ,\add_ln36_20_reg_1677[31]_i_102_n_0 ,\add_ln36_20_reg_1677[31]_i_103_n_0 ,\add_ln36_20_reg_1677[31]_i_104_n_0 ,\add_ln36_20_reg_1677[31]_i_105_n_0 ,\add_ln36_20_reg_1677[31]_i_106_n_0 ,\add_ln36_20_reg_1677[31]_i_107_n_0 }),
        .O({\add_ln36_20_reg_1677_reg[31]_i_22_n_8 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_9 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_10 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_11 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_12 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_13 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_14 ,\add_ln36_20_reg_1677_reg[31]_i_22_n_15 }),
        .S({\add_ln36_20_reg_1677[31]_i_108_n_0 ,\add_ln36_20_reg_1677[31]_i_109_n_0 ,\add_ln36_20_reg_1677[31]_i_110_n_0 ,\add_ln36_20_reg_1677[31]_i_111_n_0 ,\add_ln36_20_reg_1677[31]_i_112_n_0 ,\add_ln36_20_reg_1677[31]_i_113_n_0 ,\add_ln36_20_reg_1677[31]_i_114_n_0 ,\add_ln36_20_reg_1677[31]_i_115_n_0 }));
  FDRE \add_ln36_20_reg_1677_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[3]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[4]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[5]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[6]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[7]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[7]_i_1_n_0 ,\add_ln36_20_reg_1677_reg[7]_i_1_n_1 ,\add_ln36_20_reg_1677_reg[7]_i_1_n_2 ,\add_ln36_20_reg_1677_reg[7]_i_1_n_3 ,\add_ln36_20_reg_1677_reg[7]_i_1_n_4 ,\add_ln36_20_reg_1677_reg[7]_i_1_n_5 ,\add_ln36_20_reg_1677_reg[7]_i_1_n_6 ,\add_ln36_20_reg_1677_reg[7]_i_1_n_7 }),
        .DI({\add_ln36_20_reg_1677[7]_i_2_n_0 ,\add_ln36_20_reg_1677[7]_i_3_n_0 ,\add_ln36_20_reg_1677[7]_i_4_n_0 ,\add_ln36_20_reg_1677[7]_i_5_n_0 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_12 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_13 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_14 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_15 }),
        .O(add_ln36_20_fu_1234_p2[7:0]),
        .S({\add_ln36_20_reg_1677[7]_i_7_n_0 ,\add_ln36_20_reg_1677[7]_i_8_n_0 ,\add_ln36_20_reg_1677[7]_i_9_n_0 ,\add_ln36_20_reg_1677[7]_i_10_n_0 ,\add_ln36_20_reg_1677[7]_i_11_n_0 ,\add_ln36_20_reg_1677[7]_i_12_n_0 ,\add_ln36_20_reg_1677[7]_i_13_n_0 ,\add_ln36_20_reg_1677[7]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[7]_i_32 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[7]_i_32_n_0 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_1 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_2 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_3 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_4 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_5 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_6 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_7 }),
        .DI({\add_ln36_20_reg_1677[7]_i_35_n_0 ,\add_ln36_20_reg_1677[7]_i_36_n_0 ,\add_ln36_20_reg_1677[7]_i_37_n_0 ,\add_ln36_20_reg_1677[7]_i_38_n_0 ,\add_ln36_20_reg_1677[7]_i_39_n_0 ,\add_ln36_20_reg_1677[7]_i_40_n_0 ,\add_ln36_20_reg_1677[7]_i_41_n_0 ,1'b0}),
        .O({\add_ln36_20_reg_1677_reg[7]_i_32_n_8 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_9 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_10 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_11 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_12 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_13 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_14 ,\add_ln36_20_reg_1677_reg[7]_i_32_n_15 }),
        .S({\add_ln36_20_reg_1677[7]_i_42_n_0 ,\add_ln36_20_reg_1677[7]_i_43_n_0 ,\add_ln36_20_reg_1677[7]_i_44_n_0 ,\add_ln36_20_reg_1677[7]_i_45_n_0 ,\add_ln36_20_reg_1677[7]_i_46_n_0 ,\add_ln36_20_reg_1677[7]_i_47_n_0 ,\add_ln36_20_reg_1677[7]_i_48_n_0 ,\add_ln36_20_reg_1677[7]_i_49_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[7]_i_33 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[7]_i_33_n_0 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_1 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_2 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_3 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_4 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_5 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_6 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_7 }),
        .DI({\add_ln36_20_reg_1677[7]_i_50_n_0 ,\add_ln36_20_reg_1677[7]_i_51_n_0 ,\add_ln36_20_reg_1677[7]_i_52_n_0 ,\add_ln36_20_reg_1677[7]_i_53_n_0 ,\add_ln36_20_reg_1677[7]_i_54_n_0 ,\add_ln36_20_reg_1677[7]_i_55_n_0 ,\add_ln36_20_reg_1677[7]_i_56_n_0 ,1'b0}),
        .O({\add_ln36_20_reg_1677_reg[7]_i_33_n_8 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_9 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_10 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_11 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_12 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_13 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_14 ,\add_ln36_20_reg_1677_reg[7]_i_33_n_15 }),
        .S({\add_ln36_20_reg_1677[7]_i_57_n_0 ,\add_ln36_20_reg_1677[7]_i_58_n_0 ,\add_ln36_20_reg_1677[7]_i_59_n_0 ,\add_ln36_20_reg_1677[7]_i_60_n_0 ,\add_ln36_20_reg_1677[7]_i_61_n_0 ,\add_ln36_20_reg_1677[7]_i_62_n_0 ,\add_ln36_20_reg_1677[7]_i_63_n_0 ,\add_ln36_20_reg_1677[7]_i_64_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[7]_i_34 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[7]_i_34_n_0 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_1 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_2 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_3 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_4 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_5 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_6 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_7 }),
        .DI({\add_ln36_20_reg_1677[7]_i_65_n_0 ,\add_ln36_20_reg_1677[7]_i_66_n_0 ,\add_ln36_20_reg_1677[7]_i_67_n_0 ,\add_ln36_20_reg_1677[7]_i_68_n_0 ,\add_ln36_20_reg_1677[7]_i_69_n_0 ,\add_ln36_20_reg_1677[7]_i_70_n_0 ,\add_ln36_20_reg_1677[7]_i_71_n_0 ,1'b0}),
        .O({\add_ln36_20_reg_1677_reg[7]_i_34_n_8 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_9 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_10 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_11 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_12 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_13 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_14 ,\add_ln36_20_reg_1677_reg[7]_i_34_n_15 }),
        .S({\add_ln36_20_reg_1677[7]_i_72_n_0 ,\add_ln36_20_reg_1677[7]_i_73_n_0 ,\add_ln36_20_reg_1677[7]_i_74_n_0 ,\add_ln36_20_reg_1677[7]_i_75_n_0 ,\add_ln36_20_reg_1677[7]_i_76_n_0 ,\add_ln36_20_reg_1677[7]_i_77_n_0 ,\add_ln36_20_reg_1677[7]_i_78_n_0 ,\add_ln36_20_reg_1677[7]_i_79_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln36_20_reg_1677_reg[7]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln36_20_reg_1677_reg[7]_i_6_n_0 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_1 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_2 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_3 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_4 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_5 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_6 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_7 }),
        .DI({\add_ln36_20_reg_1677[7]_i_15_n_0 ,\add_ln36_20_reg_1677[7]_i_16_n_0 ,\add_ln36_20_reg_1677[7]_i_17_n_0 ,\add_ln36_20_reg_1677[7]_i_18_n_0 ,\add_ln36_20_reg_1677[7]_i_19_n_0 ,\add_ln36_20_reg_1677[7]_i_20_n_0 ,\add_ln36_20_reg_1677[7]_i_21_n_0 ,1'b0}),
        .O({\add_ln36_20_reg_1677_reg[7]_i_6_n_8 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_9 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_10 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_11 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_12 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_13 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_14 ,\add_ln36_20_reg_1677_reg[7]_i_6_n_15 }),
        .S({\add_ln36_20_reg_1677[7]_i_22_n_0 ,\add_ln36_20_reg_1677[7]_i_23_n_0 ,\add_ln36_20_reg_1677[7]_i_24_n_0 ,\add_ln36_20_reg_1677[7]_i_25_n_0 ,\add_ln36_20_reg_1677[7]_i_26_n_0 ,\add_ln36_20_reg_1677[7]_i_27_n_0 ,\add_ln36_20_reg_1677[7]_i_28_n_0 ,\add_ln36_20_reg_1677[7]_i_29_n_0 }));
  FDRE \add_ln36_20_reg_1677_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[8]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \add_ln36_20_reg_1677_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_20_fu_1234_p2[9]),
        .Q(\add_ln36_20_reg_1677_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0),
        .Q(ap_loop_exit_ready_pp0_iter5_reg_reg__0_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe_sequential_init_16 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .E(select_ln32_reg_12650),
        .Q({Q[3:2],Q[0]}),
        .add_ln32_1_fu_616_p2(add_ln32_1_fu_616_p2),
        .add_ln33_fu_1062_p2(add_ln33_fu_1062_p2),
        .address0(address0),
        .address15(address15),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_loop_exit_ready_pp0_iter5_reg_reg__0_0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_37),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .ap_start(ap_start),
        .compute_mm_U0_ap_start(compute_mm_U0_ap_start),
        .full_n_reg(full_n_reg),
        .grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_ready(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_ready),
        .grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg(\indvar_flatten26_fu_116[8]_i_3_n_0 ),
        .indvar_flatten26_fu_116(indvar_flatten26_fu_116),
        .\indvar_flatten26_fu_116_reg[4] (\indvar_flatten26_fu_116_reg_n_0_[2] ),
        .\indvar_flatten26_fu_116_reg[4]_0 (\indvar_flatten26_fu_116_reg_n_0_[0] ),
        .\indvar_flatten26_fu_116_reg[4]_1 (\indvar_flatten26_fu_116_reg_n_0_[1] ),
        .\indvar_flatten26_fu_116_reg[4]_2 (\indvar_flatten26_fu_116_reg_n_0_[3] ),
        .\indvar_flatten26_fu_116_reg[4]_3 (\indvar_flatten26_fu_116_reg_n_0_[4] ),
        .\indvar_flatten26_fu_116_reg[5] (\indvar_flatten26_fu_116[5]_i_2_n_0 ),
        .\indvar_flatten26_fu_116_reg[5]_0 (\indvar_flatten26_fu_116_reg_n_0_[5] ),
        .\indvar_flatten26_fu_116_reg[8] (\indvar_flatten26_fu_116_reg_n_0_[7] ),
        .\indvar_flatten26_fu_116_reg[8]_0 (\indvar_flatten26_fu_116[8]_i_4_n_0 ),
        .\indvar_flatten26_fu_116_reg[8]_1 (\indvar_flatten26_fu_116_reg_n_0_[6] ),
        .\indvar_flatten26_fu_116_reg[8]_2 (\indvar_flatten26_fu_116_reg_n_0_[8] ),
        .j_fu_108(j_fu_108),
        .\j_fu_108_reg[4] (\j_fu_108_reg[4]_0 ),
        .mOutPtr0(mOutPtr0),
        .pop(pop),
        .ram0_reg_bram_0(ram0_reg_bram_0[7:4]),
        .ram0_reg_bram_0_0(\i_fu_112[0]_i_1_n_0 ),
        .ram0_reg_bram_0_1(ram0_reg_bram_0_i_48_n_0),
        .ram0_reg_bram_0_2(\i_fu_112_reg_n_0_[1] ),
        .ram0_reg_bram_0_3(\i_fu_112[2]_i_1_n_0 ),
        .ram0_reg_bram_0_4(\i_fu_112[3]_i_2_n_0 ),
        .ram0_reg_bram_0_5(\i_fu_112_reg_n_0_[2] ),
        .ram0_reg_bram_0_6(\i_fu_112_reg_n_0_[3] ),
        .start_for_compute_mm_U0_full_n(start_for_compute_mm_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    \i_fu_112[0]_i_1 
       (.I0(j_fu_108[4]),
        .I1(j_fu_108[0]),
        .I2(j_fu_108[2]),
        .I3(j_fu_108[3]),
        .I4(j_fu_108[1]),
        .I5(\i_fu_112_reg_n_0_[0] ),
        .O(\i_fu_112[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_112[1]_i_1 
       (.I0(ram0_reg_bram_0_i_48_n_0),
        .I1(\i_fu_112_reg_n_0_[1] ),
        .O(\i_fu_112[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_112[2]_i_1 
       (.I0(\i_fu_112_reg_n_0_[1] ),
        .I1(ram0_reg_bram_0_i_48_n_0),
        .I2(\i_fu_112_reg_n_0_[2] ),
        .O(\i_fu_112[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_fu_112[3]_i_2 
       (.I0(\i_fu_112_reg_n_0_[2] ),
        .I1(ram0_reg_bram_0_i_48_n_0),
        .I2(\i_fu_112_reg_n_0_[1] ),
        .I3(\i_fu_112_reg_n_0_[3] ),
        .O(\i_fu_112[3]_i_2_n_0 ));
  FDRE \i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(\i_fu_112[0]_i_1_n_0 ),
        .Q(\i_fu_112_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_37));
  FDRE \i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(\i_fu_112[1]_i_1_n_0 ),
        .Q(\i_fu_112_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_37));
  FDRE \i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(\i_fu_112[2]_i_1_n_0 ),
        .Q(\i_fu_112_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_37));
  FDRE \i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(\i_fu_112[3]_i_2_n_0 ),
        .Q(\i_fu_112_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_37));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \indvar_flatten26_fu_116[5]_i_2 
       (.I0(\indvar_flatten26_fu_116_reg_n_0_[3] ),
        .I1(\indvar_flatten26_fu_116_reg_n_0_[1] ),
        .I2(\indvar_flatten26_fu_116_reg_n_0_[0] ),
        .I3(\indvar_flatten26_fu_116_reg_n_0_[2] ),
        .I4(\indvar_flatten26_fu_116_reg_n_0_[4] ),
        .O(\indvar_flatten26_fu_116[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \indvar_flatten26_fu_116[8]_i_3 
       (.I0(\indvar_flatten26_fu_116[8]_i_5_n_0 ),
        .I1(\indvar_flatten26_fu_116_reg_n_0_[5] ),
        .I2(\indvar_flatten26_fu_116_reg_n_0_[6] ),
        .I3(\indvar_flatten26_fu_116_reg_n_0_[3] ),
        .I4(\indvar_flatten26_fu_116_reg_n_0_[4] ),
        .O(\indvar_flatten26_fu_116[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten26_fu_116[8]_i_4 
       (.I0(\indvar_flatten26_fu_116_reg_n_0_[4] ),
        .I1(\indvar_flatten26_fu_116_reg_n_0_[2] ),
        .I2(\indvar_flatten26_fu_116_reg_n_0_[0] ),
        .I3(\indvar_flatten26_fu_116_reg_n_0_[1] ),
        .I4(\indvar_flatten26_fu_116_reg_n_0_[3] ),
        .I5(\indvar_flatten26_fu_116_reg_n_0_[5] ),
        .O(\indvar_flatten26_fu_116[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \indvar_flatten26_fu_116[8]_i_5 
       (.I0(\indvar_flatten26_fu_116_reg_n_0_[0] ),
        .I1(\indvar_flatten26_fu_116_reg_n_0_[7] ),
        .I2(\indvar_flatten26_fu_116_reg_n_0_[8] ),
        .I3(\indvar_flatten26_fu_116_reg_n_0_[2] ),
        .I4(\indvar_flatten26_fu_116_reg_n_0_[1] ),
        .O(\indvar_flatten26_fu_116[8]_i_5_n_0 ));
  FDRE \indvar_flatten26_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln32_1_fu_616_p2[0]),
        .Q(\indvar_flatten26_fu_116_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten26_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln32_1_fu_616_p2[1]),
        .Q(\indvar_flatten26_fu_116_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \indvar_flatten26_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln32_1_fu_616_p2[2]),
        .Q(\indvar_flatten26_fu_116_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \indvar_flatten26_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln32_1_fu_616_p2[3]),
        .Q(\indvar_flatten26_fu_116_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \indvar_flatten26_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln32_1_fu_616_p2[4]),
        .Q(\indvar_flatten26_fu_116_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \indvar_flatten26_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln32_1_fu_616_p2[5]),
        .Q(\indvar_flatten26_fu_116_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \indvar_flatten26_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln32_1_fu_616_p2[6]),
        .Q(\indvar_flatten26_fu_116_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \indvar_flatten26_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln32_1_fu_616_p2[7]),
        .Q(\indvar_flatten26_fu_116_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \indvar_flatten26_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln32_1_fu_616_p2[8]),
        .Q(\indvar_flatten26_fu_116_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \j_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln33_fu_1062_p2[0]),
        .Q(j_fu_108[0]),
        .R(1'b0));
  FDRE \j_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln33_fu_1062_p2[1]),
        .Q(j_fu_108[1]),
        .R(1'b0));
  FDRE \j_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln33_fu_1062_p2[2]),
        .Q(j_fu_108[2]),
        .R(1'b0));
  FDRE \j_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln33_fu_1062_p2[3]),
        .Q(j_fu_108[3]),
        .R(1'b0));
  FDRE \j_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten26_fu_116),
        .D(add_ln33_fu_1062_p2[4]),
        .Q(j_fu_108[4]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U20
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P({mul_32s_32s_32_2_1_U20_n_0,mul_32s_32s_32_2_1_U20_n_1,mul_32s_32s_32_2_1_U20_n_2,mul_32s_32s_32_2_1_U20_n_3,mul_32s_32s_32_2_1_U20_n_4,mul_32s_32s_32_2_1_U20_n_5,mul_32s_32s_32_2_1_U20_n_6,mul_32s_32s_32_2_1_U20_n_7,mul_32s_32s_32_2_1_U20_n_8,mul_32s_32s_32_2_1_U20_n_9,mul_32s_32s_32_2_1_U20_n_10,mul_32s_32s_32_2_1_U20_n_11,mul_32s_32s_32_2_1_U20_n_12,mul_32s_32s_32_2_1_U20_n_13,mul_32s_32s_32_2_1_U20_n_14,mul_32s_32s_32_2_1_U20_n_15}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg(buff0_reg__1),
        .q15(q15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_17 mul_32s_32s_32_2_1_U21
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_1),
        .DSP_ALU_INST_1(DSP_ALU_INST_2),
        .P({mul_32s_32s_32_2_1_U21_n_0,mul_32s_32s_32_2_1_U21_n_1,mul_32s_32s_32_2_1_U21_n_2,mul_32s_32s_32_2_1_U21_n_3,mul_32s_32s_32_2_1_U21_n_4,mul_32s_32s_32_2_1_U21_n_5,mul_32s_32s_32_2_1_U21_n_6,mul_32s_32s_32_2_1_U21_n_7,mul_32s_32s_32_2_1_U21_n_8,mul_32s_32s_32_2_1_U21_n_9,mul_32s_32s_32_2_1_U21_n_10,mul_32s_32s_32_2_1_U21_n_11,mul_32s_32s_32_2_1_U21_n_12,mul_32s_32s_32_2_1_U21_n_13,mul_32s_32s_32_2_1_U21_n_14,mul_32s_32s_32_2_1_U21_n_15}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg(buff0_reg__1_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_18 mul_32s_32s_32_2_1_U22
       (.CEB1(CEB1),
        .P({mul_32s_32s_32_2_1_U22_n_0,mul_32s_32s_32_2_1_U22_n_1,mul_32s_32s_32_2_1_U22_n_2,mul_32s_32s_32_2_1_U22_n_3,mul_32s_32s_32_2_1_U22_n_4,mul_32s_32s_32_2_1_U22_n_5,mul_32s_32s_32_2_1_U22_n_6,mul_32s_32s_32_2_1_U22_n_7,mul_32s_32s_32_2_1_U22_n_8,mul_32s_32s_32_2_1_U22_n_9,mul_32s_32s_32_2_1_U22_n_10,mul_32s_32s_32_2_1_U22_n_11,mul_32s_32s_32_2_1_U22_n_12,mul_32s_32s_32_2_1_U22_n_13,mul_32s_32s_32_2_1_U22_n_14,mul_32s_32s_32_2_1_U22_n_15}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg(buff0_reg__1_1),
        .q11(q11),
        .q13(q13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_19 mul_32s_32s_32_2_1_U23
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_10),
        .DSP_ALU_INST_1(DSP_ALU_INST_11),
        .P({mul_32s_32s_32_2_1_U23_n_0,mul_32s_32s_32_2_1_U23_n_1,mul_32s_32s_32_2_1_U23_n_2,mul_32s_32s_32_2_1_U23_n_3,mul_32s_32s_32_2_1_U23_n_4,mul_32s_32s_32_2_1_U23_n_5,mul_32s_32s_32_2_1_U23_n_6,mul_32s_32s_32_2_1_U23_n_7,mul_32s_32s_32_2_1_U23_n_8,mul_32s_32s_32_2_1_U23_n_9,mul_32s_32s_32_2_1_U23_n_10,mul_32s_32s_32_2_1_U23_n_11,mul_32s_32s_32_2_1_U23_n_12,mul_32s_32s_32_2_1_U23_n_13,mul_32s_32s_32_2_1_U23_n_14,mul_32s_32s_32_2_1_U23_n_15}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg(buff0_reg__1_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_20 mul_32s_32s_32_2_1_U24
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_5),
        .P({mul_32s_32s_32_2_1_U24_n_0,mul_32s_32s_32_2_1_U24_n_1,mul_32s_32s_32_2_1_U24_n_2,mul_32s_32s_32_2_1_U24_n_3,mul_32s_32s_32_2_1_U24_n_4,mul_32s_32s_32_2_1_U24_n_5,mul_32s_32s_32_2_1_U24_n_6,mul_32s_32s_32_2_1_U24_n_7,mul_32s_32s_32_2_1_U24_n_8,mul_32s_32s_32_2_1_U24_n_9,mul_32s_32s_32_2_1_U24_n_10,mul_32s_32s_32_2_1_U24_n_11,mul_32s_32s_32_2_1_U24_n_12,mul_32s_32s_32_2_1_U24_n_13,mul_32s_32s_32_2_1_U24_n_14,mul_32s_32s_32_2_1_U24_n_15}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg(buff0_reg__1_3),
        .q7(q7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_21 mul_32s_32s_32_2_1_U25
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_8),
        .DSP_ALU_INST_1(DSP_ALU_INST_9),
        .P({mul_32s_32s_32_2_1_U25_n_0,mul_32s_32s_32_2_1_U25_n_1,mul_32s_32s_32_2_1_U25_n_2,mul_32s_32s_32_2_1_U25_n_3,mul_32s_32s_32_2_1_U25_n_4,mul_32s_32s_32_2_1_U25_n_5,mul_32s_32s_32_2_1_U25_n_6,mul_32s_32s_32_2_1_U25_n_7,mul_32s_32s_32_2_1_U25_n_8,mul_32s_32s_32_2_1_U25_n_9,mul_32s_32s_32_2_1_U25_n_10,mul_32s_32s_32_2_1_U25_n_11,mul_32s_32s_32_2_1_U25_n_12,mul_32s_32s_32_2_1_U25_n_13,mul_32s_32s_32_2_1_U25_n_14,mul_32s_32s_32_2_1_U25_n_15}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg(buff0_reg__1_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_22 mul_32s_32s_32_2_1_U26
       (.DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_7),
        .P({mul_32s_32s_32_2_1_U26_n_0,mul_32s_32s_32_2_1_U26_n_1,mul_32s_32s_32_2_1_U26_n_2,mul_32s_32s_32_2_1_U26_n_3,mul_32s_32s_32_2_1_U26_n_4,mul_32s_32s_32_2_1_U26_n_5,mul_32s_32s_32_2_1_U26_n_6,mul_32s_32s_32_2_1_U26_n_7,mul_32s_32s_32_2_1_U26_n_8,mul_32s_32s_32_2_1_U26_n_9,mul_32s_32s_32_2_1_U26_n_10,mul_32s_32s_32_2_1_U26_n_11,mul_32s_32s_32_2_1_U26_n_12,mul_32s_32s_32_2_1_U26_n_13,mul_32s_32s_32_2_1_U26_n_14,mul_32s_32s_32_2_1_U26_n_15}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg(buff0_reg__1_5),
        .q9(q9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_23 mul_32s_32s_32_2_1_U27
       (.D({buff0_reg__1_6,mul_32s_32s_32_2_1_U27_n_16,mul_32s_32s_32_2_1_U27_n_17,mul_32s_32s_32_2_1_U27_n_18,mul_32s_32s_32_2_1_U27_n_19,mul_32s_32s_32_2_1_U27_n_20,mul_32s_32s_32_2_1_U27_n_21,mul_32s_32s_32_2_1_U27_n_22,mul_32s_32s_32_2_1_U27_n_23,mul_32s_32s_32_2_1_U27_n_24,mul_32s_32s_32_2_1_U27_n_25,mul_32s_32s_32_2_1_U27_n_26,mul_32s_32s_32_2_1_U27_n_27,mul_32s_32s_32_2_1_U27_n_28,mul_32s_32s_32_2_1_U27_n_29,mul_32s_32s_32_2_1_U27_n_30,mul_32s_32s_32_2_1_U27_n_31}),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_14),
        .DSP_ALU_INST_1(DSP_ALU_INST_15),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_24 mul_32s_32s_32_2_1_U28
       (.D({buff0_reg__1_7,mul_32s_32s_32_2_1_U28_n_16,mul_32s_32s_32_2_1_U28_n_17,mul_32s_32s_32_2_1_U28_n_18,mul_32s_32s_32_2_1_U28_n_19,mul_32s_32s_32_2_1_U28_n_20,mul_32s_32s_32_2_1_U28_n_21,mul_32s_32s_32_2_1_U28_n_22,mul_32s_32s_32_2_1_U28_n_23,mul_32s_32s_32_2_1_U28_n_24,mul_32s_32s_32_2_1_U28_n_25,mul_32s_32s_32_2_1_U28_n_26,mul_32s_32s_32_2_1_U28_n_27,mul_32s_32s_32_2_1_U28_n_28,mul_32s_32s_32_2_1_U28_n_29,mul_32s_32s_32_2_1_U28_n_30,mul_32s_32s_32_2_1_U28_n_31}),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_12),
        .DSP_ALU_INST_1(DSP_ALU_INST_13),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_25 mul_32s_32s_32_2_1_U29
       (.CEB1(CEB1),
        .CEB2(CEB2),
        .D({buff0_reg__1_8,mul_32s_32s_32_2_1_U29_n_16,mul_32s_32s_32_2_1_U29_n_17,mul_32s_32s_32_2_1_U29_n_18,mul_32s_32s_32_2_1_U29_n_19,mul_32s_32s_32_2_1_U29_n_20,mul_32s_32s_32_2_1_U29_n_21,mul_32s_32s_32_2_1_U29_n_22,mul_32s_32s_32_2_1_U29_n_23,mul_32s_32s_32_2_1_U29_n_24,mul_32s_32s_32_2_1_U29_n_25,mul_32s_32s_32_2_1_U29_n_26,mul_32s_32s_32_2_1_U29_n_27,mul_32s_32s_32_2_1_U29_n_28,mul_32s_32s_32_2_1_U29_n_29,mul_32s_32s_32_2_1_U29_n_30,mul_32s_32s_32_2_1_U29_n_31}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .q14(q14),
        .q6(q6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_26 mul_32s_32s_32_2_1_U30
       (.CEB1(CEB1),
        .CEB2(CEB2),
        .D({buff0_reg__1_9,mul_32s_32s_32_2_1_U30_n_16,mul_32s_32s_32_2_1_U30_n_17,mul_32s_32s_32_2_1_U30_n_18,mul_32s_32s_32_2_1_U30_n_19,mul_32s_32s_32_2_1_U30_n_20,mul_32s_32s_32_2_1_U30_n_21,mul_32s_32s_32_2_1_U30_n_22,mul_32s_32s_32_2_1_U30_n_23,mul_32s_32s_32_2_1_U30_n_24,mul_32s_32s_32_2_1_U30_n_25,mul_32s_32s_32_2_1_U30_n_26,mul_32s_32s_32_2_1_U30_n_27,mul_32s_32s_32_2_1_U30_n_28,mul_32s_32s_32_2_1_U30_n_29,mul_32s_32s_32_2_1_U30_n_30,mul_32s_32s_32_2_1_U30_n_31}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .q12(q12),
        .q5(q5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_27 mul_32s_32s_32_2_1_U31
       (.CEB1(CEB1),
        .CEB2(CEB2),
        .D({buff0_reg__1_10,mul_32s_32s_32_2_1_U31_n_16,mul_32s_32s_32_2_1_U31_n_17,mul_32s_32s_32_2_1_U31_n_18,mul_32s_32s_32_2_1_U31_n_19,mul_32s_32s_32_2_1_U31_n_20,mul_32s_32s_32_2_1_U31_n_21,mul_32s_32s_32_2_1_U31_n_22,mul_32s_32s_32_2_1_U31_n_23,mul_32s_32s_32_2_1_U31_n_24,mul_32s_32s_32_2_1_U31_n_25,mul_32s_32s_32_2_1_U31_n_26,mul_32s_32s_32_2_1_U31_n_27,mul_32s_32s_32_2_1_U31_n_28,mul_32s_32s_32_2_1_U31_n_29,mul_32s_32s_32_2_1_U31_n_30,mul_32s_32s_32_2_1_U31_n_31}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .q10(q10),
        .q4(q4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_28 mul_32s_32s_32_2_1_U32
       (.CEB1(CEB1),
        .CEB2(CEB2),
        .D({buff0_reg__1_11,mul_32s_32s_32_2_1_U32_n_16,mul_32s_32s_32_2_1_U32_n_17,mul_32s_32s_32_2_1_U32_n_18,mul_32s_32s_32_2_1_U32_n_19,mul_32s_32s_32_2_1_U32_n_20,mul_32s_32s_32_2_1_U32_n_21,mul_32s_32s_32_2_1_U32_n_22,mul_32s_32s_32_2_1_U32_n_23,mul_32s_32s_32_2_1_U32_n_24,mul_32s_32s_32_2_1_U32_n_25,mul_32s_32s_32_2_1_U32_n_26,mul_32s_32s_32_2_1_U32_n_27,mul_32s_32s_32_2_1_U32_n_28,mul_32s_32s_32_2_1_U32_n_29,mul_32s_32s_32_2_1_U32_n_30,mul_32s_32s_32_2_1_U32_n_31}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .q3(q3),
        .q8(q8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_29 mul_32s_32s_32_2_1_U33
       (.CEB2(CEB2),
        .D({buff0_reg__1_12,mul_32s_32s_32_2_1_U33_n_16,mul_32s_32s_32_2_1_U33_n_17,mul_32s_32s_32_2_1_U33_n_18,mul_32s_32s_32_2_1_U33_n_19,mul_32s_32s_32_2_1_U33_n_20,mul_32s_32s_32_2_1_U33_n_21,mul_32s_32s_32_2_1_U33_n_22,mul_32s_32s_32_2_1_U33_n_23,mul_32s_32s_32_2_1_U33_n_24,mul_32s_32s_32_2_1_U33_n_25,mul_32s_32s_32_2_1_U33_n_26,mul_32s_32s_32_2_1_U33_n_27,mul_32s_32s_32_2_1_U33_n_28,mul_32s_32s_32_2_1_U33_n_29,mul_32s_32s_32_2_1_U33_n_30,mul_32s_32s_32_2_1_U33_n_31}),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_3),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .q2(q2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_30 mul_32s_32s_32_2_1_U34
       (.CEB2(CEB2),
        .D({buff0_reg__1_13,mul_32s_32s_32_2_1_U34_n_16,mul_32s_32s_32_2_1_U34_n_17,mul_32s_32s_32_2_1_U34_n_18,mul_32s_32s_32_2_1_U34_n_19,mul_32s_32s_32_2_1_U34_n_20,mul_32s_32s_32_2_1_U34_n_21,mul_32s_32s_32_2_1_U34_n_22,mul_32s_32s_32_2_1_U34_n_23,mul_32s_32s_32_2_1_U34_n_24,mul_32s_32s_32_2_1_U34_n_25,mul_32s_32s_32_2_1_U34_n_26,mul_32s_32s_32_2_1_U34_n_27,mul_32s_32s_32_2_1_U34_n_28,mul_32s_32s_32_2_1_U34_n_29,mul_32s_32s_32_2_1_U34_n_30,mul_32s_32s_32_2_1_U34_n_31}),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_4),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .q1(q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_31 mul_32s_32s_32_2_1_U35
       (.CEB2(CEB2),
        .D({buff0_reg__1_14,mul_32s_32s_32_2_1_U35_n_16,mul_32s_32s_32_2_1_U35_n_17,mul_32s_32s_32_2_1_U35_n_18,mul_32s_32s_32_2_1_U35_n_19,mul_32s_32s_32_2_1_U35_n_20,mul_32s_32s_32_2_1_U35_n_21,mul_32s_32s_32_2_1_U35_n_22,mul_32s_32s_32_2_1_U35_n_23,mul_32s_32s_32_2_1_U35_n_24,mul_32s_32s_32_2_1_U35_n_25,mul_32s_32s_32_2_1_U35_n_26,mul_32s_32s_32_2_1_U35_n_27,mul_32s_32s_32_2_1_U35_n_28,mul_32s_32s_32_2_1_U35_n_29,mul_32s_32s_32_2_1_U35_n_30,mul_32s_32s_32_2_1_U35_n_31}),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_6),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .q0(q0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[0]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[10]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[11]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[12]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[13]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[14]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[15]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[16]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[17]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[18]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[19]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[1]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[20]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[21]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[22]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[23]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[24]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[25]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[26]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[27]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[28]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[29]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[2]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[30]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_10_reg_1617[31]),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[3]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[4]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[5]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[6]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[7]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[8]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_10_reg_1617_reg[9]_srl2_n_0 ),
        .Q(mul_ln36_10_reg_1617_pp0_iter4_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[0]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_15),
        .Q(\mul_ln36_10_reg_1617_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[10]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_5),
        .Q(\mul_ln36_10_reg_1617_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[11]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_4),
        .Q(\mul_ln36_10_reg_1617_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[12]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_3),
        .Q(\mul_ln36_10_reg_1617_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[13]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_2),
        .Q(\mul_ln36_10_reg_1617_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[14]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_1),
        .Q(\mul_ln36_10_reg_1617_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[15]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_0),
        .Q(\mul_ln36_10_reg_1617_reg[15]_srl2_n_0 ));
  FDRE \mul_ln36_10_reg_1617_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[16]),
        .Q(mul_ln36_10_reg_1617[16]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[17]),
        .Q(mul_ln36_10_reg_1617[17]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[18]),
        .Q(mul_ln36_10_reg_1617[18]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[19]),
        .Q(mul_ln36_10_reg_1617[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[1]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_14),
        .Q(\mul_ln36_10_reg_1617_reg[1]_srl2_n_0 ));
  FDRE \mul_ln36_10_reg_1617_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[20]),
        .Q(mul_ln36_10_reg_1617[20]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[21]),
        .Q(mul_ln36_10_reg_1617[21]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[22]),
        .Q(mul_ln36_10_reg_1617[22]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[23]),
        .Q(mul_ln36_10_reg_1617[23]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[24]),
        .Q(mul_ln36_10_reg_1617[24]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[25]),
        .Q(mul_ln36_10_reg_1617[25]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[26]),
        .Q(mul_ln36_10_reg_1617[26]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[27]),
        .Q(mul_ln36_10_reg_1617[27]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[28]),
        .Q(mul_ln36_10_reg_1617[28]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[29]),
        .Q(mul_ln36_10_reg_1617[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[2]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_13),
        .Q(\mul_ln36_10_reg_1617_reg[2]_srl2_n_0 ));
  FDRE \mul_ln36_10_reg_1617_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[30]),
        .Q(mul_ln36_10_reg_1617[30]),
        .R(1'b0));
  FDRE \mul_ln36_10_reg_1617_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_4[31]),
        .Q(mul_ln36_10_reg_1617[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[3]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_12),
        .Q(\mul_ln36_10_reg_1617_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[4]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_11),
        .Q(\mul_ln36_10_reg_1617_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[5]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_10),
        .Q(\mul_ln36_10_reg_1617_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[6]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_9),
        .Q(\mul_ln36_10_reg_1617_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[7]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_8),
        .Q(\mul_ln36_10_reg_1617_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[8]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_7),
        .Q(\mul_ln36_10_reg_1617_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_10_reg_1617_reg[9]_srl2 " *) 
  SRL16E \mul_ln36_10_reg_1617_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U25_n_6),
        .Q(\mul_ln36_10_reg_1617_reg[9]_srl2_n_0 ));
  FDRE \mul_ln36_11_reg_1662_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_31),
        .Q(mul_ln36_11_reg_1662[0]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_21),
        .Q(mul_ln36_11_reg_1662[10]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_20),
        .Q(mul_ln36_11_reg_1662[11]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_19),
        .Q(mul_ln36_11_reg_1662[12]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_18),
        .Q(mul_ln36_11_reg_1662[13]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_17),
        .Q(mul_ln36_11_reg_1662[14]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_16),
        .Q(mul_ln36_11_reg_1662[15]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[16]),
        .Q(mul_ln36_11_reg_1662[16]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[17]),
        .Q(mul_ln36_11_reg_1662[17]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[18]),
        .Q(mul_ln36_11_reg_1662[18]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[19]),
        .Q(mul_ln36_11_reg_1662[19]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_30),
        .Q(mul_ln36_11_reg_1662[1]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[20]),
        .Q(mul_ln36_11_reg_1662[20]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[21]),
        .Q(mul_ln36_11_reg_1662[21]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[22]),
        .Q(mul_ln36_11_reg_1662[22]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[23]),
        .Q(mul_ln36_11_reg_1662[23]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[24]),
        .Q(mul_ln36_11_reg_1662[24]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[25]),
        .Q(mul_ln36_11_reg_1662[25]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[26]),
        .Q(mul_ln36_11_reg_1662[26]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[27]),
        .Q(mul_ln36_11_reg_1662[27]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[28]),
        .Q(mul_ln36_11_reg_1662[28]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[29]),
        .Q(mul_ln36_11_reg_1662[29]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_29),
        .Q(mul_ln36_11_reg_1662[2]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[30]),
        .Q(mul_ln36_11_reg_1662[30]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_13[31]),
        .Q(mul_ln36_11_reg_1662[31]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_28),
        .Q(mul_ln36_11_reg_1662[3]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_27),
        .Q(mul_ln36_11_reg_1662[4]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_26),
        .Q(mul_ln36_11_reg_1662[5]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_25),
        .Q(mul_ln36_11_reg_1662[6]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_24),
        .Q(mul_ln36_11_reg_1662[7]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_23),
        .Q(mul_ln36_11_reg_1662[8]),
        .R(1'b0));
  FDRE \mul_ln36_11_reg_1662_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U34_n_22),
        .Q(mul_ln36_11_reg_1662[9]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[0]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[10]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[11]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[12]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[13]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[14]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[15]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[16]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[17]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[18]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[19]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[1]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[20]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[21]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[22]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[23]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[24]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[25]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[26]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[27]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[28]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[29]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[2]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[30]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_12_reg_1622[31]),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[3]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[4]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[5]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[6]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[7]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[8]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_12_reg_1622_reg[9]_srl2_n_0 ),
        .Q(mul_ln36_12_reg_1622_pp0_iter4_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[0]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_15),
        .Q(\mul_ln36_12_reg_1622_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[10]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_5),
        .Q(\mul_ln36_12_reg_1622_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[11]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_4),
        .Q(\mul_ln36_12_reg_1622_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[12]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_3),
        .Q(\mul_ln36_12_reg_1622_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[13]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_2),
        .Q(\mul_ln36_12_reg_1622_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[14]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_1),
        .Q(\mul_ln36_12_reg_1622_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[15]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_0),
        .Q(\mul_ln36_12_reg_1622_reg[15]_srl2_n_0 ));
  FDRE \mul_ln36_12_reg_1622_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[16]),
        .Q(mul_ln36_12_reg_1622[16]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[17]),
        .Q(mul_ln36_12_reg_1622[17]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[18]),
        .Q(mul_ln36_12_reg_1622[18]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[19]),
        .Q(mul_ln36_12_reg_1622[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[1]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_14),
        .Q(\mul_ln36_12_reg_1622_reg[1]_srl2_n_0 ));
  FDRE \mul_ln36_12_reg_1622_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[20]),
        .Q(mul_ln36_12_reg_1622[20]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[21]),
        .Q(mul_ln36_12_reg_1622[21]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[22]),
        .Q(mul_ln36_12_reg_1622[22]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[23]),
        .Q(mul_ln36_12_reg_1622[23]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[24]),
        .Q(mul_ln36_12_reg_1622[24]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[25]),
        .Q(mul_ln36_12_reg_1622[25]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[26]),
        .Q(mul_ln36_12_reg_1622[26]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[27]),
        .Q(mul_ln36_12_reg_1622[27]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[28]),
        .Q(mul_ln36_12_reg_1622[28]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[29]),
        .Q(mul_ln36_12_reg_1622[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[2]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_13),
        .Q(\mul_ln36_12_reg_1622_reg[2]_srl2_n_0 ));
  FDRE \mul_ln36_12_reg_1622_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[30]),
        .Q(mul_ln36_12_reg_1622[30]),
        .R(1'b0));
  FDRE \mul_ln36_12_reg_1622_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_5[31]),
        .Q(mul_ln36_12_reg_1622[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[3]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_12),
        .Q(\mul_ln36_12_reg_1622_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[4]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_11),
        .Q(\mul_ln36_12_reg_1622_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[5]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_10),
        .Q(\mul_ln36_12_reg_1622_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[6]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_9),
        .Q(\mul_ln36_12_reg_1622_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[7]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_8),
        .Q(\mul_ln36_12_reg_1622_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[8]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_7),
        .Q(\mul_ln36_12_reg_1622_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_12_reg_1622_reg[9]_srl2 " *) 
  SRL16E \mul_ln36_12_reg_1622_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U26_n_6),
        .Q(\mul_ln36_12_reg_1622_reg[9]_srl2_n_0 ));
  FDRE \mul_ln36_13_reg_1667_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_31),
        .Q(mul_ln36_13_reg_1667[0]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_21),
        .Q(mul_ln36_13_reg_1667[10]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_20),
        .Q(mul_ln36_13_reg_1667[11]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_19),
        .Q(mul_ln36_13_reg_1667[12]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_18),
        .Q(mul_ln36_13_reg_1667[13]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_17),
        .Q(mul_ln36_13_reg_1667[14]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_16),
        .Q(mul_ln36_13_reg_1667[15]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[16]),
        .Q(mul_ln36_13_reg_1667[16]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[17]),
        .Q(mul_ln36_13_reg_1667[17]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[18]),
        .Q(mul_ln36_13_reg_1667[18]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[19]),
        .Q(mul_ln36_13_reg_1667[19]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_30),
        .Q(mul_ln36_13_reg_1667[1]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[20]),
        .Q(mul_ln36_13_reg_1667[20]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[21]),
        .Q(mul_ln36_13_reg_1667[21]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[22]),
        .Q(mul_ln36_13_reg_1667[22]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[23]),
        .Q(mul_ln36_13_reg_1667[23]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[24]),
        .Q(mul_ln36_13_reg_1667[24]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[25]),
        .Q(mul_ln36_13_reg_1667[25]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[26]),
        .Q(mul_ln36_13_reg_1667[26]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[27]),
        .Q(mul_ln36_13_reg_1667[27]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[28]),
        .Q(mul_ln36_13_reg_1667[28]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[29]),
        .Q(mul_ln36_13_reg_1667[29]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_29),
        .Q(mul_ln36_13_reg_1667[2]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[30]),
        .Q(mul_ln36_13_reg_1667[30]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_14[31]),
        .Q(mul_ln36_13_reg_1667[31]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_28),
        .Q(mul_ln36_13_reg_1667[3]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_27),
        .Q(mul_ln36_13_reg_1667[4]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_26),
        .Q(mul_ln36_13_reg_1667[5]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_25),
        .Q(mul_ln36_13_reg_1667[6]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_24),
        .Q(mul_ln36_13_reg_1667[7]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_23),
        .Q(mul_ln36_13_reg_1667[8]),
        .R(1'b0));
  FDRE \mul_ln36_13_reg_1667_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U35_n_22),
        .Q(mul_ln36_13_reg_1667[9]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_31),
        .Q(mul_ln36_14_reg_1627[0]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_21),
        .Q(mul_ln36_14_reg_1627[10]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_20),
        .Q(mul_ln36_14_reg_1627[11]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_19),
        .Q(mul_ln36_14_reg_1627[12]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_18),
        .Q(mul_ln36_14_reg_1627[13]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_17),
        .Q(mul_ln36_14_reg_1627[14]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_16),
        .Q(mul_ln36_14_reg_1627[15]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[16]),
        .Q(mul_ln36_14_reg_1627[16]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[17]),
        .Q(mul_ln36_14_reg_1627[17]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[18]),
        .Q(mul_ln36_14_reg_1627[18]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[19]),
        .Q(mul_ln36_14_reg_1627[19]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_30),
        .Q(mul_ln36_14_reg_1627[1]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[20]),
        .Q(mul_ln36_14_reg_1627[20]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[21]),
        .Q(mul_ln36_14_reg_1627[21]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[22]),
        .Q(mul_ln36_14_reg_1627[22]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[23]),
        .Q(mul_ln36_14_reg_1627[23]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[24]),
        .Q(mul_ln36_14_reg_1627[24]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[25]),
        .Q(mul_ln36_14_reg_1627[25]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[26]),
        .Q(mul_ln36_14_reg_1627[26]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[27]),
        .Q(mul_ln36_14_reg_1627[27]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[28]),
        .Q(mul_ln36_14_reg_1627[28]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[29]),
        .Q(mul_ln36_14_reg_1627[29]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_29),
        .Q(mul_ln36_14_reg_1627[2]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[30]),
        .Q(mul_ln36_14_reg_1627[30]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_6[31]),
        .Q(mul_ln36_14_reg_1627[31]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_28),
        .Q(mul_ln36_14_reg_1627[3]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_27),
        .Q(mul_ln36_14_reg_1627[4]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_26),
        .Q(mul_ln36_14_reg_1627[5]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_25),
        .Q(mul_ln36_14_reg_1627[6]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_24),
        .Q(mul_ln36_14_reg_1627[7]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_23),
        .Q(mul_ln36_14_reg_1627[8]),
        .R(1'b0));
  FDRE \mul_ln36_14_reg_1627_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U27_n_22),
        .Q(mul_ln36_14_reg_1627[9]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_31),
        .Q(mul_ln36_15_reg_1632[0]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_21),
        .Q(mul_ln36_15_reg_1632[10]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_20),
        .Q(mul_ln36_15_reg_1632[11]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_19),
        .Q(mul_ln36_15_reg_1632[12]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_18),
        .Q(mul_ln36_15_reg_1632[13]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_17),
        .Q(mul_ln36_15_reg_1632[14]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_16),
        .Q(mul_ln36_15_reg_1632[15]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[16]),
        .Q(mul_ln36_15_reg_1632[16]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[17]),
        .Q(mul_ln36_15_reg_1632[17]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[18]),
        .Q(mul_ln36_15_reg_1632[18]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[19]),
        .Q(mul_ln36_15_reg_1632[19]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_30),
        .Q(mul_ln36_15_reg_1632[1]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[20]),
        .Q(mul_ln36_15_reg_1632[20]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[21]),
        .Q(mul_ln36_15_reg_1632[21]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[22]),
        .Q(mul_ln36_15_reg_1632[22]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[23]),
        .Q(mul_ln36_15_reg_1632[23]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[24]),
        .Q(mul_ln36_15_reg_1632[24]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[25]),
        .Q(mul_ln36_15_reg_1632[25]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[26]),
        .Q(mul_ln36_15_reg_1632[26]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[27]),
        .Q(mul_ln36_15_reg_1632[27]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[28]),
        .Q(mul_ln36_15_reg_1632[28]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[29]),
        .Q(mul_ln36_15_reg_1632[29]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_29),
        .Q(mul_ln36_15_reg_1632[2]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[30]),
        .Q(mul_ln36_15_reg_1632[30]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_7[31]),
        .Q(mul_ln36_15_reg_1632[31]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_28),
        .Q(mul_ln36_15_reg_1632[3]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_27),
        .Q(mul_ln36_15_reg_1632[4]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_26),
        .Q(mul_ln36_15_reg_1632[5]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_25),
        .Q(mul_ln36_15_reg_1632[6]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_24),
        .Q(mul_ln36_15_reg_1632[7]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_23),
        .Q(mul_ln36_15_reg_1632[8]),
        .R(1'b0));
  FDRE \mul_ln36_15_reg_1632_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U28_n_22),
        .Q(mul_ln36_15_reg_1632[9]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_31),
        .Q(mul_ln36_1_reg_1637[0]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_21),
        .Q(mul_ln36_1_reg_1637[10]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_20),
        .Q(mul_ln36_1_reg_1637[11]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_19),
        .Q(mul_ln36_1_reg_1637[12]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_18),
        .Q(mul_ln36_1_reg_1637[13]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_17),
        .Q(mul_ln36_1_reg_1637[14]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_16),
        .Q(mul_ln36_1_reg_1637[15]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[16]),
        .Q(mul_ln36_1_reg_1637[16]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[17]),
        .Q(mul_ln36_1_reg_1637[17]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[18]),
        .Q(mul_ln36_1_reg_1637[18]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[19]),
        .Q(mul_ln36_1_reg_1637[19]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_30),
        .Q(mul_ln36_1_reg_1637[1]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[20]),
        .Q(mul_ln36_1_reg_1637[20]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[21]),
        .Q(mul_ln36_1_reg_1637[21]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[22]),
        .Q(mul_ln36_1_reg_1637[22]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[23]),
        .Q(mul_ln36_1_reg_1637[23]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[24]),
        .Q(mul_ln36_1_reg_1637[24]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[25]),
        .Q(mul_ln36_1_reg_1637[25]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[26]),
        .Q(mul_ln36_1_reg_1637[26]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[27]),
        .Q(mul_ln36_1_reg_1637[27]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[28]),
        .Q(mul_ln36_1_reg_1637[28]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[29]),
        .Q(mul_ln36_1_reg_1637[29]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_29),
        .Q(mul_ln36_1_reg_1637[2]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[30]),
        .Q(mul_ln36_1_reg_1637[30]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_8[31]),
        .Q(mul_ln36_1_reg_1637[31]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_28),
        .Q(mul_ln36_1_reg_1637[3]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_27),
        .Q(mul_ln36_1_reg_1637[4]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_26),
        .Q(mul_ln36_1_reg_1637[5]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_25),
        .Q(mul_ln36_1_reg_1637[6]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_24),
        .Q(mul_ln36_1_reg_1637[7]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_23),
        .Q(mul_ln36_1_reg_1637[8]),
        .R(1'b0));
  FDRE \mul_ln36_1_reg_1637_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U29_n_22),
        .Q(mul_ln36_1_reg_1637[9]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[0]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[10]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[11]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[12]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[13]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[14]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[15]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[16]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[17]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[18]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[19]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[1]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[20]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[21]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[22]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[23]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[24]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[25]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[26]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[27]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[28]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[29]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[2]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[30]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_2_reg_1597[31]),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[3]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[4]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[5]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[6]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[7]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[8]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_2_reg_1597_reg[9]_srl2_n_0 ),
        .Q(mul_ln36_2_reg_1597_pp0_iter4_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[0]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_15),
        .Q(\mul_ln36_2_reg_1597_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[10]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_5),
        .Q(\mul_ln36_2_reg_1597_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[11]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_4),
        .Q(\mul_ln36_2_reg_1597_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[12]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_3),
        .Q(\mul_ln36_2_reg_1597_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[13]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_2),
        .Q(\mul_ln36_2_reg_1597_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[14]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_1),
        .Q(\mul_ln36_2_reg_1597_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[15]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_0),
        .Q(\mul_ln36_2_reg_1597_reg[15]_srl2_n_0 ));
  FDRE \mul_ln36_2_reg_1597_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[16]),
        .Q(mul_ln36_2_reg_1597[16]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[17]),
        .Q(mul_ln36_2_reg_1597[17]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[18]),
        .Q(mul_ln36_2_reg_1597[18]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[19]),
        .Q(mul_ln36_2_reg_1597[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[1]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_14),
        .Q(\mul_ln36_2_reg_1597_reg[1]_srl2_n_0 ));
  FDRE \mul_ln36_2_reg_1597_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[20]),
        .Q(mul_ln36_2_reg_1597[20]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[21]),
        .Q(mul_ln36_2_reg_1597[21]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[22]),
        .Q(mul_ln36_2_reg_1597[22]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[23]),
        .Q(mul_ln36_2_reg_1597[23]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[24]),
        .Q(mul_ln36_2_reg_1597[24]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[25]),
        .Q(mul_ln36_2_reg_1597[25]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[26]),
        .Q(mul_ln36_2_reg_1597[26]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[27]),
        .Q(mul_ln36_2_reg_1597[27]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[28]),
        .Q(mul_ln36_2_reg_1597[28]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[29]),
        .Q(mul_ln36_2_reg_1597[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[2]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_13),
        .Q(\mul_ln36_2_reg_1597_reg[2]_srl2_n_0 ));
  FDRE \mul_ln36_2_reg_1597_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[30]),
        .Q(mul_ln36_2_reg_1597[30]),
        .R(1'b0));
  FDRE \mul_ln36_2_reg_1597_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_0[31]),
        .Q(mul_ln36_2_reg_1597[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[3]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_12),
        .Q(\mul_ln36_2_reg_1597_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[4]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_11),
        .Q(\mul_ln36_2_reg_1597_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[5]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_10),
        .Q(\mul_ln36_2_reg_1597_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[6]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_9),
        .Q(\mul_ln36_2_reg_1597_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[7]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_8),
        .Q(\mul_ln36_2_reg_1597_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[8]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_7),
        .Q(\mul_ln36_2_reg_1597_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_2_reg_1597_reg[9]_srl2 " *) 
  SRL16E \mul_ln36_2_reg_1597_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U21_n_6),
        .Q(\mul_ln36_2_reg_1597_reg[9]_srl2_n_0 ));
  FDRE \mul_ln36_3_reg_1642_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_31),
        .Q(mul_ln36_3_reg_1642[0]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_21),
        .Q(mul_ln36_3_reg_1642[10]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_20),
        .Q(mul_ln36_3_reg_1642[11]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_19),
        .Q(mul_ln36_3_reg_1642[12]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_18),
        .Q(mul_ln36_3_reg_1642[13]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_17),
        .Q(mul_ln36_3_reg_1642[14]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_16),
        .Q(mul_ln36_3_reg_1642[15]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[16]),
        .Q(mul_ln36_3_reg_1642[16]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[17]),
        .Q(mul_ln36_3_reg_1642[17]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[18]),
        .Q(mul_ln36_3_reg_1642[18]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[19]),
        .Q(mul_ln36_3_reg_1642[19]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_30),
        .Q(mul_ln36_3_reg_1642[1]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[20]),
        .Q(mul_ln36_3_reg_1642[20]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[21]),
        .Q(mul_ln36_3_reg_1642[21]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[22]),
        .Q(mul_ln36_3_reg_1642[22]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[23]),
        .Q(mul_ln36_3_reg_1642[23]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[24]),
        .Q(mul_ln36_3_reg_1642[24]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[25]),
        .Q(mul_ln36_3_reg_1642[25]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[26]),
        .Q(mul_ln36_3_reg_1642[26]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[27]),
        .Q(mul_ln36_3_reg_1642[27]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[28]),
        .Q(mul_ln36_3_reg_1642[28]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[29]),
        .Q(mul_ln36_3_reg_1642[29]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_29),
        .Q(mul_ln36_3_reg_1642[2]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[30]),
        .Q(mul_ln36_3_reg_1642[30]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_9[31]),
        .Q(mul_ln36_3_reg_1642[31]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_28),
        .Q(mul_ln36_3_reg_1642[3]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_27),
        .Q(mul_ln36_3_reg_1642[4]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_26),
        .Q(mul_ln36_3_reg_1642[5]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_25),
        .Q(mul_ln36_3_reg_1642[6]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_24),
        .Q(mul_ln36_3_reg_1642[7]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_23),
        .Q(mul_ln36_3_reg_1642[8]),
        .R(1'b0));
  FDRE \mul_ln36_3_reg_1642_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U30_n_22),
        .Q(mul_ln36_3_reg_1642[9]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[0]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[10]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[11]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[12]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[13]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[14]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[15]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[16]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[17]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[18]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[19]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[1]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[20]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[21]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[22]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[23]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[24]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[25]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[26]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[27]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[28]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[29]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[2]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[30]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_4_reg_1602[31]),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[3]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[4]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[5]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[6]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[7]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[8]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_4_reg_1602_reg[9]_srl2_n_0 ),
        .Q(mul_ln36_4_reg_1602_pp0_iter4_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[0]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_15),
        .Q(\mul_ln36_4_reg_1602_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[10]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_5),
        .Q(\mul_ln36_4_reg_1602_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[11]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_4),
        .Q(\mul_ln36_4_reg_1602_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[12]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_3),
        .Q(\mul_ln36_4_reg_1602_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[13]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_2),
        .Q(\mul_ln36_4_reg_1602_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[14]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_1),
        .Q(\mul_ln36_4_reg_1602_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[15]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_0),
        .Q(\mul_ln36_4_reg_1602_reg[15]_srl2_n_0 ));
  FDRE \mul_ln36_4_reg_1602_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[16]),
        .Q(mul_ln36_4_reg_1602[16]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[17]),
        .Q(mul_ln36_4_reg_1602[17]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[18]),
        .Q(mul_ln36_4_reg_1602[18]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[19]),
        .Q(mul_ln36_4_reg_1602[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[1]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_14),
        .Q(\mul_ln36_4_reg_1602_reg[1]_srl2_n_0 ));
  FDRE \mul_ln36_4_reg_1602_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[20]),
        .Q(mul_ln36_4_reg_1602[20]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[21]),
        .Q(mul_ln36_4_reg_1602[21]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[22]),
        .Q(mul_ln36_4_reg_1602[22]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[23]),
        .Q(mul_ln36_4_reg_1602[23]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[24]),
        .Q(mul_ln36_4_reg_1602[24]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[25]),
        .Q(mul_ln36_4_reg_1602[25]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[26]),
        .Q(mul_ln36_4_reg_1602[26]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[27]),
        .Q(mul_ln36_4_reg_1602[27]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[28]),
        .Q(mul_ln36_4_reg_1602[28]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[29]),
        .Q(mul_ln36_4_reg_1602[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[2]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_13),
        .Q(\mul_ln36_4_reg_1602_reg[2]_srl2_n_0 ));
  FDRE \mul_ln36_4_reg_1602_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[30]),
        .Q(mul_ln36_4_reg_1602[30]),
        .R(1'b0));
  FDRE \mul_ln36_4_reg_1602_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_1[31]),
        .Q(mul_ln36_4_reg_1602[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[3]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_12),
        .Q(\mul_ln36_4_reg_1602_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[4]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_11),
        .Q(\mul_ln36_4_reg_1602_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[5]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_10),
        .Q(\mul_ln36_4_reg_1602_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[6]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_9),
        .Q(\mul_ln36_4_reg_1602_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[7]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_8),
        .Q(\mul_ln36_4_reg_1602_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[8]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_7),
        .Q(\mul_ln36_4_reg_1602_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_4_reg_1602_reg[9]_srl2 " *) 
  SRL16E \mul_ln36_4_reg_1602_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U22_n_6),
        .Q(\mul_ln36_4_reg_1602_reg[9]_srl2_n_0 ));
  FDRE \mul_ln36_5_reg_1647_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_31),
        .Q(mul_ln36_5_reg_1647[0]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_21),
        .Q(mul_ln36_5_reg_1647[10]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_20),
        .Q(mul_ln36_5_reg_1647[11]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_19),
        .Q(mul_ln36_5_reg_1647[12]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_18),
        .Q(mul_ln36_5_reg_1647[13]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_17),
        .Q(mul_ln36_5_reg_1647[14]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_16),
        .Q(mul_ln36_5_reg_1647[15]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[16]),
        .Q(mul_ln36_5_reg_1647[16]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[17]),
        .Q(mul_ln36_5_reg_1647[17]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[18]),
        .Q(mul_ln36_5_reg_1647[18]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[19]),
        .Q(mul_ln36_5_reg_1647[19]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_30),
        .Q(mul_ln36_5_reg_1647[1]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[20]),
        .Q(mul_ln36_5_reg_1647[20]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[21]),
        .Q(mul_ln36_5_reg_1647[21]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[22]),
        .Q(mul_ln36_5_reg_1647[22]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[23]),
        .Q(mul_ln36_5_reg_1647[23]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[24]),
        .Q(mul_ln36_5_reg_1647[24]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[25]),
        .Q(mul_ln36_5_reg_1647[25]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[26]),
        .Q(mul_ln36_5_reg_1647[26]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[27]),
        .Q(mul_ln36_5_reg_1647[27]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[28]),
        .Q(mul_ln36_5_reg_1647[28]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[29]),
        .Q(mul_ln36_5_reg_1647[29]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_29),
        .Q(mul_ln36_5_reg_1647[2]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[30]),
        .Q(mul_ln36_5_reg_1647[30]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_10[31]),
        .Q(mul_ln36_5_reg_1647[31]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_28),
        .Q(mul_ln36_5_reg_1647[3]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_27),
        .Q(mul_ln36_5_reg_1647[4]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_26),
        .Q(mul_ln36_5_reg_1647[5]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_25),
        .Q(mul_ln36_5_reg_1647[6]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_24),
        .Q(mul_ln36_5_reg_1647[7]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_23),
        .Q(mul_ln36_5_reg_1647[8]),
        .R(1'b0));
  FDRE \mul_ln36_5_reg_1647_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U31_n_22),
        .Q(mul_ln36_5_reg_1647[9]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[0]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[10]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[11]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[12]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[13]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[14]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[15]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[16]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[17]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[18]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[19]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[1]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[20]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[21]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[22]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[23]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[24]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[25]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[26]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[27]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[28]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[29]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[2]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[30]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_6_reg_1607[31]),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[3]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[4]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[5]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[6]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[7]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[8]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_6_reg_1607_reg[9]_srl2_n_0 ),
        .Q(mul_ln36_6_reg_1607_pp0_iter4_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[0]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_15),
        .Q(\mul_ln36_6_reg_1607_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[10]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_5),
        .Q(\mul_ln36_6_reg_1607_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[11]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_4),
        .Q(\mul_ln36_6_reg_1607_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[12]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_3),
        .Q(\mul_ln36_6_reg_1607_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[13]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_2),
        .Q(\mul_ln36_6_reg_1607_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[14]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_1),
        .Q(\mul_ln36_6_reg_1607_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[15]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_0),
        .Q(\mul_ln36_6_reg_1607_reg[15]_srl2_n_0 ));
  FDRE \mul_ln36_6_reg_1607_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[16]),
        .Q(mul_ln36_6_reg_1607[16]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[17]),
        .Q(mul_ln36_6_reg_1607[17]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[18]),
        .Q(mul_ln36_6_reg_1607[18]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[19]),
        .Q(mul_ln36_6_reg_1607[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[1]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_14),
        .Q(\mul_ln36_6_reg_1607_reg[1]_srl2_n_0 ));
  FDRE \mul_ln36_6_reg_1607_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[20]),
        .Q(mul_ln36_6_reg_1607[20]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[21]),
        .Q(mul_ln36_6_reg_1607[21]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[22]),
        .Q(mul_ln36_6_reg_1607[22]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[23]),
        .Q(mul_ln36_6_reg_1607[23]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[24]),
        .Q(mul_ln36_6_reg_1607[24]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[25]),
        .Q(mul_ln36_6_reg_1607[25]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[26]),
        .Q(mul_ln36_6_reg_1607[26]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[27]),
        .Q(mul_ln36_6_reg_1607[27]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[28]),
        .Q(mul_ln36_6_reg_1607[28]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[29]),
        .Q(mul_ln36_6_reg_1607[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[2]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_13),
        .Q(\mul_ln36_6_reg_1607_reg[2]_srl2_n_0 ));
  FDRE \mul_ln36_6_reg_1607_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[30]),
        .Q(mul_ln36_6_reg_1607[30]),
        .R(1'b0));
  FDRE \mul_ln36_6_reg_1607_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_2[31]),
        .Q(mul_ln36_6_reg_1607[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[3]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_12),
        .Q(\mul_ln36_6_reg_1607_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[4]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_11),
        .Q(\mul_ln36_6_reg_1607_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[5]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_10),
        .Q(\mul_ln36_6_reg_1607_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[6]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_9),
        .Q(\mul_ln36_6_reg_1607_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[7]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_8),
        .Q(\mul_ln36_6_reg_1607_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[8]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_7),
        .Q(\mul_ln36_6_reg_1607_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_6_reg_1607_reg[9]_srl2 " *) 
  SRL16E \mul_ln36_6_reg_1607_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U23_n_6),
        .Q(\mul_ln36_6_reg_1607_reg[9]_srl2_n_0 ));
  FDRE \mul_ln36_7_reg_1652_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_31),
        .Q(mul_ln36_7_reg_1652[0]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_21),
        .Q(mul_ln36_7_reg_1652[10]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_20),
        .Q(mul_ln36_7_reg_1652[11]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_19),
        .Q(mul_ln36_7_reg_1652[12]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_18),
        .Q(mul_ln36_7_reg_1652[13]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_17),
        .Q(mul_ln36_7_reg_1652[14]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_16),
        .Q(mul_ln36_7_reg_1652[15]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[16]),
        .Q(mul_ln36_7_reg_1652[16]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[17]),
        .Q(mul_ln36_7_reg_1652[17]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[18]),
        .Q(mul_ln36_7_reg_1652[18]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[19]),
        .Q(mul_ln36_7_reg_1652[19]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_30),
        .Q(mul_ln36_7_reg_1652[1]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[20]),
        .Q(mul_ln36_7_reg_1652[20]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[21]),
        .Q(mul_ln36_7_reg_1652[21]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[22]),
        .Q(mul_ln36_7_reg_1652[22]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[23]),
        .Q(mul_ln36_7_reg_1652[23]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[24]),
        .Q(mul_ln36_7_reg_1652[24]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[25]),
        .Q(mul_ln36_7_reg_1652[25]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[26]),
        .Q(mul_ln36_7_reg_1652[26]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[27]),
        .Q(mul_ln36_7_reg_1652[27]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[28]),
        .Q(mul_ln36_7_reg_1652[28]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[29]),
        .Q(mul_ln36_7_reg_1652[29]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_29),
        .Q(mul_ln36_7_reg_1652[2]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[30]),
        .Q(mul_ln36_7_reg_1652[30]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_11[31]),
        .Q(mul_ln36_7_reg_1652[31]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_28),
        .Q(mul_ln36_7_reg_1652[3]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_27),
        .Q(mul_ln36_7_reg_1652[4]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_26),
        .Q(mul_ln36_7_reg_1652[5]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_25),
        .Q(mul_ln36_7_reg_1652[6]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_24),
        .Q(mul_ln36_7_reg_1652[7]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_23),
        .Q(mul_ln36_7_reg_1652[8]),
        .R(1'b0));
  FDRE \mul_ln36_7_reg_1652_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U32_n_22),
        .Q(mul_ln36_7_reg_1652[9]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[0]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[10]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[11]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[12]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[13]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[14]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[15]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[16]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[17]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[18]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[19]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[1]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[20]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[21]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[22]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[23]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[24]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[25]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[26]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[27]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[28]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[29]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[2]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[30]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_8_reg_1612[31]),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[3]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[4]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[5]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[6]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[7]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[8]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_8_reg_1612_reg[9]_srl2_n_0 ),
        .Q(mul_ln36_8_reg_1612_pp0_iter4_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[0]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_15),
        .Q(\mul_ln36_8_reg_1612_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[10]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_5),
        .Q(\mul_ln36_8_reg_1612_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[11]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_4),
        .Q(\mul_ln36_8_reg_1612_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[12]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_3),
        .Q(\mul_ln36_8_reg_1612_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[13]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_2),
        .Q(\mul_ln36_8_reg_1612_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[14]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_1),
        .Q(\mul_ln36_8_reg_1612_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[15]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_0),
        .Q(\mul_ln36_8_reg_1612_reg[15]_srl2_n_0 ));
  FDRE \mul_ln36_8_reg_1612_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[16]),
        .Q(mul_ln36_8_reg_1612[16]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[17]),
        .Q(mul_ln36_8_reg_1612[17]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[18]),
        .Q(mul_ln36_8_reg_1612[18]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[19]),
        .Q(mul_ln36_8_reg_1612[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[1]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_14),
        .Q(\mul_ln36_8_reg_1612_reg[1]_srl2_n_0 ));
  FDRE \mul_ln36_8_reg_1612_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[20]),
        .Q(mul_ln36_8_reg_1612[20]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[21]),
        .Q(mul_ln36_8_reg_1612[21]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[22]),
        .Q(mul_ln36_8_reg_1612[22]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[23]),
        .Q(mul_ln36_8_reg_1612[23]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[24]),
        .Q(mul_ln36_8_reg_1612[24]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[25]),
        .Q(mul_ln36_8_reg_1612[25]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[26]),
        .Q(mul_ln36_8_reg_1612[26]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[27]),
        .Q(mul_ln36_8_reg_1612[27]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[28]),
        .Q(mul_ln36_8_reg_1612[28]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[29]),
        .Q(mul_ln36_8_reg_1612[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[2]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_13),
        .Q(\mul_ln36_8_reg_1612_reg[2]_srl2_n_0 ));
  FDRE \mul_ln36_8_reg_1612_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[30]),
        .Q(mul_ln36_8_reg_1612[30]),
        .R(1'b0));
  FDRE \mul_ln36_8_reg_1612_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_3[31]),
        .Q(mul_ln36_8_reg_1612[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[3]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_12),
        .Q(\mul_ln36_8_reg_1612_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[4]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_11),
        .Q(\mul_ln36_8_reg_1612_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[5]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_10),
        .Q(\mul_ln36_8_reg_1612_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[6]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_9),
        .Q(\mul_ln36_8_reg_1612_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[7]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_8),
        .Q(\mul_ln36_8_reg_1612_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[8]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_7),
        .Q(\mul_ln36_8_reg_1612_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_8_reg_1612_reg[9]_srl2 " *) 
  SRL16E \mul_ln36_8_reg_1612_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U24_n_6),
        .Q(\mul_ln36_8_reg_1612_reg[9]_srl2_n_0 ));
  FDRE \mul_ln36_9_reg_1657_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_31),
        .Q(mul_ln36_9_reg_1657[0]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_21),
        .Q(mul_ln36_9_reg_1657[10]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_20),
        .Q(mul_ln36_9_reg_1657[11]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_19),
        .Q(mul_ln36_9_reg_1657[12]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_18),
        .Q(mul_ln36_9_reg_1657[13]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_17),
        .Q(mul_ln36_9_reg_1657[14]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_16),
        .Q(mul_ln36_9_reg_1657[15]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[16]),
        .Q(mul_ln36_9_reg_1657[16]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[17]),
        .Q(mul_ln36_9_reg_1657[17]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[18]),
        .Q(mul_ln36_9_reg_1657[18]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[19]),
        .Q(mul_ln36_9_reg_1657[19]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_30),
        .Q(mul_ln36_9_reg_1657[1]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[20]),
        .Q(mul_ln36_9_reg_1657[20]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[21]),
        .Q(mul_ln36_9_reg_1657[21]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[22]),
        .Q(mul_ln36_9_reg_1657[22]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[23]),
        .Q(mul_ln36_9_reg_1657[23]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[24]),
        .Q(mul_ln36_9_reg_1657[24]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[25]),
        .Q(mul_ln36_9_reg_1657[25]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[26]),
        .Q(mul_ln36_9_reg_1657[26]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[27]),
        .Q(mul_ln36_9_reg_1657[27]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[28]),
        .Q(mul_ln36_9_reg_1657[28]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[29]),
        .Q(mul_ln36_9_reg_1657[29]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_29),
        .Q(mul_ln36_9_reg_1657[2]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[30]),
        .Q(mul_ln36_9_reg_1657[30]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_12[31]),
        .Q(mul_ln36_9_reg_1657[31]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_28),
        .Q(mul_ln36_9_reg_1657[3]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_27),
        .Q(mul_ln36_9_reg_1657[4]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_26),
        .Q(mul_ln36_9_reg_1657[5]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_25),
        .Q(mul_ln36_9_reg_1657[6]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_24),
        .Q(mul_ln36_9_reg_1657[7]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_23),
        .Q(mul_ln36_9_reg_1657[8]),
        .R(1'b0));
  FDRE \mul_ln36_9_reg_1657_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U33_n_22),
        .Q(mul_ln36_9_reg_1657[9]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[0]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[10]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[11]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[12]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[13]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[14]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[15]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[16]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[17]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[18]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[19]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[1]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[20]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[21]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[22]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[23]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[24]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[25]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[26]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[27]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[28]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[29]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[2]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[30]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln36_reg_1592[31]),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[3]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[4]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[5]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[6]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[7]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[8]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln36_reg_1592_reg[9]_srl2_n_0 ),
        .Q(mul_ln36_reg_1592_pp0_iter4_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[0]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_15),
        .Q(\mul_ln36_reg_1592_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[10]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_5),
        .Q(\mul_ln36_reg_1592_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[11]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_4),
        .Q(\mul_ln36_reg_1592_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[12]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_3),
        .Q(\mul_ln36_reg_1592_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[13]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_2),
        .Q(\mul_ln36_reg_1592_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[14]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_1),
        .Q(\mul_ln36_reg_1592_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[15]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_0),
        .Q(\mul_ln36_reg_1592_reg[15]_srl2_n_0 ));
  FDRE \mul_ln36_reg_1592_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[16]),
        .Q(mul_ln36_reg_1592[16]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[17]),
        .Q(mul_ln36_reg_1592[17]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[18]),
        .Q(mul_ln36_reg_1592[18]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[19]),
        .Q(mul_ln36_reg_1592[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[1]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_14),
        .Q(\mul_ln36_reg_1592_reg[1]_srl2_n_0 ));
  FDRE \mul_ln36_reg_1592_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[20]),
        .Q(mul_ln36_reg_1592[20]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[21]),
        .Q(mul_ln36_reg_1592[21]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[22]),
        .Q(mul_ln36_reg_1592[22]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[23]),
        .Q(mul_ln36_reg_1592[23]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[24]),
        .Q(mul_ln36_reg_1592[24]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[25]),
        .Q(mul_ln36_reg_1592[25]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[26]),
        .Q(mul_ln36_reg_1592[26]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[27]),
        .Q(mul_ln36_reg_1592[27]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[28]),
        .Q(mul_ln36_reg_1592[28]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[29]),
        .Q(mul_ln36_reg_1592[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[2]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_13),
        .Q(\mul_ln36_reg_1592_reg[2]_srl2_n_0 ));
  FDRE \mul_ln36_reg_1592_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[30]),
        .Q(mul_ln36_reg_1592[30]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1592_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1[31]),
        .Q(mul_ln36_reg_1592[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[3]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_12),
        .Q(\mul_ln36_reg_1592_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[4]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_11),
        .Q(\mul_ln36_reg_1592_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[5]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_10),
        .Q(\mul_ln36_reg_1592_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[6]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_9),
        .Q(\mul_ln36_reg_1592_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[7]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_8),
        .Q(\mul_ln36_reg_1592_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[8]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_7),
        .Q(\mul_ln36_reg_1592_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg " *) 
  (* srl_name = "inst/\\compute_mm_U0/grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44/mul_ln36_reg_1592_reg[9]_srl2 " *) 
  SRL16E \mul_ln36_reg_1592_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mul_32s_32s_32_2_1_U20_n_6),
        .Q(\mul_ln36_reg_1592_reg[9]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram0_reg_bram_0_i_1
       (.I0(ce6),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(inStream1_empty_n),
        .I4(inStream2_empty_n),
        .I5(Q[3]),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__0
       (.I0(\select_ln32_reg_1265_reg[4]_1 [0]),
        .I1(Q[3]),
        .I2(ram0_reg_bram_0[0]),
        .O(\select_ln32_reg_1265_reg[4]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    ram0_reg_bram_0_i_11__0
       (.I0(\select_ln32_reg_1265_reg[4]_1 [4]),
        .O(address6));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram0_reg_bram_0_i_2
       (.I0(Q[3]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(ce6));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram0_reg_bram_0_i_48
       (.I0(j_fu_108[4]),
        .I1(j_fu_108[0]),
        .I2(j_fu_108[2]),
        .I3(j_fu_108[3]),
        .I4(j_fu_108[1]),
        .I5(\i_fu_112_reg_n_0_[0] ),
        .O(ram0_reg_bram_0_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_5__0
       (.I0(\select_ln32_reg_1265_reg[4]_1 [4]),
        .I1(Q[3]),
        .I2(ram0_reg_bram_0[5]),
        .O(\select_ln32_reg_1265_reg[4]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h74)) 
    ram0_reg_bram_0_i_6__0
       (.I0(\select_ln32_reg_1265_reg[4]_1 [4]),
        .I1(Q[3]),
        .I2(ram0_reg_bram_0[4]),
        .O(\select_ln32_reg_1265_reg[4]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_7__0
       (.I0(\select_ln32_reg_1265_reg[4]_1 [3]),
        .I1(Q[3]),
        .I2(ram0_reg_bram_0[3]),
        .O(\select_ln32_reg_1265_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_8__0
       (.I0(\select_ln32_reg_1265_reg[4]_1 [2]),
        .I1(Q[3]),
        .I2(ram0_reg_bram_0[2]),
        .O(\select_ln32_reg_1265_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__0
       (.I0(\select_ln32_reg_1265_reg[4]_1 [1]),
        .I1(Q[3]),
        .I2(ram0_reg_bram_0[1]),
        .O(\select_ln32_reg_1265_reg[4]_0 [1]));
  FDRE \select_ln32_reg_1265_reg[0] 
       (.C(ap_clk),
        .CE(select_ln32_reg_12650),
        .D(\j_fu_108_reg[4]_0 [0]),
        .Q(\select_ln32_reg_1265_reg[4]_1 [0]),
        .R(1'b0));
  FDRE \select_ln32_reg_1265_reg[1] 
       (.C(ap_clk),
        .CE(select_ln32_reg_12650),
        .D(\j_fu_108_reg[4]_0 [1]),
        .Q(\select_ln32_reg_1265_reg[4]_1 [1]),
        .R(1'b0));
  FDRE \select_ln32_reg_1265_reg[2] 
       (.C(ap_clk),
        .CE(select_ln32_reg_12650),
        .D(\j_fu_108_reg[4]_0 [2]),
        .Q(\select_ln32_reg_1265_reg[4]_1 [2]),
        .R(1'b0));
  FDRE \select_ln32_reg_1265_reg[3] 
       (.C(ap_clk),
        .CE(select_ln32_reg_12650),
        .D(\j_fu_108_reg[4]_0 [3]),
        .Q(\select_ln32_reg_1265_reg[4]_1 [3]),
        .R(1'b0));
  FDRE \select_ln32_reg_1265_reg[4] 
       (.C(ap_clk),
        .CE(select_ln32_reg_12650),
        .D(\j_fu_108_reg[4]_0 [4]),
        .Q(\select_ln32_reg_1265_reg[4]_1 [4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm_matrixA_RAM_1WNR_AUTO_1R1W
   (ce15,
    q0,
    q1,
    q2,
    q3,
    q4,
    q5,
    q6,
    q7,
    q8,
    q9,
    q10,
    q11,
    q12,
    q13,
    q14,
    q15,
    Q,
    ap_block_pp0_stage0_subdone,
    grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg,
    ap_clk,
    WEBWE,
    address0,
    address15,
    d0,
    WEA);
  output ce15;
  output [31:0]q0;
  output [31:0]q1;
  output [31:0]q2;
  output [31:0]q3;
  output [31:0]q4;
  output [31:0]q5;
  output [31:0]q6;
  output [31:0]q7;
  output [31:0]q8;
  output [31:0]q9;
  output [31:0]q10;
  output [31:0]q11;
  output [31:0]q12;
  output [31:0]q13;
  output [31:0]q14;
  output [31:0]q15;
  input [0:0]Q;
  input ap_block_pp0_stage0_subdone;
  input grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg;
  input ap_clk;
  input [0:0]WEBWE;
  input [7:0]address0;
  input [3:0]address15;
  input [31:0]d0;
  input [0:0]WEA;

  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [7:0]address0;
  wire [3:0]address15;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ce15;
  wire [31:0]d0;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg;
  wire [31:0]q0;
  wire [31:0]q1;
  wire [31:0]q10;
  wire [31:0]q11;
  wire [31:0]q12;
  wire [31:0]q13;
  wire [31:0]q14;
  wire [31:0]q15;
  wire [31:0]q2;
  wire [31:0]q3;
  wire [31:0]q4;
  wire [31:0]q5;
  wire [31:0]q6;
  wire [31:0]q7;
  wire [31:0]q8;
  wire [31:0]q9;
  wire NLW_ram0_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram0_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram0_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram0_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram0_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram0_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram10_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram10_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram10_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram10_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram11_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram11_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram11_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram11_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram12_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram12_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram12_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram12_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram13_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram13_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram13_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram13_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram14_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram14_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram14_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram14_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram2_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram2_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram2_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram2_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram3_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram3_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram3_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram3_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram4_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram4_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram4_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram4_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram5_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram5_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram5_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram5_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram6_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram6_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram6_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram6_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram7_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram7_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram7_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram7_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram8_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram8_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram8_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram8_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram9_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram9_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram9_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram9_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,address15,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram0_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram0_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram0_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(d0),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(q0),
        .DOUTBDOUT(q1),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram0_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEBWE),
        .ENBWREN(ce15),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram0_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram0_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram0_reg_bram_0_i_2__0
       (.I0(Q),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .O(ce15));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram10_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram10_reg
       (.ADDRARDADDR({1'b1,address15,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram10_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram10_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram10_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram10_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram10_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram10_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram10_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram10_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q11[15:0]),
        .DOUTBDOUT(q11[31:16]),
        .DOUTPADOUTP(NLW_ram10_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram10_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram11_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram11_reg
       (.ADDRARDADDR({1'b1,address15,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram11_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram11_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram11_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram11_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram11_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram11_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram11_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram11_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q12[15:0]),
        .DOUTBDOUT(q12[31:16]),
        .DOUTPADOUTP(NLW_ram11_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram11_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram12_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram12_reg
       (.ADDRARDADDR({1'b1,address15,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram12_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram12_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram12_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram12_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram12_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram12_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram12_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram12_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q13[15:0]),
        .DOUTBDOUT(q13[31:16]),
        .DOUTPADOUTP(NLW_ram12_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram12_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram13_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram13_reg
       (.ADDRARDADDR({1'b1,address15,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram13_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram13_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram13_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram13_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram13_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram13_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram13_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram13_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q14[15:0]),
        .DOUTBDOUT(q14[31:16]),
        .DOUTPADOUTP(NLW_ram13_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram13_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram14_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram14_reg
       (.ADDRARDADDR({1'b1,address15,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram14_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram14_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram14_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram14_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram14_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram14_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram14_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram14_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q15[15:0]),
        .DOUTBDOUT(q15[31:16]),
        .DOUTPADOUTP(NLW_ram14_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram14_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,address15,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram1_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram1_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram1_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram1_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q2[15:0]),
        .DOUTBDOUT(q2[31:16]),
        .DOUTPADOUTP(NLW_ram1_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram2_reg
       (.ADDRARDADDR({1'b1,address15,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram2_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram2_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram2_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram2_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram2_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram2_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram2_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram2_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q3[15:0]),
        .DOUTBDOUT(q3[31:16]),
        .DOUTPADOUTP(NLW_ram2_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram2_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram3_reg
       (.ADDRARDADDR({1'b1,address15,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram3_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram3_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram3_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram3_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram3_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram3_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram3_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram3_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q4[15:0]),
        .DOUTBDOUT(q4[31:16]),
        .DOUTPADOUTP(NLW_ram3_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram3_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram4_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram4_reg
       (.ADDRARDADDR({1'b1,address15,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram4_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram4_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram4_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram4_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram4_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram4_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram4_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram4_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q5[15:0]),
        .DOUTBDOUT(q5[31:16]),
        .DOUTPADOUTP(NLW_ram4_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram4_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram5_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram5_reg
       (.ADDRARDADDR({1'b1,address15,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram5_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram5_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram5_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram5_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram5_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram5_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram5_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram5_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q6[15:0]),
        .DOUTBDOUT(q6[31:16]),
        .DOUTPADOUTP(NLW_ram5_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram5_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram6_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram6_reg
       (.ADDRARDADDR({1'b1,address15,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram6_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram6_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram6_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram6_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram6_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram6_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram6_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram6_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q7[15:0]),
        .DOUTBDOUT(q7[31:16]),
        .DOUTPADOUTP(NLW_ram6_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram6_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram7_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram7_reg
       (.ADDRARDADDR({1'b1,address15,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram7_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram7_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram7_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram7_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram7_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram7_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram7_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram7_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q8[15:0]),
        .DOUTBDOUT(q8[31:16]),
        .DOUTPADOUTP(NLW_ram7_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram7_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram8_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram8_reg
       (.ADDRARDADDR({1'b1,address15,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram8_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram8_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram8_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram8_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram8_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram8_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram8_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram8_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q9[15:0]),
        .DOUTBDOUT(q9[31:16]),
        .DOUTPADOUTP(NLW_ram8_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram8_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixA_U/ram9_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram9_reg
       (.ADDRARDADDR({1'b1,address15,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram9_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram9_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram9_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram9_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram9_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram9_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram9_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram9_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(d0[15:0]),
        .DINBDIN(d0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q10[15:0]),
        .DOUTBDOUT(q10[31:16]),
        .DOUTPADOUTP(NLW_ram9_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram9_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "mmul_compute_mm_matrixA_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_compute_mm_matrixA_RAM_1WNR_AUTO_1R1W_15
   (q0,
    q1,
    q2,
    q3,
    q4,
    q5,
    q6,
    q7,
    q8,
    q9,
    q10,
    q11,
    q12,
    q13,
    q14,
    q15,
    ap_clk,
    WEBWE,
    ce6,
    address0,
    address6,
    ram14_reg_0,
    WEA,
    ce15,
    ADDRARDADDR,
    address15);
  output [31:0]q0;
  output [31:0]q1;
  output [31:0]q2;
  output [31:0]q3;
  output [31:0]q4;
  output [31:0]q5;
  output [31:0]q6;
  output [31:0]q7;
  output [31:0]q8;
  output [31:0]q9;
  output [31:0]q10;
  output [31:0]q11;
  output [31:0]q12;
  output [31:0]q13;
  output [31:0]q14;
  output [31:0]q15;
  input ap_clk;
  input [0:0]WEBWE;
  input ce6;
  input [7:0]address0;
  input [5:0]address6;
  input [31:0]ram14_reg_0;
  input [0:0]WEA;
  input ce15;
  input [4:0]ADDRARDADDR;
  input [0:0]address15;

  wire [4:0]ADDRARDADDR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [7:0]address0;
  wire [0:0]address15;
  wire [5:0]address6;
  wire ap_clk;
  wire ce15;
  wire ce6;
  wire [31:0]q0;
  wire [31:0]q1;
  wire [31:0]q10;
  wire [31:0]q11;
  wire [31:0]q12;
  wire [31:0]q13;
  wire [31:0]q14;
  wire [31:0]q15;
  wire [31:0]q2;
  wire [31:0]q3;
  wire [31:0]q4;
  wire [31:0]q5;
  wire [31:0]q6;
  wire [31:0]q7;
  wire [31:0]q8;
  wire [31:0]q9;
  wire [31:0]ram14_reg_0;
  wire NLW_ram0_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram0_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram0_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram0_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram0_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram0_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram10_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram10_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram10_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram10_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram10_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram11_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram11_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram11_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram11_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram11_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram12_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram12_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram12_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram12_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram12_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram13_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram13_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram13_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram13_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram13_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram14_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram14_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram14_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram14_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram14_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram2_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram2_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram2_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram2_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram3_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram3_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram3_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram3_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram4_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram4_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram4_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram4_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram5_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram5_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram5_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram5_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram6_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram6_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram6_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram6_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram7_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram7_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram7_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram7_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram8_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram8_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram8_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram8_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram9_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_ram9_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_ram9_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram9_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram9_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,address6[5:4],address6[4:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram0_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram0_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram0_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(ram14_reg_0),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(q0),
        .DOUTBDOUT(q1),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram0_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEBWE),
        .ENBWREN(ce6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram0_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram0_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram10_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram10_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b0,1'b0,address15,ADDRARDADDR[3:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram10_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram10_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram10_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram10_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram10_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram10_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram10_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram10_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q11[15:0]),
        .DOUTBDOUT(q11[31:16]),
        .DOUTPADOUTP(NLW_ram10_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram10_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram11_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram11_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b1,1'b1,address15,ADDRARDADDR[3:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram11_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram11_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram11_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram11_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram11_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram11_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram11_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram11_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q12[15:0]),
        .DOUTBDOUT(q12[31:16]),
        .DOUTPADOUTP(NLW_ram11_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram11_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram12_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram12_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b1,1'b0,address15,ADDRARDADDR[3:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram12_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram12_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram12_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram12_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram12_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram12_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram12_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram12_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q13[15:0]),
        .DOUTBDOUT(q13[31:16]),
        .DOUTPADOUTP(NLW_ram12_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram12_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram13_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram13_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b1,address15,ADDRARDADDR[3:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram13_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram13_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram13_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram13_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram13_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram13_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram13_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram13_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q14[15:0]),
        .DOUTBDOUT(q14[31:16]),
        .DOUTPADOUTP(NLW_ram13_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram13_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram14_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram14_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,address15,ADDRARDADDR[3:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram14_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram14_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram14_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram14_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram14_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram14_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram14_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram14_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q15[15:0]),
        .DOUTBDOUT(q15[31:16]),
        .DOUTPADOUTP(NLW_ram14_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram14_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b0,address6,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram1_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram1_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram1_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram1_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q2[15:0]),
        .DOUTBDOUT(q2[31:16]),
        .DOUTPADOUTP(NLW_ram1_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram2_reg
       (.ADDRARDADDR({1'b1,address6[5:4],address6[4],address6[4:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram2_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram2_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram2_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram2_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram2_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram2_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram2_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram2_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q3[15:0]),
        .DOUTBDOUT(q3[31:16]),
        .DOUTPADOUTP(NLW_ram2_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram2_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram3_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b1,address6,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram3_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram3_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram3_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram3_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram3_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram3_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram3_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram3_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q4[15:0]),
        .DOUTBDOUT(q4[31:16]),
        .DOUTPADOUTP(NLW_ram3_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram3_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram4_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram4_reg
       (.ADDRARDADDR({1'b1,1'b0,address6[5:4],address6[4:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram4_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram4_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram4_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram4_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram4_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram4_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram4_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram4_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q5[15:0]),
        .DOUTBDOUT(q5[31:16]),
        .DOUTPADOUTP(NLW_ram4_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram4_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram5_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram5_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,address6,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram5_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram5_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram5_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram5_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram5_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram5_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram5_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram5_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q6[15:0]),
        .DOUTBDOUT(q6[31:16]),
        .DOUTPADOUTP(NLW_ram5_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram5_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram6_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram6_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR[4],ADDRARDADDR[4],ADDRARDADDR[4],ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram6_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram6_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram6_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram6_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram6_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram6_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram6_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram6_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q7[15:0]),
        .DOUTBDOUT(q7[31:16]),
        .DOUTPADOUTP(NLW_ram6_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram6_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram7_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram7_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,address15,ADDRARDADDR[3:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram7_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram7_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram7_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram7_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram7_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram7_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram7_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram7_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q8[15:0]),
        .DOUTBDOUT(q8[31:16]),
        .DOUTPADOUTP(NLW_ram7_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram7_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram8_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram8_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b0,address15,ADDRARDADDR[3:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram8_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram8_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram8_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram8_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram8_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram8_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram8_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram8_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q9[15:0]),
        .DOUTBDOUT(q9[31:16]),
        .DOUTPADOUTP(NLW_ram8_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram8_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/compute_mm_U0/matrixB_U/ram9_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram9_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b0,1'b1,address15,ADDRARDADDR[3:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_ram9_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_ram9_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_ram9_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_ram9_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram9_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram9_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram9_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram9_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram14_reg_0[15:0]),
        .DINBDIN(ram14_reg_0[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q10[15:0]),
        .DOUTBDOUT(q10[31:16]),
        .DOUTPADOUTP(NLW_ram9_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram9_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce15),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_control_s_axi
   (I_ARADDR,
    CO,
    S,
    ap_start,
    size,
    DI,
    \int_size_reg[30]_0 ,
    ap_rst_n_inv_reg,
    ap_sync_entry_proc_U0_ap_ready,
    push,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    E,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    in2,
    out_r,
    s_axi_control_RDATA,
    interrupt,
    gmem0_ARREADY,
    Q,
    ap_sync_reg_read_input_1_U0_ap_ready,
    ap_loop_init,
    \icmp_ln12_1_reg_201_reg[0] ,
    ap_rst_n_inv,
    ap_done_reg,
    gmem0_BVALID,
    ap_done_reg_reg,
    ap_sync_reg_entry_proc_U0_ap_ready,
    start_once_reg,
    start_for_write_result_U0_full_n,
    out_r_c_full_n,
    \mOutPtr_reg[1] ,
    start_for_compute_mm_U0_full_n,
    start_once_reg_0,
    pop,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_AWADDR,
    ap_sync_ready,
    s_axi_control_WDATA,
    write_result_U0_m_axi_gmem0_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY,
    ap_idle);
  output [61:0]I_ARADDR;
  output [0:0]CO;
  output [0:0]S;
  output ap_start;
  output [31:0]size;
  output [0:0]DI;
  output [0:0]\int_size_reg[30]_0 ;
  output ap_rst_n_inv_reg;
  output ap_sync_entry_proc_U0_ap_ready;
  output push;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output [0:0]E;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [61:0]in2;
  output [61:0]out_r;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input gmem0_ARREADY;
  input [0:0]Q;
  input ap_sync_reg_read_input_1_U0_ap_ready;
  input ap_loop_init;
  input [0:0]\icmp_ln12_1_reg_201_reg[0] ;
  input ap_rst_n_inv;
  input ap_done_reg;
  input gmem0_BVALID;
  input [0:0]ap_done_reg_reg;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input start_once_reg;
  input start_for_write_result_U0_full_n;
  input out_r_c_full_n;
  input \mOutPtr_reg[1] ;
  input start_for_compute_mm_U0_full_n;
  input start_once_reg_0;
  input pop;
  input s_axi_control_WVALID;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input ap_sync_ready;
  input [31:0]s_axi_control_WDATA;
  input write_result_U0_m_axi_gmem0_BREADY;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;
  input ap_idle;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [61:0]I_ARADDR;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_done_reg;
  wire [0:0]ap_done_reg_reg;
  wire ap_idle;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_start;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_read_input_1_U0_ap_ready;
  wire ar_hs;
  wire auto_restart_done_i_1_n_0;
  wire auto_restart_done_reg_n_0;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire \empty_33_reg_140[30]_i_10_n_0 ;
  wire \empty_33_reg_140[30]_i_11_n_0 ;
  wire \empty_33_reg_140[30]_i_12_n_0 ;
  wire \empty_33_reg_140[30]_i_13_n_0 ;
  wire \empty_33_reg_140[30]_i_14_n_0 ;
  wire \empty_33_reg_140[30]_i_15_n_0 ;
  wire \empty_33_reg_140[30]_i_16_n_0 ;
  wire \empty_33_reg_140[30]_i_17_n_0 ;
  wire \empty_33_reg_140[30]_i_18_n_0 ;
  wire \empty_33_reg_140[30]_i_19_n_0 ;
  wire \empty_33_reg_140[30]_i_20_n_0 ;
  wire \empty_33_reg_140[30]_i_21_n_0 ;
  wire \empty_33_reg_140[30]_i_22_n_0 ;
  wire \empty_33_reg_140[30]_i_23_n_0 ;
  wire \empty_33_reg_140[30]_i_24_n_0 ;
  wire \empty_33_reg_140[30]_i_25_n_0 ;
  wire \empty_33_reg_140[30]_i_26_n_0 ;
  wire \empty_33_reg_140[30]_i_27_n_0 ;
  wire \empty_33_reg_140[30]_i_28_n_0 ;
  wire \empty_33_reg_140[30]_i_29_n_0 ;
  wire \empty_33_reg_140[30]_i_30_n_0 ;
  wire \empty_33_reg_140[30]_i_31_n_0 ;
  wire \empty_33_reg_140[30]_i_32_n_0 ;
  wire \empty_33_reg_140[30]_i_33_n_0 ;
  wire \empty_33_reg_140[30]_i_34_n_0 ;
  wire \empty_33_reg_140[30]_i_35_n_0 ;
  wire \empty_33_reg_140[30]_i_36_n_0 ;
  wire \empty_33_reg_140[30]_i_5_n_0 ;
  wire \empty_33_reg_140[30]_i_6_n_0 ;
  wire \empty_33_reg_140[30]_i_7_n_0 ;
  wire \empty_33_reg_140[30]_i_8_n_0 ;
  wire \empty_33_reg_140[30]_i_9_n_0 ;
  wire \empty_33_reg_140_reg[30]_i_3_n_1 ;
  wire \empty_33_reg_140_reg[30]_i_3_n_2 ;
  wire \empty_33_reg_140_reg[30]_i_3_n_3 ;
  wire \empty_33_reg_140_reg[30]_i_3_n_4 ;
  wire \empty_33_reg_140_reg[30]_i_3_n_5 ;
  wire \empty_33_reg_140_reg[30]_i_3_n_6 ;
  wire \empty_33_reg_140_reg[30]_i_3_n_7 ;
  wire \empty_33_reg_140_reg[30]_i_4_n_0 ;
  wire \empty_33_reg_140_reg[30]_i_4_n_1 ;
  wire \empty_33_reg_140_reg[30]_i_4_n_2 ;
  wire \empty_33_reg_140_reg[30]_i_4_n_3 ;
  wire \empty_33_reg_140_reg[30]_i_4_n_4 ;
  wire \empty_33_reg_140_reg[30]_i_4_n_5 ;
  wire \empty_33_reg_140_reg[30]_i_4_n_6 ;
  wire \empty_33_reg_140_reg[30]_i_4_n_7 ;
  wire gmem0_ARREADY;
  wire gmem0_BVALID;
  wire [0:0]\icmp_ln12_1_reg_201_reg[0] ;
  wire [63:2]in1;
  wire [61:0]in2;
  wire int_ap_continue0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_i_2_n_0;
  wire int_ap_ready_i_3_n_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_in1[31]_i_1_n_0 ;
  wire \int_in1[63]_i_1_n_0 ;
  wire [31:0]int_in1_reg0;
  wire [31:0]int_in1_reg06_out;
  wire \int_in1_reg_n_0_[0] ;
  wire \int_in1_reg_n_0_[1] ;
  wire \int_in2[31]_i_1_n_0 ;
  wire \int_in2[63]_i_1_n_0 ;
  wire [31:0]int_in2_reg0;
  wire [31:0]int_in2_reg03_out;
  wire \int_in2_reg_n_0_[0] ;
  wire \int_in2_reg_n_0_[1] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire \int_out_r[31]_i_1_n_0 ;
  wire \int_out_r[63]_i_1_n_0 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg01_out;
  wire \int_out_r_reg_n_0_[0] ;
  wire \int_out_r_reg_n_0_[1] ;
  wire [31:0]int_size0;
  wire \int_size[31]_i_1_n_0 ;
  wire [0:0]\int_size_reg[30]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire interrupt;
  wire \mOutPtr_reg[1] ;
  wire [61:0]out_r;
  wire out_r_c_full_n;
  wire p_0_in;
  wire [7:2]p_7_in;
  wire pop;
  wire push;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]size;
  wire start_for_compute_mm_U0_full_n;
  wire start_for_write_result_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire write_result_U0_m_axi_gmem0_BREADY;
  wire \zext_ln12_reg_196[30]_i_10_n_0 ;
  wire \zext_ln12_reg_196[30]_i_11_n_0 ;
  wire \zext_ln12_reg_196[30]_i_12_n_0 ;
  wire \zext_ln12_reg_196[30]_i_13_n_0 ;
  wire \zext_ln12_reg_196[30]_i_14_n_0 ;
  wire \zext_ln12_reg_196[30]_i_15_n_0 ;
  wire \zext_ln12_reg_196[30]_i_16_n_0 ;
  wire \zext_ln12_reg_196[30]_i_17_n_0 ;
  wire \zext_ln12_reg_196[30]_i_18_n_0 ;
  wire \zext_ln12_reg_196[30]_i_19_n_0 ;
  wire \zext_ln12_reg_196[30]_i_20_n_0 ;
  wire \zext_ln12_reg_196[30]_i_21_n_0 ;
  wire \zext_ln12_reg_196[30]_i_22_n_0 ;
  wire \zext_ln12_reg_196[30]_i_23_n_0 ;
  wire \zext_ln12_reg_196[30]_i_24_n_0 ;
  wire \zext_ln12_reg_196[30]_i_25_n_0 ;
  wire \zext_ln12_reg_196[30]_i_26_n_0 ;
  wire \zext_ln12_reg_196[30]_i_27_n_0 ;
  wire \zext_ln12_reg_196[30]_i_28_n_0 ;
  wire \zext_ln12_reg_196[30]_i_29_n_0 ;
  wire \zext_ln12_reg_196[30]_i_30_n_0 ;
  wire \zext_ln12_reg_196[30]_i_31_n_0 ;
  wire \zext_ln12_reg_196[30]_i_32_n_0 ;
  wire \zext_ln12_reg_196[30]_i_33_n_0 ;
  wire \zext_ln12_reg_196[30]_i_34_n_0 ;
  wire \zext_ln12_reg_196[30]_i_35_n_0 ;
  wire \zext_ln12_reg_196[30]_i_4_n_0 ;
  wire \zext_ln12_reg_196[30]_i_5_n_0 ;
  wire \zext_ln12_reg_196[30]_i_6_n_0 ;
  wire \zext_ln12_reg_196[30]_i_7_n_0 ;
  wire \zext_ln12_reg_196[30]_i_8_n_0 ;
  wire \zext_ln12_reg_196[30]_i_9_n_0 ;
  wire \zext_ln12_reg_196_reg[30]_i_2_n_1 ;
  wire \zext_ln12_reg_196_reg[30]_i_2_n_2 ;
  wire \zext_ln12_reg_196_reg[30]_i_2_n_3 ;
  wire \zext_ln12_reg_196_reg[30]_i_2_n_4 ;
  wire \zext_ln12_reg_196_reg[30]_i_2_n_5 ;
  wire \zext_ln12_reg_196_reg[30]_i_2_n_6 ;
  wire \zext_ln12_reg_196_reg[30]_i_2_n_7 ;
  wire \zext_ln12_reg_196_reg[30]_i_3_n_0 ;
  wire \zext_ln12_reg_196_reg[30]_i_3_n_1 ;
  wire \zext_ln12_reg_196_reg[30]_i_3_n_2 ;
  wire \zext_ln12_reg_196_reg[30]_i_3_n_3 ;
  wire \zext_ln12_reg_196_reg[30]_i_3_n_4 ;
  wire \zext_ln12_reg_196_reg[30]_i_3_n_5 ;
  wire \zext_ln12_reg_196_reg[30]_i_3_n_6 ;
  wire \zext_ln12_reg_196_reg[30]_i_3_n_7 ;
  wire [7:0]\NLW_empty_33_reg_140_reg[30]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_empty_33_reg_140_reg[30]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_zext_ln12_reg_196_reg[30]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_zext_ln12_reg_196_reg[30]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_write_result_U0_full_n),
        .I4(out_r_c_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n_inv),
        .I1(p_7_in[4]),
        .I2(auto_restart_status_reg_n_0),
        .I3(ap_done_reg),
        .I4(gmem0_BVALID),
        .I5(ap_done_reg_reg),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_write_result_U0_full_n),
        .I4(out_r_c_full_n),
        .O(ap_sync_entry_proc_U0_ap_ready));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    auto_restart_done_i_1
       (.I0(auto_restart_status_reg_n_0),
        .I1(ap_idle),
        .I2(p_7_in[2]),
        .I3(p_7_in[4]),
        .I4(auto_restart_done_reg_n_0),
        .O(auto_restart_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_done_i_1_n_0),
        .Q(auto_restart_done_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_7_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_10 
       (.I0(size[20]),
        .I1(size[21]),
        .O(\empty_33_reg_140[30]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_11 
       (.I0(size[18]),
        .I1(size[19]),
        .O(\empty_33_reg_140[30]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_12 
       (.I0(size[16]),
        .I1(size[17]),
        .O(\empty_33_reg_140[30]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_13 
       (.I0(size[30]),
        .I1(size[31]),
        .O(\empty_33_reg_140[30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_14 
       (.I0(size[29]),
        .I1(size[28]),
        .O(\empty_33_reg_140[30]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_15 
       (.I0(size[27]),
        .I1(size[26]),
        .O(\empty_33_reg_140[30]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_16 
       (.I0(size[25]),
        .I1(size[24]),
        .O(\empty_33_reg_140[30]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_17 
       (.I0(size[23]),
        .I1(size[22]),
        .O(\empty_33_reg_140[30]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_18 
       (.I0(size[21]),
        .I1(size[20]),
        .O(\empty_33_reg_140[30]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_19 
       (.I0(size[19]),
        .I1(size[18]),
        .O(\empty_33_reg_140[30]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_20 
       (.I0(size[17]),
        .I1(size[16]),
        .O(\empty_33_reg_140[30]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_21 
       (.I0(size[14]),
        .I1(size[15]),
        .O(\empty_33_reg_140[30]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_22 
       (.I0(size[12]),
        .I1(size[13]),
        .O(\empty_33_reg_140[30]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_23 
       (.I0(size[10]),
        .I1(size[11]),
        .O(\empty_33_reg_140[30]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_24 
       (.I0(size[8]),
        .I1(size[9]),
        .O(\empty_33_reg_140[30]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_25 
       (.I0(size[6]),
        .I1(size[7]),
        .O(\empty_33_reg_140[30]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_26 
       (.I0(size[4]),
        .I1(size[5]),
        .O(\empty_33_reg_140[30]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_27 
       (.I0(size[2]),
        .I1(size[3]),
        .O(\empty_33_reg_140[30]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_28 
       (.I0(size[0]),
        .I1(size[1]),
        .O(\empty_33_reg_140[30]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_29 
       (.I0(size[15]),
        .I1(size[14]),
        .O(\empty_33_reg_140[30]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_30 
       (.I0(size[13]),
        .I1(size[12]),
        .O(\empty_33_reg_140[30]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_31 
       (.I0(size[11]),
        .I1(size[10]),
        .O(\empty_33_reg_140[30]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_32 
       (.I0(size[9]),
        .I1(size[8]),
        .O(\empty_33_reg_140[30]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_33 
       (.I0(size[7]),
        .I1(size[6]),
        .O(\empty_33_reg_140[30]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_34 
       (.I0(size[5]),
        .I1(size[4]),
        .O(\empty_33_reg_140[30]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_35 
       (.I0(size[3]),
        .I1(size[2]),
        .O(\empty_33_reg_140[30]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_33_reg_140[30]_i_36 
       (.I0(size[1]),
        .I1(size[0]),
        .O(\empty_33_reg_140[30]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_33_reg_140[30]_i_5 
       (.I0(size[30]),
        .I1(size[31]),
        .O(\empty_33_reg_140[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_6 
       (.I0(size[28]),
        .I1(size[29]),
        .O(\empty_33_reg_140[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_7 
       (.I0(size[26]),
        .I1(size[27]),
        .O(\empty_33_reg_140[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_8 
       (.I0(size[24]),
        .I1(size[25]),
        .O(\empty_33_reg_140[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_33_reg_140[30]_i_9 
       (.I0(size[22]),
        .I1(size[23]),
        .O(\empty_33_reg_140[30]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \empty_33_reg_140_reg[30]_i_3 
       (.CI(\empty_33_reg_140_reg[30]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({CO,\empty_33_reg_140_reg[30]_i_3_n_1 ,\empty_33_reg_140_reg[30]_i_3_n_2 ,\empty_33_reg_140_reg[30]_i_3_n_3 ,\empty_33_reg_140_reg[30]_i_3_n_4 ,\empty_33_reg_140_reg[30]_i_3_n_5 ,\empty_33_reg_140_reg[30]_i_3_n_6 ,\empty_33_reg_140_reg[30]_i_3_n_7 }),
        .DI({\empty_33_reg_140[30]_i_5_n_0 ,\empty_33_reg_140[30]_i_6_n_0 ,\empty_33_reg_140[30]_i_7_n_0 ,\empty_33_reg_140[30]_i_8_n_0 ,\empty_33_reg_140[30]_i_9_n_0 ,\empty_33_reg_140[30]_i_10_n_0 ,\empty_33_reg_140[30]_i_11_n_0 ,\empty_33_reg_140[30]_i_12_n_0 }),
        .O(\NLW_empty_33_reg_140_reg[30]_i_3_O_UNCONNECTED [7:0]),
        .S({\empty_33_reg_140[30]_i_13_n_0 ,\empty_33_reg_140[30]_i_14_n_0 ,\empty_33_reg_140[30]_i_15_n_0 ,\empty_33_reg_140[30]_i_16_n_0 ,\empty_33_reg_140[30]_i_17_n_0 ,\empty_33_reg_140[30]_i_18_n_0 ,\empty_33_reg_140[30]_i_19_n_0 ,\empty_33_reg_140[30]_i_20_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \empty_33_reg_140_reg[30]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_33_reg_140_reg[30]_i_4_n_0 ,\empty_33_reg_140_reg[30]_i_4_n_1 ,\empty_33_reg_140_reg[30]_i_4_n_2 ,\empty_33_reg_140_reg[30]_i_4_n_3 ,\empty_33_reg_140_reg[30]_i_4_n_4 ,\empty_33_reg_140_reg[30]_i_4_n_5 ,\empty_33_reg_140_reg[30]_i_4_n_6 ,\empty_33_reg_140_reg[30]_i_4_n_7 }),
        .DI({\empty_33_reg_140[30]_i_21_n_0 ,\empty_33_reg_140[30]_i_22_n_0 ,\empty_33_reg_140[30]_i_23_n_0 ,\empty_33_reg_140[30]_i_24_n_0 ,\empty_33_reg_140[30]_i_25_n_0 ,\empty_33_reg_140[30]_i_26_n_0 ,\empty_33_reg_140[30]_i_27_n_0 ,\empty_33_reg_140[30]_i_28_n_0 }),
        .O(\NLW_empty_33_reg_140_reg[30]_i_4_O_UNCONNECTED [7:0]),
        .S({\empty_33_reg_140[30]_i_29_n_0 ,\empty_33_reg_140[30]_i_30_n_0 ,\empty_33_reg_140[30]_i_31_n_0 ,\empty_33_reg_140[30]_i_32_n_0 ,\empty_33_reg_140[30]_i_33_n_0 ,\empty_33_reg_140[30]_i_34_n_0 ,\empty_33_reg_140[30]_i_35_n_0 ,\empty_33_reg_140[30]_i_36_n_0 }));
  LUT6 #(
    .INIT(64'h00000000DF0020FF)) 
    \icmp_ln12_1_reg_201[0]_i_12 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init),
        .I3(\icmp_ln12_1_reg_201_reg[0] ),
        .I4(size[30]),
        .I5(size[31]),
        .O(S));
  LUT6 #(
    .INIT(64'h0404440404040404)) 
    \icmp_ln12_1_reg_201[0]_i_4 
       (.I0(size[31]),
        .I1(size[30]),
        .I2(\icmp_ln12_1_reg_201_reg[0] ),
        .I3(ap_loop_init),
        .I4(ap_sync_reg_read_input_1_U0_ap_ready),
        .I5(ap_start),
        .O(DI));
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_continue_i_1
       (.I0(s_axi_control_WDATA[4]),
        .I1(int_auto_restart_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_ap_continue0));
  FDRE int_ap_continue_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_continue0),
        .Q(p_7_in[4]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_7
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_write_result_U0_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_7_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_0),
        .I1(p_7_in[7]),
        .I2(ap_sync_ready),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_ap_ready_i_2
       (.I0(ar_hs),
        .I1(int_ap_ready_i_3_n_0),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(int_ap_ready_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(int_ap_ready_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_7_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start1),
        .I3(s_axi_control_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_auto_restart_i_2_n_0),
        .I4(p_7_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    int_auto_restart_i_2
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_7_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_auto_restart_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_ier10_out));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[0]_i_1 
       (.I0(\int_in1_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in1_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[10]_i_1 
       (.I0(in1[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in1_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[11]_i_1 
       (.I0(in1[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in1_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[12]_i_1 
       (.I0(in1[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in1_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[13]_i_1 
       (.I0(in1[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in1_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[14]_i_1 
       (.I0(in1[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in1_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[15]_i_1 
       (.I0(in1[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in1_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[16]_i_1 
       (.I0(in1[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in1_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[17]_i_1 
       (.I0(in1[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in1_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[18]_i_1 
       (.I0(in1[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in1_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[19]_i_1 
       (.I0(in1[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in1_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[1]_i_1 
       (.I0(\int_in1_reg_n_0_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in1_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[20]_i_1 
       (.I0(in1[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in1_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[21]_i_1 
       (.I0(in1[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in1_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[22]_i_1 
       (.I0(in1[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in1_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[23]_i_1 
       (.I0(in1[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in1_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[24]_i_1 
       (.I0(in1[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in1_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[25]_i_1 
       (.I0(in1[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in1_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[26]_i_1 
       (.I0(in1[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in1_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[27]_i_1 
       (.I0(in1[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in1_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[28]_i_1 
       (.I0(in1[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in1_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[29]_i_1 
       (.I0(in1[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in1_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[2]_i_1 
       (.I0(in1[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in1_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[30]_i_1 
       (.I0(in1[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in1_reg06_out[30]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_in1[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_in1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[31]_i_2 
       (.I0(in1[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in1_reg06_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[32]_i_1 
       (.I0(in1[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in1_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[33]_i_1 
       (.I0(in1[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in1_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[34]_i_1 
       (.I0(in1[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in1_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[35]_i_1 
       (.I0(in1[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in1_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[36]_i_1 
       (.I0(in1[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in1_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[37]_i_1 
       (.I0(in1[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in1_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[38]_i_1 
       (.I0(in1[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in1_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[39]_i_1 
       (.I0(in1[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in1_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[3]_i_1 
       (.I0(in1[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in1_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[40]_i_1 
       (.I0(in1[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in1_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[41]_i_1 
       (.I0(in1[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in1_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[42]_i_1 
       (.I0(in1[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in1_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[43]_i_1 
       (.I0(in1[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in1_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[44]_i_1 
       (.I0(in1[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in1_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[45]_i_1 
       (.I0(in1[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in1_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[46]_i_1 
       (.I0(in1[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in1_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[47]_i_1 
       (.I0(in1[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in1_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[48]_i_1 
       (.I0(in1[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in1_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[49]_i_1 
       (.I0(in1[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in1_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[4]_i_1 
       (.I0(in1[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in1_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[50]_i_1 
       (.I0(in1[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in1_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[51]_i_1 
       (.I0(in1[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in1_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[52]_i_1 
       (.I0(in1[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in1_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[53]_i_1 
       (.I0(in1[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in1_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[54]_i_1 
       (.I0(in1[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in1_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[55]_i_1 
       (.I0(in1[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in1_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[56]_i_1 
       (.I0(in1[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in1_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[57]_i_1 
       (.I0(in1[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in1_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[58]_i_1 
       (.I0(in1[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in1_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[59]_i_1 
       (.I0(in1[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in1_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[5]_i_1 
       (.I0(in1[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in1_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[60]_i_1 
       (.I0(in1[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in1_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[61]_i_1 
       (.I0(in1[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in1_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[62]_i_1 
       (.I0(in1[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in1_reg0[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_in1[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_in1[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[63]_i_2 
       (.I0(in1[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in1_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[6]_i_1 
       (.I0(in1[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in1_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[7]_i_1 
       (.I0(in1[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in1_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[8]_i_1 
       (.I0(in1[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in1_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[9]_i_1 
       (.I0(in1[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in1_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[0] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[0]),
        .Q(\int_in1_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[10] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[10]),
        .Q(in1[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[11] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[11]),
        .Q(in1[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[12] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[12]),
        .Q(in1[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[13] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[13]),
        .Q(in1[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[14] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[14]),
        .Q(in1[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[15] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[15]),
        .Q(in1[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[16] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[16]),
        .Q(in1[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[17] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[17]),
        .Q(in1[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[18] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[18]),
        .Q(in1[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[19] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[19]),
        .Q(in1[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[1] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[1]),
        .Q(\int_in1_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[20] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[20]),
        .Q(in1[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[21] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[21]),
        .Q(in1[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[22] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[22]),
        .Q(in1[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[23] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[23]),
        .Q(in1[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[24] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[24]),
        .Q(in1[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[25] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[25]),
        .Q(in1[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[26] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[26]),
        .Q(in1[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[27] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[27]),
        .Q(in1[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[28] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[28]),
        .Q(in1[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[29] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[29]),
        .Q(in1[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[2] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[2]),
        .Q(in1[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[30] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[30]),
        .Q(in1[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[31] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[31]),
        .Q(in1[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[32] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[0]),
        .Q(in1[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[33] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[1]),
        .Q(in1[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[34] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[2]),
        .Q(in1[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[35] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[3]),
        .Q(in1[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[36] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[4]),
        .Q(in1[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[37] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[5]),
        .Q(in1[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[38] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[6]),
        .Q(in1[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[39] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[7]),
        .Q(in1[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[3] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[3]),
        .Q(in1[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[40] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[8]),
        .Q(in1[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[41] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[9]),
        .Q(in1[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[42] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[10]),
        .Q(in1[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[43] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[11]),
        .Q(in1[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[44] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[12]),
        .Q(in1[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[45] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[13]),
        .Q(in1[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[46] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[14]),
        .Q(in1[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[47] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[15]),
        .Q(in1[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[48] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[16]),
        .Q(in1[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[49] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[17]),
        .Q(in1[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[4] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[4]),
        .Q(in1[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[50] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[18]),
        .Q(in1[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[51] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[19]),
        .Q(in1[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[52] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[20]),
        .Q(in1[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[53] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[21]),
        .Q(in1[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[54] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[22]),
        .Q(in1[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[55] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[23]),
        .Q(in1[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[56] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[24]),
        .Q(in1[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[57] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[25]),
        .Q(in1[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[58] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[26]),
        .Q(in1[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[59] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[27]),
        .Q(in1[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[5] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[5]),
        .Q(in1[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[60] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[28]),
        .Q(in1[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[61] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[29]),
        .Q(in1[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[62] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[30]),
        .Q(in1[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[63] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[31]),
        .Q(in1[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[6] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[6]),
        .Q(in1[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[7] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[7]),
        .Q(in1[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[8] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[8]),
        .Q(in1[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[9] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[9]),
        .Q(in1[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[0]_i_1 
       (.I0(\int_in2_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in2_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[10]_i_1 
       (.I0(in2[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in2_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[11]_i_1 
       (.I0(in2[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in2_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[12]_i_1 
       (.I0(in2[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in2_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[13]_i_1 
       (.I0(in2[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in2_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[14]_i_1 
       (.I0(in2[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in2_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[15]_i_1 
       (.I0(in2[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in2_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[16]_i_1 
       (.I0(in2[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in2_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[17]_i_1 
       (.I0(in2[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in2_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[18]_i_1 
       (.I0(in2[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in2_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[19]_i_1 
       (.I0(in2[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in2_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[1]_i_1 
       (.I0(\int_in2_reg_n_0_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in2_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[20]_i_1 
       (.I0(in2[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in2_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[21]_i_1 
       (.I0(in2[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in2_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[22]_i_1 
       (.I0(in2[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in2_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[23]_i_1 
       (.I0(in2[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in2_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[24]_i_1 
       (.I0(in2[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in2_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[25]_i_1 
       (.I0(in2[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in2_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[26]_i_1 
       (.I0(in2[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in2_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[27]_i_1 
       (.I0(in2[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in2_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[28]_i_1 
       (.I0(in2[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in2_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[29]_i_1 
       (.I0(in2[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in2_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[2]_i_1 
       (.I0(in2[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in2_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[30]_i_1 
       (.I0(in2[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in2_reg03_out[30]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_in2[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_in2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[31]_i_2 
       (.I0(in2[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in2_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[32]_i_1 
       (.I0(in2[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in2_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[33]_i_1 
       (.I0(in2[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in2_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[34]_i_1 
       (.I0(in2[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in2_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[35]_i_1 
       (.I0(in2[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in2_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[36]_i_1 
       (.I0(in2[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in2_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[37]_i_1 
       (.I0(in2[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in2_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[38]_i_1 
       (.I0(in2[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in2_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[39]_i_1 
       (.I0(in2[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in2_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[3]_i_1 
       (.I0(in2[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in2_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[40]_i_1 
       (.I0(in2[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in2_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[41]_i_1 
       (.I0(in2[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in2_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[42]_i_1 
       (.I0(in2[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in2_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[43]_i_1 
       (.I0(in2[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in2_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[44]_i_1 
       (.I0(in2[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in2_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[45]_i_1 
       (.I0(in2[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in2_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[46]_i_1 
       (.I0(in2[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in2_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[47]_i_1 
       (.I0(in2[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in2_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[48]_i_1 
       (.I0(in2[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in2_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[49]_i_1 
       (.I0(in2[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in2_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[4]_i_1 
       (.I0(in2[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in2_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[50]_i_1 
       (.I0(in2[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in2_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[51]_i_1 
       (.I0(in2[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in2_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[52]_i_1 
       (.I0(in2[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in2_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[53]_i_1 
       (.I0(in2[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in2_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[54]_i_1 
       (.I0(in2[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in2_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[55]_i_1 
       (.I0(in2[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in2_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[56]_i_1 
       (.I0(in2[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in2_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[57]_i_1 
       (.I0(in2[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in2_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[58]_i_1 
       (.I0(in2[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in2_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[59]_i_1 
       (.I0(in2[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in2_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[5]_i_1 
       (.I0(in2[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in2_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[60]_i_1 
       (.I0(in2[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in2_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[61]_i_1 
       (.I0(in2[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in2_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[62]_i_1 
       (.I0(in2[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in2_reg0[30]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_in2[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_in2[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[63]_i_2 
       (.I0(in2[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in2_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[6]_i_1 
       (.I0(in2[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in2_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[7]_i_1 
       (.I0(in2[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in2_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[8]_i_1 
       (.I0(in2[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in2_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[9]_i_1 
       (.I0(in2[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in2_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[0] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[0]),
        .Q(\int_in2_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[10] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[10]),
        .Q(in2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[11] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[11]),
        .Q(in2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[12] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[12]),
        .Q(in2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[13] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[13]),
        .Q(in2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[14] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[14]),
        .Q(in2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[15] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[15]),
        .Q(in2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[16] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[16]),
        .Q(in2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[17] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[17]),
        .Q(in2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[18] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[18]),
        .Q(in2[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[19] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[19]),
        .Q(in2[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[1] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[1]),
        .Q(\int_in2_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[20] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[20]),
        .Q(in2[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[21] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[21]),
        .Q(in2[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[22] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[22]),
        .Q(in2[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[23] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[23]),
        .Q(in2[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[24] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[24]),
        .Q(in2[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[25] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[25]),
        .Q(in2[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[26] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[26]),
        .Q(in2[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[27] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[27]),
        .Q(in2[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[28] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[28]),
        .Q(in2[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[29] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[29]),
        .Q(in2[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[2] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[2]),
        .Q(in2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[30] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[30]),
        .Q(in2[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[31] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[31]),
        .Q(in2[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[32] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[0]),
        .Q(in2[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[33] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[1]),
        .Q(in2[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[34] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[2]),
        .Q(in2[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[35] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[3]),
        .Q(in2[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[36] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[4]),
        .Q(in2[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[37] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[5]),
        .Q(in2[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[38] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[6]),
        .Q(in2[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[39] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[7]),
        .Q(in2[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[3] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[3]),
        .Q(in2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[40] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[8]),
        .Q(in2[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[41] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[9]),
        .Q(in2[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[42] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[10]),
        .Q(in2[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[43] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[11]),
        .Q(in2[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[44] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[12]),
        .Q(in2[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[45] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[13]),
        .Q(in2[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[46] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[14]),
        .Q(in2[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[47] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[15]),
        .Q(in2[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[48] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[16]),
        .Q(in2[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[49] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[17]),
        .Q(in2[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[4] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[4]),
        .Q(in2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[50] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[18]),
        .Q(in2[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[51] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[19]),
        .Q(in2[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[52] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[20]),
        .Q(in2[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[53] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[21]),
        .Q(in2[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[54] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[22]),
        .Q(in2[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[55] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[23]),
        .Q(in2[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[56] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[24]),
        .Q(in2[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[57] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[25]),
        .Q(in2[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[58] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[26]),
        .Q(in2[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[59] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[27]),
        .Q(in2[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[5] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[5]),
        .Q(in2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[60] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[28]),
        .Q(in2[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[61] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[29]),
        .Q(in2[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[62] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[30]),
        .Q(in2[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[63] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[31]),
        .Q(in2[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[6] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[6]),
        .Q(in2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[7] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[7]),
        .Q(in2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[8] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[8]),
        .Q(in2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[9] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[9]),
        .Q(in2[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7F7F777F8F8F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(write_result_U0_m_axi_gmem0_BREADY),
        .I4(ap_done_reg),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[0]_i_1 
       (.I0(\int_out_r_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[10]_i_1 
       (.I0(out_r[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[11]_i_1 
       (.I0(out_r[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[12]_i_1 
       (.I0(out_r[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[13]_i_1 
       (.I0(out_r[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[14]_i_1 
       (.I0(out_r[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[15]_i_1 
       (.I0(out_r[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[16]_i_1 
       (.I0(out_r[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[17]_i_1 
       (.I0(out_r[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[18]_i_1 
       (.I0(out_r[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[19]_i_1 
       (.I0(out_r[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[1]_i_1 
       (.I0(\int_out_r_reg_n_0_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[20]_i_1 
       (.I0(out_r[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[21]_i_1 
       (.I0(out_r[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[22]_i_1 
       (.I0(out_r[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[23]_i_1 
       (.I0(out_r[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[24]_i_1 
       (.I0(out_r[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[25]_i_1 
       (.I0(out_r[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[26]_i_1 
       (.I0(out_r[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[27]_i_1 
       (.I0(out_r[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[28]_i_1 
       (.I0(out_r[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[29]_i_1 
       (.I0(out_r[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[2]_i_1 
       (.I0(out_r[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[30]_i_1 
       (.I0(out_r[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg01_out[30]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(\int_out_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[31]_i_2 
       (.I0(out_r[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[32]_i_1 
       (.I0(out_r[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[33]_i_1 
       (.I0(out_r[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[34]_i_1 
       (.I0(out_r[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[35]_i_1 
       (.I0(out_r[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[36]_i_1 
       (.I0(out_r[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[37]_i_1 
       (.I0(out_r[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[38]_i_1 
       (.I0(out_r[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[39]_i_1 
       (.I0(out_r[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[3]_i_1 
       (.I0(out_r[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[40]_i_1 
       (.I0(out_r[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[41]_i_1 
       (.I0(out_r[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[42]_i_1 
       (.I0(out_r[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[43]_i_1 
       (.I0(out_r[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[44]_i_1 
       (.I0(out_r[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[45]_i_1 
       (.I0(out_r[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[46]_i_1 
       (.I0(out_r[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[47]_i_1 
       (.I0(out_r[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[48]_i_1 
       (.I0(out_r[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[49]_i_1 
       (.I0(out_r[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[4]_i_1 
       (.I0(out_r[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[50]_i_1 
       (.I0(out_r[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[51]_i_1 
       (.I0(out_r[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[52]_i_1 
       (.I0(out_r[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[53]_i_1 
       (.I0(out_r[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[54]_i_1 
       (.I0(out_r[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[55]_i_1 
       (.I0(out_r[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[56]_i_1 
       (.I0(out_r[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[57]_i_1 
       (.I0(out_r[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[58]_i_1 
       (.I0(out_r[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[59]_i_1 
       (.I0(out_r[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[5]_i_1 
       (.I0(out_r[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[60]_i_1 
       (.I0(out_r[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[61]_i_1 
       (.I0(out_r[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[62]_i_1 
       (.I0(out_r[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg0[30]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_out_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_out_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[63]_i_2 
       (.I0(out_r[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[6]_i_1 
       (.I0(out_r[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[7]_i_1 
       (.I0(out_r[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[8]_i_1 
       (.I0(out_r[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[9]_i_1 
       (.I0(out_r[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[0]),
        .Q(\int_out_r_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[10]),
        .Q(out_r[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[11]),
        .Q(out_r[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[12]),
        .Q(out_r[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[13]),
        .Q(out_r[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[14]),
        .Q(out_r[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[15]),
        .Q(out_r[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[16]),
        .Q(out_r[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[17]),
        .Q(out_r[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[18]),
        .Q(out_r[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[19]),
        .Q(out_r[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[1]),
        .Q(\int_out_r_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[20]),
        .Q(out_r[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[21]),
        .Q(out_r[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[22]),
        .Q(out_r[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[23]),
        .Q(out_r[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[24]),
        .Q(out_r[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[25]),
        .Q(out_r[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[26]),
        .Q(out_r[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[27]),
        .Q(out_r[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[28]),
        .Q(out_r[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[29]),
        .Q(out_r[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[2]),
        .Q(out_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[30]),
        .Q(out_r[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[31]),
        .Q(out_r[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[0]),
        .Q(out_r[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[1]),
        .Q(out_r[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[2]),
        .Q(out_r[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[3]),
        .Q(out_r[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[4]),
        .Q(out_r[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[5]),
        .Q(out_r[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[6]),
        .Q(out_r[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[7]),
        .Q(out_r[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[3]),
        .Q(out_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[8]),
        .Q(out_r[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[9]),
        .Q(out_r[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[10]),
        .Q(out_r[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[11]),
        .Q(out_r[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[12]),
        .Q(out_r[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[13]),
        .Q(out_r[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[14]),
        .Q(out_r[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[15]),
        .Q(out_r[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[16]),
        .Q(out_r[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[17]),
        .Q(out_r[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[4]),
        .Q(out_r[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[18]),
        .Q(out_r[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[19]),
        .Q(out_r[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[20]),
        .Q(out_r[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[21]),
        .Q(out_r[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[22]),
        .Q(out_r[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[23]),
        .Q(out_r[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[24]),
        .Q(out_r[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[25]),
        .Q(out_r[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[26]),
        .Q(out_r[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[27]),
        .Q(out_r[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[5]),
        .Q(out_r[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[28]),
        .Q(out_r[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[29]),
        .Q(out_r[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[30]),
        .Q(out_r[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[31]),
        .Q(out_r[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[6]),
        .Q(out_r[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[7]),
        .Q(out_r[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[8]),
        .Q(out_r[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[9]),
        .Q(out_r[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[0]_i_1 
       (.I0(size[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_size0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[10]_i_1 
       (.I0(size[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_size0[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[11]_i_1 
       (.I0(size[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_size0[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[12]_i_1 
       (.I0(size[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_size0[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[13]_i_1 
       (.I0(size[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_size0[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[14]_i_1 
       (.I0(size[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_size0[14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[15]_i_1 
       (.I0(size[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_size0[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[16]_i_1 
       (.I0(size[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_size0[16]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[17]_i_1 
       (.I0(size[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_size0[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[18]_i_1 
       (.I0(size[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_size0[18]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[19]_i_1 
       (.I0(size[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_size0[19]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[1]_i_1 
       (.I0(size[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_size0[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[20]_i_1 
       (.I0(size[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_size0[20]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[21]_i_1 
       (.I0(size[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_size0[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[22]_i_1 
       (.I0(size[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_size0[22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[23]_i_1 
       (.I0(size[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_size0[23]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[24]_i_1 
       (.I0(size[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_size0[24]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[25]_i_1 
       (.I0(size[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_size0[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[26]_i_1 
       (.I0(size[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_size0[26]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[27]_i_1 
       (.I0(size[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_size0[27]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[28]_i_1 
       (.I0(size[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_size0[28]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[29]_i_1 
       (.I0(size[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_size0[29]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[2]_i_1 
       (.I0(size[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_size0[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[30]_i_1 
       (.I0(size[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_size0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_size[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(\int_size[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[31]_i_2 
       (.I0(size[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_size0[31]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[3]_i_1 
       (.I0(size[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_size0[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[4]_i_1 
       (.I0(size[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_size0[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[5]_i_1 
       (.I0(size[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_size0[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[6]_i_1 
       (.I0(size[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_size0[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[7]_i_1 
       (.I0(size[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_size0[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[8]_i_1 
       (.I0(size[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_size0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[9]_i_1 
       (.I0(size[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_size0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[0] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[0]),
        .Q(size[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[10] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[10]),
        .Q(size[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[11] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[11]),
        .Q(size[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[12] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[12]),
        .Q(size[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[13] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[13]),
        .Q(size[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[14] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[14]),
        .Q(size[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[15] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[15]),
        .Q(size[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[16] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[16]),
        .Q(size[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[17] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[17]),
        .Q(size[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[18] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[18]),
        .Q(size[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[19] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[19]),
        .Q(size[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[1] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[1]),
        .Q(size[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[20] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[20]),
        .Q(size[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[21] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[21]),
        .Q(size[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[22] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[22]),
        .Q(size[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[23] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[23]),
        .Q(size[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[24] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[24]),
        .Q(size[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[25] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[25]),
        .Q(size[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[26] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[26]),
        .Q(size[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[27] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[27]),
        .Q(size[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[28] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[28]),
        .Q(size[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[29] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[29]),
        .Q(size[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[2] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[2]),
        .Q(size[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[30] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[30]),
        .Q(size[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[31] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[31]),
        .Q(size[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[3] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[3]),
        .Q(size[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[4] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[4]),
        .Q(size[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[5] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[5]),
        .Q(size[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[6] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[6]),
        .Q(size[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[7] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[7]),
        .Q(size[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[8] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[8]),
        .Q(size[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[9] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[9]),
        .Q(size[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000FFFF000000EA)) 
    int_task_ap_done_i_1
       (.I0(ap_done_reg),
        .I1(gmem0_BVALID),
        .I2(ap_done_reg_reg),
        .I3(auto_restart_status_reg_n_0),
        .I4(p_7_in[4]),
        .I5(auto_restart_done_reg_n_0),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF0020)) 
    \mOutPtr[1]_i_1__21 
       (.I0(ap_start),
        .I1(\mOutPtr_reg[1] ),
        .I2(start_for_compute_mm_U0_full_n),
        .I3(start_once_reg_0),
        .I4(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][0]_srl32_i_2 
       (.I0(in1[2]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][10]_srl32_i_1 
       (.I0(in1[12]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][11]_srl32_i_1 
       (.I0(in1[13]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[11]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][12]_srl32_i_1 
       (.I0(in1[14]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[12]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][13]_srl32_i_1 
       (.I0(in1[15]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[13]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][14]_srl32_i_1 
       (.I0(in1[16]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[14]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][15]_srl32_i_1 
       (.I0(in1[17]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[15]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][16]_srl32_i_1 
       (.I0(in1[18]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[16]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][17]_srl32_i_1 
       (.I0(in1[19]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[17]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][18]_srl32_i_1 
       (.I0(in1[20]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[18]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][19]_srl32_i_1 
       (.I0(in1[21]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[19]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][1]_srl32_i_1 
       (.I0(in1[3]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][20]_srl32_i_1 
       (.I0(in1[22]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[20]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][21]_srl32_i_1 
       (.I0(in1[23]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[21]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][22]_srl32_i_1 
       (.I0(in1[24]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[22]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][23]_srl32_i_1 
       (.I0(in1[25]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[23]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][24]_srl32_i_1 
       (.I0(in1[26]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[24]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][25]_srl32_i_1 
       (.I0(in1[27]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[25]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][26]_srl32_i_1 
       (.I0(in1[28]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[26]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][27]_srl32_i_1 
       (.I0(in1[29]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[27]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][28]_srl32_i_1 
       (.I0(in1[30]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[28]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][29]_srl32_i_1 
       (.I0(in1[31]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[29]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][2]_srl32_i_1 
       (.I0(in1[4]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][30]_srl32_i_1 
       (.I0(in1[32]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[30]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][31]_srl32_i_1 
       (.I0(in1[33]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[31]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][32]_srl32_i_1 
       (.I0(in1[34]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[32]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][33]_srl32_i_1 
       (.I0(in1[35]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[33]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][34]_srl32_i_1 
       (.I0(in1[36]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[34]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][35]_srl32_i_1 
       (.I0(in1[37]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[35]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][36]_srl32_i_1 
       (.I0(in1[38]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[36]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][37]_srl32_i_1 
       (.I0(in1[39]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[37]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][38]_srl32_i_1 
       (.I0(in1[40]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[38]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][39]_srl32_i_1 
       (.I0(in1[41]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[39]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][3]_srl32_i_1 
       (.I0(in1[5]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][40]_srl32_i_1 
       (.I0(in1[42]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[40]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][41]_srl32_i_1 
       (.I0(in1[43]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[41]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][42]_srl32_i_1 
       (.I0(in1[44]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[42]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][43]_srl32_i_1 
       (.I0(in1[45]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[43]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][44]_srl32_i_1 
       (.I0(in1[46]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[44]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][45]_srl32_i_1 
       (.I0(in1[47]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[45]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][46]_srl32_i_1 
       (.I0(in1[48]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[46]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][47]_srl32_i_1 
       (.I0(in1[49]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[47]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][48]_srl32_i_1 
       (.I0(in1[50]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[48]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][49]_srl32_i_1 
       (.I0(in1[51]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[49]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][4]_srl32_i_1 
       (.I0(in1[6]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][50]_srl32_i_1 
       (.I0(in1[52]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[50]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][51]_srl32_i_1 
       (.I0(in1[53]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[51]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][52]_srl32_i_1 
       (.I0(in1[54]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[52]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][53]_srl32_i_1 
       (.I0(in1[55]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[53]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][54]_srl32_i_1 
       (.I0(in1[56]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[54]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][55]_srl32_i_1 
       (.I0(in1[57]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[55]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][56]_srl32_i_1 
       (.I0(in1[58]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[56]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][57]_srl32_i_1 
       (.I0(in1[59]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[57]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][58]_srl32_i_1 
       (.I0(in1[60]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[58]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][59]_srl32_i_1 
       (.I0(in1[61]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[59]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][5]_srl32_i_1 
       (.I0(in1[7]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][60]_srl32_i_1 
       (.I0(in1[62]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[60]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][61]_srl32_i_1 
       (.I0(in1[63]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[61]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][6]_srl32_i_1 
       (.I0(in1[8]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][7]_srl32_i_1 
       (.I0(in1[9]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][8]_srl32_i_1 
       (.I0(in1[10]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][9]_srl32_i_1 
       (.I0(in1[11]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(I_ARADDR[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[0]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[0]),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(\rdata[0]_i_3_n_0 ),
        .I4(\rdata[0]_i_4_n_0 ),
        .I5(\rdata[0]_i_5_n_0 ),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[0]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[30]),
        .I4(\int_out_r_reg_n_0_[0] ),
        .I5(in2[30]),
        .O(\rdata[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_4 
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[0]_i_5 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg_n_0_[0] ),
        .I4(in1[32]),
        .I5(\int_in1_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[10]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[10]_i_2_n_0 ),
        .I4(\rdata[10]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[10]_i_2 
       (.I0(in2[40]),
        .I1(out_r[8]),
        .I2(out_r[40]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[10]_i_3 
       (.I0(in1[10]),
        .I1(in1[42]),
        .I2(in2[8]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[11]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[11]_i_2_n_0 ),
        .I4(\rdata[11]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[11]_i_2 
       (.I0(in2[41]),
        .I1(out_r[9]),
        .I2(out_r[41]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[11]_i_3 
       (.I0(in1[11]),
        .I1(in1[43]),
        .I2(in2[9]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[12]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[12]_i_2_n_0 ),
        .I4(\rdata[12]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[12]_i_2 
       (.I0(in2[42]),
        .I1(out_r[10]),
        .I2(out_r[42]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[12]_i_3 
       (.I0(in1[12]),
        .I1(in1[44]),
        .I2(in2[10]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[13]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[13]_i_2_n_0 ),
        .I4(\rdata[13]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[13]_i_2 
       (.I0(in2[43]),
        .I1(out_r[11]),
        .I2(out_r[43]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[13]_i_3 
       (.I0(in1[13]),
        .I1(in1[45]),
        .I2(in2[11]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[14]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[14]_i_2_n_0 ),
        .I4(\rdata[14]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[14]_i_2 
       (.I0(in2[44]),
        .I1(out_r[12]),
        .I2(out_r[44]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[14]_i_3 
       (.I0(in1[14]),
        .I1(in1[46]),
        .I2(in2[12]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[15]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[15]_i_2_n_0 ),
        .I4(\rdata[15]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[15]_i_2 
       (.I0(in2[45]),
        .I1(out_r[13]),
        .I2(out_r[45]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[15]_i_3 
       (.I0(in1[15]),
        .I1(in1[47]),
        .I2(in2[13]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[16]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[16]_i_2_n_0 ),
        .I4(\rdata[16]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[16]_i_2 
       (.I0(in2[46]),
        .I1(out_r[14]),
        .I2(out_r[46]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[16]_i_3 
       (.I0(in1[16]),
        .I1(in1[48]),
        .I2(in2[14]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[17]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[17]_i_2_n_0 ),
        .I4(\rdata[17]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[17]_i_2 
       (.I0(in2[47]),
        .I1(out_r[15]),
        .I2(out_r[47]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[17]_i_3 
       (.I0(in1[17]),
        .I1(in1[49]),
        .I2(in2[15]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[18]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[18]_i_2_n_0 ),
        .I4(\rdata[18]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[18]_i_2 
       (.I0(in2[48]),
        .I1(out_r[16]),
        .I2(out_r[48]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[18]_i_3 
       (.I0(in1[18]),
        .I1(in1[50]),
        .I2(in2[16]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[19]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[19]_i_2_n_0 ),
        .I4(\rdata[19]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[19]_i_2 
       (.I0(in2[49]),
        .I1(out_r[17]),
        .I2(out_r[49]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[19]_i_3 
       (.I0(in1[19]),
        .I1(in1[51]),
        .I2(in2[17]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \rdata[1]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[1]),
        .I2(\rdata[1]_i_2_n_0 ),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[1]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[31]),
        .I4(\int_out_r_reg_n_0_[1] ),
        .I5(in2[31]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[1]_i_3 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_isr_reg_n_0_[1] ),
        .I4(p_0_in),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[1]_i_4 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg_n_0_[1] ),
        .I4(in1[33]),
        .I5(\int_in1_reg_n_0_[1] ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[20]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[20]_i_2_n_0 ),
        .I4(\rdata[20]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[20]_i_2 
       (.I0(in2[50]),
        .I1(out_r[18]),
        .I2(out_r[50]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[20]_i_3 
       (.I0(in1[20]),
        .I1(in1[52]),
        .I2(in2[18]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[21]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[21]_i_2_n_0 ),
        .I4(\rdata[21]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[21]_i_2 
       (.I0(in2[51]),
        .I1(out_r[19]),
        .I2(out_r[51]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[21]_i_3 
       (.I0(in1[21]),
        .I1(in1[53]),
        .I2(in2[19]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[22]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[22]_i_2_n_0 ),
        .I4(\rdata[22]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[22]_i_2 
       (.I0(in2[52]),
        .I1(out_r[20]),
        .I2(out_r[52]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[22]_i_3 
       (.I0(in1[22]),
        .I1(in1[54]),
        .I2(in2[20]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[23]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[23]_i_2_n_0 ),
        .I4(\rdata[23]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[23]_i_2 
       (.I0(in2[53]),
        .I1(out_r[21]),
        .I2(out_r[53]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[23]_i_3 
       (.I0(in1[23]),
        .I1(in1[55]),
        .I2(in2[21]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[24]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[24]_i_2_n_0 ),
        .I4(\rdata[24]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[24]_i_2 
       (.I0(in2[54]),
        .I1(out_r[22]),
        .I2(out_r[54]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[24]_i_3 
       (.I0(in1[24]),
        .I1(in1[56]),
        .I2(in2[22]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[25]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[25]_i_2_n_0 ),
        .I4(\rdata[25]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[25]_i_2 
       (.I0(in2[55]),
        .I1(out_r[23]),
        .I2(out_r[55]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[25]_i_3 
       (.I0(in1[25]),
        .I1(in1[57]),
        .I2(in2[23]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[26]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[26]_i_2_n_0 ),
        .I4(\rdata[26]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[26]_i_2 
       (.I0(in2[56]),
        .I1(out_r[24]),
        .I2(out_r[56]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[26]_i_3 
       (.I0(in1[26]),
        .I1(in1[58]),
        .I2(in2[24]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[27]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[27]_i_2_n_0 ),
        .I4(\rdata[27]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[27]_i_2 
       (.I0(in2[57]),
        .I1(out_r[25]),
        .I2(out_r[57]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[27]_i_3 
       (.I0(in1[27]),
        .I1(in1[59]),
        .I2(in2[25]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[28]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[28]_i_2_n_0 ),
        .I4(\rdata[28]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[28]_i_2 
       (.I0(in2[58]),
        .I1(out_r[26]),
        .I2(out_r[58]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[28]_i_3 
       (.I0(in1[28]),
        .I1(in1[60]),
        .I2(in2[26]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[29]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[29]_i_2_n_0 ),
        .I4(\rdata[29]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[29]_i_2 
       (.I0(in2[59]),
        .I1(out_r[27]),
        .I2(out_r[59]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[29]_i_3 
       (.I0(in1[29]),
        .I1(in1[61]),
        .I2(in2[27]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[2]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[2]),
        .I2(\rdata[2]_i_2_n_0 ),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(p_7_in[2]),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[2]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[32]),
        .I4(out_r[0]),
        .I5(in2[32]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[2]_i_3 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in2[0]),
        .I4(in1[34]),
        .I5(in1[2]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[30]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[30]_i_2_n_0 ),
        .I4(\rdata[30]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[30]_i_2 
       (.I0(in2[60]),
        .I1(out_r[28]),
        .I2(out_r[60]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[30]_i_3 
       (.I0(in1[30]),
        .I1(in1[62]),
        .I2(in2[28]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[31]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[31]_i_6 
       (.I0(in2[61]),
        .I1(out_r[29]),
        .I2(out_r[61]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[31]_i_7 
       (.I0(in1[31]),
        .I1(in1[63]),
        .I2(in2[29]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_8 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[3]),
        .I2(\rdata[3]_i_2_n_0 ),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(int_ap_ready__0),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[3]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[33]),
        .I4(out_r[1]),
        .I5(in2[33]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[3]_i_3 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in2[1]),
        .I4(in1[35]),
        .I5(in1[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[4]),
        .I2(\rdata[4]_i_2_n_0 ),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(p_7_in[4]),
        .I5(\rdata[4]_i_3_n_0 ),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[4]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[34]),
        .I4(out_r[2]),
        .I5(in2[34]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[4]_i_3 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in2[2]),
        .I4(in1[36]),
        .I5(in1[4]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[5]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[5]_i_2_n_0 ),
        .I4(\rdata[5]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[5]_i_2 
       (.I0(in2[35]),
        .I1(out_r[3]),
        .I2(out_r[35]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[5]_i_3 
       (.I0(in1[5]),
        .I1(in1[37]),
        .I2(in2[3]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[6]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[6]_i_2_n_0 ),
        .I4(\rdata[6]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[6]_i_2 
       (.I0(in2[36]),
        .I1(out_r[4]),
        .I2(out_r[36]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[6]_i_3 
       (.I0(in1[6]),
        .I1(in1[38]),
        .I2(in2[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[7]),
        .I2(\rdata[7]_i_2_n_0 ),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(p_7_in[7]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[7]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[37]),
        .I4(out_r[5]),
        .I5(in2[37]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[7]_i_3 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in2[5]),
        .I4(in1[39]),
        .I5(in1[7]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[8]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[8]_i_2_n_0 ),
        .I4(\rdata[8]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[8]_i_2 
       (.I0(in2[38]),
        .I1(out_r[6]),
        .I2(out_r[38]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[8]_i_3 
       (.I0(in1[8]),
        .I1(in1[40]),
        .I2(in2[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[9]),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(interrupt),
        .I5(\rdata[9]_i_4_n_0 ),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[9]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[39]),
        .I4(out_r[7]),
        .I5(in2[39]),
        .O(\rdata[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[9]_i_4 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in2[7]),
        .I4(in1[41]),
        .I5(in1[9]),
        .O(\rdata[9]_i_4_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_10 
       (.I0(size[18]),
        .I1(size[19]),
        .O(\zext_ln12_reg_196[30]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_11 
       (.I0(size[16]),
        .I1(size[17]),
        .O(\zext_ln12_reg_196[30]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_12 
       (.I0(size[30]),
        .I1(size[31]),
        .O(\zext_ln12_reg_196[30]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_13 
       (.I0(size[29]),
        .I1(size[28]),
        .O(\zext_ln12_reg_196[30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_14 
       (.I0(size[27]),
        .I1(size[26]),
        .O(\zext_ln12_reg_196[30]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_15 
       (.I0(size[25]),
        .I1(size[24]),
        .O(\zext_ln12_reg_196[30]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_16 
       (.I0(size[23]),
        .I1(size[22]),
        .O(\zext_ln12_reg_196[30]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_17 
       (.I0(size[21]),
        .I1(size[20]),
        .O(\zext_ln12_reg_196[30]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_18 
       (.I0(size[19]),
        .I1(size[18]),
        .O(\zext_ln12_reg_196[30]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_19 
       (.I0(size[17]),
        .I1(size[16]),
        .O(\zext_ln12_reg_196[30]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_20 
       (.I0(size[14]),
        .I1(size[15]),
        .O(\zext_ln12_reg_196[30]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_21 
       (.I0(size[12]),
        .I1(size[13]),
        .O(\zext_ln12_reg_196[30]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_22 
       (.I0(size[10]),
        .I1(size[11]),
        .O(\zext_ln12_reg_196[30]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_23 
       (.I0(size[8]),
        .I1(size[9]),
        .O(\zext_ln12_reg_196[30]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_24 
       (.I0(size[6]),
        .I1(size[7]),
        .O(\zext_ln12_reg_196[30]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_25 
       (.I0(size[4]),
        .I1(size[5]),
        .O(\zext_ln12_reg_196[30]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_26 
       (.I0(size[2]),
        .I1(size[3]),
        .O(\zext_ln12_reg_196[30]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_27 
       (.I0(size[0]),
        .I1(size[1]),
        .O(\zext_ln12_reg_196[30]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_28 
       (.I0(size[15]),
        .I1(size[14]),
        .O(\zext_ln12_reg_196[30]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_29 
       (.I0(size[13]),
        .I1(size[12]),
        .O(\zext_ln12_reg_196[30]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_30 
       (.I0(size[11]),
        .I1(size[10]),
        .O(\zext_ln12_reg_196[30]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_31 
       (.I0(size[9]),
        .I1(size[8]),
        .O(\zext_ln12_reg_196[30]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_32 
       (.I0(size[7]),
        .I1(size[6]),
        .O(\zext_ln12_reg_196[30]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_33 
       (.I0(size[5]),
        .I1(size[4]),
        .O(\zext_ln12_reg_196[30]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_34 
       (.I0(size[3]),
        .I1(size[2]),
        .O(\zext_ln12_reg_196[30]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln12_reg_196[30]_i_35 
       (.I0(size[1]),
        .I1(size[0]),
        .O(\zext_ln12_reg_196[30]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln12_reg_196[30]_i_4 
       (.I0(size[30]),
        .I1(size[31]),
        .O(\zext_ln12_reg_196[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_5 
       (.I0(size[28]),
        .I1(size[29]),
        .O(\zext_ln12_reg_196[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_6 
       (.I0(size[26]),
        .I1(size[27]),
        .O(\zext_ln12_reg_196[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_7 
       (.I0(size[24]),
        .I1(size[25]),
        .O(\zext_ln12_reg_196[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_8 
       (.I0(size[22]),
        .I1(size[23]),
        .O(\zext_ln12_reg_196[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln12_reg_196[30]_i_9 
       (.I0(size[20]),
        .I1(size[21]),
        .O(\zext_ln12_reg_196[30]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \zext_ln12_reg_196_reg[30]_i_2 
       (.CI(\zext_ln12_reg_196_reg[30]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\int_size_reg[30]_0 ,\zext_ln12_reg_196_reg[30]_i_2_n_1 ,\zext_ln12_reg_196_reg[30]_i_2_n_2 ,\zext_ln12_reg_196_reg[30]_i_2_n_3 ,\zext_ln12_reg_196_reg[30]_i_2_n_4 ,\zext_ln12_reg_196_reg[30]_i_2_n_5 ,\zext_ln12_reg_196_reg[30]_i_2_n_6 ,\zext_ln12_reg_196_reg[30]_i_2_n_7 }),
        .DI({\zext_ln12_reg_196[30]_i_4_n_0 ,\zext_ln12_reg_196[30]_i_5_n_0 ,\zext_ln12_reg_196[30]_i_6_n_0 ,\zext_ln12_reg_196[30]_i_7_n_0 ,\zext_ln12_reg_196[30]_i_8_n_0 ,\zext_ln12_reg_196[30]_i_9_n_0 ,\zext_ln12_reg_196[30]_i_10_n_0 ,\zext_ln12_reg_196[30]_i_11_n_0 }),
        .O(\NLW_zext_ln12_reg_196_reg[30]_i_2_O_UNCONNECTED [7:0]),
        .S({\zext_ln12_reg_196[30]_i_12_n_0 ,\zext_ln12_reg_196[30]_i_13_n_0 ,\zext_ln12_reg_196[30]_i_14_n_0 ,\zext_ln12_reg_196[30]_i_15_n_0 ,\zext_ln12_reg_196[30]_i_16_n_0 ,\zext_ln12_reg_196[30]_i_17_n_0 ,\zext_ln12_reg_196[30]_i_18_n_0 ,\zext_ln12_reg_196[30]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \zext_ln12_reg_196_reg[30]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zext_ln12_reg_196_reg[30]_i_3_n_0 ,\zext_ln12_reg_196_reg[30]_i_3_n_1 ,\zext_ln12_reg_196_reg[30]_i_3_n_2 ,\zext_ln12_reg_196_reg[30]_i_3_n_3 ,\zext_ln12_reg_196_reg[30]_i_3_n_4 ,\zext_ln12_reg_196_reg[30]_i_3_n_5 ,\zext_ln12_reg_196_reg[30]_i_3_n_6 ,\zext_ln12_reg_196_reg[30]_i_3_n_7 }),
        .DI({\zext_ln12_reg_196[30]_i_20_n_0 ,\zext_ln12_reg_196[30]_i_21_n_0 ,\zext_ln12_reg_196[30]_i_22_n_0 ,\zext_ln12_reg_196[30]_i_23_n_0 ,\zext_ln12_reg_196[30]_i_24_n_0 ,\zext_ln12_reg_196[30]_i_25_n_0 ,\zext_ln12_reg_196[30]_i_26_n_0 ,\zext_ln12_reg_196[30]_i_27_n_0 }),
        .O(\NLW_zext_ln12_reg_196_reg[30]_i_3_O_UNCONNECTED [7:0]),
        .S({\zext_ln12_reg_196[30]_i_28_n_0 ,\zext_ln12_reg_196[30]_i_29_n_0 ,\zext_ln12_reg_196[30]_i_30_n_0 ,\zext_ln12_reg_196[30]_i_31_n_0 ,\zext_ln12_reg_196[30]_i_32_n_0 ,\zext_ln12_reg_196[30]_i_33_n_0 ,\zext_ln12_reg_196[30]_i_34_n_0 ,\zext_ln12_reg_196[30]_i_35_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_entry_proc
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S
   (inStream1_empty_n,
    inStream1_full_n,
    full_n_reg_0,
    d0,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter2,
    push,
    compute_mm_U0_inStream2_read,
    E,
    Q);
  output inStream1_empty_n;
  output inStream1_full_n;
  output full_n_reg_0;
  output [31:0]d0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter2;
  input push;
  input compute_mm_U0_inStream2_read;
  input [0:0]E;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire compute_mm_U0_inStream2_read;
  wire [31:0]d0;
  wire empty_n_i_1_n_0;
  wire full_n_i_1__15_n_0;
  wire full_n_reg_0;
  wire inStream1_empty_n;
  wire inStream1_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire [1:1]p_1_out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_ShiftReg_4 U_mmul_fifo_w32_d2_S_ShiftReg
       (.Q(Q),
        .ap_clk(ap_clk),
        .d0(d0),
        .push(push),
        .ram14_reg(mOutPtr));
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2
       (.I0(inStream1_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(compute_mm_U0_inStream2_read),
        .I3(inStream1_empty_n),
        .I4(push),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(inStream1_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__15
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(compute_mm_U0_inStream2_read),
        .I4(inStream1_empty_n),
        .I5(inStream1_full_n),
        .O(full_n_i_1__15_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_0),
        .Q(inStream1_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(compute_mm_U0_inStream2_read),
        .I4(inStream1_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_0
   (inStream2_empty_n,
    inStream2_full_n,
    \SRL_SIG_reg[1][31] ,
    ap_rst_n_inv,
    ap_clk,
    push,
    compute_mm_U0_inStream2_read,
    E,
    Q);
  output inStream2_empty_n;
  output inStream2_full_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input compute_mm_U0_inStream2_read;
  input [0:0]E;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire compute_mm_U0_inStream2_read;
  wire empty_n_i_1__0_n_0;
  wire full_n_i_1__16_n_0;
  wire inStream2_empty_n;
  wire inStream2_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire [1:1]p_1_out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_ShiftReg_3 U_mmul_fifo_w32_d2_S_ShiftReg
       (.Q(Q),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .push(push),
        .ram14_reg(mOutPtr));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(compute_mm_U0_inStream2_read),
        .I3(inStream2_empty_n),
        .I4(push),
        .O(empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(inStream2_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__16
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(compute_mm_U0_inStream2_read),
        .I4(inStream2_empty_n),
        .I5(inStream2_full_n),
        .O(full_n_i_1__16_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_0),
        .Q(inStream2_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(compute_mm_U0_inStream2_read),
        .I4(inStream2_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_1
   (outStream_empty_n,
    outStream_full_n,
    ap_loop_exit_ready_pp0_iter5_reg_reg__0,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter1_reg,
    CEB2,
    CEB1,
    \SRL_SIG_reg[1][31] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter5_reg,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter6,
    mOutPtr18_out,
    mOutPtr0,
    E,
    push,
    D);
  output outStream_empty_n;
  output outStream_full_n;
  output ap_loop_exit_ready_pp0_iter5_reg_reg__0;
  output ap_block_pp0_stage0_subdone;
  output ap_enable_reg_pp0_iter1_reg;
  output CEB2;
  output CEB1;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter5_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter6;
  input mOutPtr18_out;
  input mOutPtr0;
  input [0:0]E;
  input push;
  input [31:0]D;

  wire CEB1;
  wire CEB2;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg_reg__0;
  wire ap_rst_n_inv;
  wire empty_n_i_1__1_n_0;
  wire full_n_i_1__17_n_0;
  wire [1:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire outStream_empty_n;
  wire outStream_full_n;
  wire [1:1]p_1_out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_ShiftReg U_mmul_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .push(push));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_exit_ready_pp0_iter5_reg),
        .O(ap_loop_exit_ready_pp0_iter5_reg_reg__0));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(outStream_full_n),
        .I1(ap_enable_reg_pp0_iter6),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    empty_n_i_1__1
       (.I0(mOutPtr18_out),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr0),
        .I4(outStream_empty_n),
        .O(empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(outStream_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__17
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr18_out),
        .I3(mOutPtr0),
        .I4(outStream_full_n),
        .O(full_n_i_1__17_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_0),
        .Q(outStream_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr18_out),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_1__0
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2),
        .O(CEB2));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_1__1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter1),
        .O(CEB1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_ShiftReg
   (\SRL_SIG_reg[1][31]_0 ,
    push,
    D,
    ap_clk,
    Q);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input push;
  input [31:0]D;
  input ap_clk;
  input [1:0]Q;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \outStream_read_reg_145[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "mmul_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_ShiftReg_3
   (\SRL_SIG_reg[1][31]_0 ,
    push,
    Q,
    ap_clk,
    ram14_reg);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input push;
  input [31:0]Q;
  input ap_clk;
  input [1:0]ram14_reg;

  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire push;
  wire [1:0]ram14_reg;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_12
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_13
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_14
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_15__0
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_16__0
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_17__0
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_18__0
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_19__0
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_20__0
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_21__0
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_22__0
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_23__0
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_24__0
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_25__0
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_26__0
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_27__0
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_28__0
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_29__0
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_30__0
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_31__0
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_32__0
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_33__0
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_34__0
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_35__0
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_36__0
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_37__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_38__0
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_39__0
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_40__0
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_41__0
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_42__0
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_43__0
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
endmodule

(* ORIG_REF_NAME = "mmul_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d2_S_ShiftReg_4
   (d0,
    push,
    Q,
    ap_clk,
    ram14_reg);
  output [31:0]d0;
  input push;
  input [31:0]Q;
  input ap_clk;
  input [1:0]ram14_reg;

  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]d0;
  wire push;
  wire [1:0]ram14_reg;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_15
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_16
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_17
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_18
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_19
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_20
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_21
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_22
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_23
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_24
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_25
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_26
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_27
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_28
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_29
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_30
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_31
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_32
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_33
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_34
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_35
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_36
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_37
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_38
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_39
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_40
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_41
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_42
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_43
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_44
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_45
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram0_reg_bram_0_i_46
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram14_reg[0]),
        .I3(ram14_reg[1]),
        .O(d0[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d3_S
   (size_c_empty_n,
    size_c_full_n,
    out,
    CO,
    ap_rst_n_inv,
    ap_clk,
    write_result_U0_out_r_read,
    sel,
    empty_n_reg_0,
    in);
  output size_c_empty_n;
  output size_c_full_n;
  output [31:0]out;
  output [0:0]CO;
  input ap_rst_n_inv;
  input ap_clk;
  input write_result_U0_out_r_read;
  input sel;
  input empty_n_reg_0;
  input [31:0]in;

  wire [0:0]CO;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__2_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__18_n_0;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr[2]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire [31:0]out;
  wire sel;
  wire size_c_empty_n;
  wire size_c_full_n;
  wire write_result_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d3_S_ShiftReg U_mmul_fifo_w32_d3_S_ShiftReg
       (.CO(CO),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .sel(sel));
  LUT6 #(
    .INIT(64'hFEFF00FFFFFF00FF)) 
    empty_n_i_1__2
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(empty_n_reg_0),
        .I4(size_c_empty_n),
        .I5(write_result_U0_out_r_read),
        .O(empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(size_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFEFFF00FF0000)) 
    full_n_i_1__18
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0__0),
        .I5(size_c_full_n),
        .O(full_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    full_n_i_2__15
       (.I0(sel),
        .I1(size_c_full_n),
        .I2(write_result_U0_out_r_read),
        .I3(size_c_empty_n),
        .O(mOutPtr0__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_0),
        .Q(size_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(size_c_full_n),
        .I3(sel),
        .I4(size_c_empty_n),
        .I5(write_result_U0_out_r_read),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__15 
       (.I0(size_c_empty_n),
        .I1(write_result_U0_out_r_read),
        .I2(size_c_full_n),
        .I3(sel),
        .O(\mOutPtr[2]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_3 
       (.I0(write_result_U0_out_r_read),
        .I1(size_c_empty_n),
        .I2(sel),
        .I3(size_c_full_n),
        .O(mOutPtr17_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__15_n_0 ),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__15_n_0 ),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__15_n_0 ),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w32_d3_S_ShiftReg
   (out,
    CO,
    Q,
    sel,
    in,
    ap_clk);
  output [31:0]out;
  output [0:0]CO;
  input [2:0]Q;
  input sel;
  input [31:0]in;
  input ap_clk;

  wire [0:0]CO;
  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire \empty_27_reg_136[30]_i_10_n_0 ;
  wire \empty_27_reg_136[30]_i_11_n_0 ;
  wire \empty_27_reg_136[30]_i_12_n_0 ;
  wire \empty_27_reg_136[30]_i_13_n_0 ;
  wire \empty_27_reg_136[30]_i_14_n_0 ;
  wire \empty_27_reg_136[30]_i_15_n_0 ;
  wire \empty_27_reg_136[30]_i_16_n_0 ;
  wire \empty_27_reg_136[30]_i_17_n_0 ;
  wire \empty_27_reg_136[30]_i_18_n_0 ;
  wire \empty_27_reg_136[30]_i_19_n_0 ;
  wire \empty_27_reg_136[30]_i_20_n_0 ;
  wire \empty_27_reg_136[30]_i_21_n_0 ;
  wire \empty_27_reg_136[30]_i_22_n_0 ;
  wire \empty_27_reg_136[30]_i_23_n_0 ;
  wire \empty_27_reg_136[30]_i_24_n_0 ;
  wire \empty_27_reg_136[30]_i_25_n_0 ;
  wire \empty_27_reg_136[30]_i_26_n_0 ;
  wire \empty_27_reg_136[30]_i_27_n_0 ;
  wire \empty_27_reg_136[30]_i_28_n_0 ;
  wire \empty_27_reg_136[30]_i_29_n_0 ;
  wire \empty_27_reg_136[30]_i_30_n_0 ;
  wire \empty_27_reg_136[30]_i_31_n_0 ;
  wire \empty_27_reg_136[30]_i_32_n_0 ;
  wire \empty_27_reg_136[30]_i_33_n_0 ;
  wire \empty_27_reg_136[30]_i_34_n_0 ;
  wire \empty_27_reg_136[30]_i_35_n_0 ;
  wire \empty_27_reg_136[30]_i_4_n_0 ;
  wire \empty_27_reg_136[30]_i_5_n_0 ;
  wire \empty_27_reg_136[30]_i_6_n_0 ;
  wire \empty_27_reg_136[30]_i_7_n_0 ;
  wire \empty_27_reg_136[30]_i_8_n_0 ;
  wire \empty_27_reg_136[30]_i_9_n_0 ;
  wire \empty_27_reg_136_reg[30]_i_2_n_1 ;
  wire \empty_27_reg_136_reg[30]_i_2_n_2 ;
  wire \empty_27_reg_136_reg[30]_i_2_n_3 ;
  wire \empty_27_reg_136_reg[30]_i_2_n_4 ;
  wire \empty_27_reg_136_reg[30]_i_2_n_5 ;
  wire \empty_27_reg_136_reg[30]_i_2_n_6 ;
  wire \empty_27_reg_136_reg[30]_i_2_n_7 ;
  wire \empty_27_reg_136_reg[30]_i_3_n_0 ;
  wire \empty_27_reg_136_reg[30]_i_3_n_1 ;
  wire \empty_27_reg_136_reg[30]_i_3_n_2 ;
  wire \empty_27_reg_136_reg[30]_i_3_n_3 ;
  wire \empty_27_reg_136_reg[30]_i_3_n_4 ;
  wire \empty_27_reg_136_reg[30]_i_3_n_5 ;
  wire \empty_27_reg_136_reg[30]_i_3_n_6 ;
  wire \empty_27_reg_136_reg[30]_i_3_n_7 ;
  wire [31:0]in;
  wire [31:0]out;
  wire sel;
  wire [7:0]\NLW_empty_27_reg_136_reg[30]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_empty_27_reg_136_reg[30]_i_3_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\size_c_U/U_mmul_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_10 
       (.I0(out[18]),
        .I1(out[19]),
        .O(\empty_27_reg_136[30]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_11 
       (.I0(out[16]),
        .I1(out[17]),
        .O(\empty_27_reg_136[30]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_12 
       (.I0(out[30]),
        .I1(out[31]),
        .O(\empty_27_reg_136[30]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_13 
       (.I0(out[28]),
        .I1(out[29]),
        .O(\empty_27_reg_136[30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_14 
       (.I0(out[26]),
        .I1(out[27]),
        .O(\empty_27_reg_136[30]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_15 
       (.I0(out[24]),
        .I1(out[25]),
        .O(\empty_27_reg_136[30]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_16 
       (.I0(out[22]),
        .I1(out[23]),
        .O(\empty_27_reg_136[30]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_17 
       (.I0(out[20]),
        .I1(out[21]),
        .O(\empty_27_reg_136[30]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_18 
       (.I0(out[18]),
        .I1(out[19]),
        .O(\empty_27_reg_136[30]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_19 
       (.I0(out[16]),
        .I1(out[17]),
        .O(\empty_27_reg_136[30]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_20 
       (.I0(out[14]),
        .I1(out[15]),
        .O(\empty_27_reg_136[30]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_21 
       (.I0(out[12]),
        .I1(out[13]),
        .O(\empty_27_reg_136[30]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_22 
       (.I0(out[10]),
        .I1(out[11]),
        .O(\empty_27_reg_136[30]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_23 
       (.I0(out[8]),
        .I1(out[9]),
        .O(\empty_27_reg_136[30]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_24 
       (.I0(out[6]),
        .I1(out[7]),
        .O(\empty_27_reg_136[30]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_25 
       (.I0(out[4]),
        .I1(out[5]),
        .O(\empty_27_reg_136[30]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_26 
       (.I0(out[2]),
        .I1(out[3]),
        .O(\empty_27_reg_136[30]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_27 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\empty_27_reg_136[30]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_28 
       (.I0(out[14]),
        .I1(out[15]),
        .O(\empty_27_reg_136[30]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_29 
       (.I0(out[12]),
        .I1(out[13]),
        .O(\empty_27_reg_136[30]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_30 
       (.I0(out[10]),
        .I1(out[11]),
        .O(\empty_27_reg_136[30]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_31 
       (.I0(out[8]),
        .I1(out[9]),
        .O(\empty_27_reg_136[30]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_32 
       (.I0(out[6]),
        .I1(out[7]),
        .O(\empty_27_reg_136[30]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_33 
       (.I0(out[4]),
        .I1(out[5]),
        .O(\empty_27_reg_136[30]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_34 
       (.I0(out[2]),
        .I1(out[3]),
        .O(\empty_27_reg_136[30]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_27_reg_136[30]_i_35 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\empty_27_reg_136[30]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_27_reg_136[30]_i_4 
       (.I0(out[30]),
        .I1(out[31]),
        .O(\empty_27_reg_136[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_5 
       (.I0(out[28]),
        .I1(out[29]),
        .O(\empty_27_reg_136[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_6 
       (.I0(out[26]),
        .I1(out[27]),
        .O(\empty_27_reg_136[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_7 
       (.I0(out[24]),
        .I1(out[25]),
        .O(\empty_27_reg_136[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_8 
       (.I0(out[22]),
        .I1(out[23]),
        .O(\empty_27_reg_136[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_27_reg_136[30]_i_9 
       (.I0(out[20]),
        .I1(out[21]),
        .O(\empty_27_reg_136[30]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \empty_27_reg_136_reg[30]_i_2 
       (.CI(\empty_27_reg_136_reg[30]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({CO,\empty_27_reg_136_reg[30]_i_2_n_1 ,\empty_27_reg_136_reg[30]_i_2_n_2 ,\empty_27_reg_136_reg[30]_i_2_n_3 ,\empty_27_reg_136_reg[30]_i_2_n_4 ,\empty_27_reg_136_reg[30]_i_2_n_5 ,\empty_27_reg_136_reg[30]_i_2_n_6 ,\empty_27_reg_136_reg[30]_i_2_n_7 }),
        .DI({\empty_27_reg_136[30]_i_4_n_0 ,\empty_27_reg_136[30]_i_5_n_0 ,\empty_27_reg_136[30]_i_6_n_0 ,\empty_27_reg_136[30]_i_7_n_0 ,\empty_27_reg_136[30]_i_8_n_0 ,\empty_27_reg_136[30]_i_9_n_0 ,\empty_27_reg_136[30]_i_10_n_0 ,\empty_27_reg_136[30]_i_11_n_0 }),
        .O(\NLW_empty_27_reg_136_reg[30]_i_2_O_UNCONNECTED [7:0]),
        .S({\empty_27_reg_136[30]_i_12_n_0 ,\empty_27_reg_136[30]_i_13_n_0 ,\empty_27_reg_136[30]_i_14_n_0 ,\empty_27_reg_136[30]_i_15_n_0 ,\empty_27_reg_136[30]_i_16_n_0 ,\empty_27_reg_136[30]_i_17_n_0 ,\empty_27_reg_136[30]_i_18_n_0 ,\empty_27_reg_136[30]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \empty_27_reg_136_reg[30]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_27_reg_136_reg[30]_i_3_n_0 ,\empty_27_reg_136_reg[30]_i_3_n_1 ,\empty_27_reg_136_reg[30]_i_3_n_2 ,\empty_27_reg_136_reg[30]_i_3_n_3 ,\empty_27_reg_136_reg[30]_i_3_n_4 ,\empty_27_reg_136_reg[30]_i_3_n_5 ,\empty_27_reg_136_reg[30]_i_3_n_6 ,\empty_27_reg_136_reg[30]_i_3_n_7 }),
        .DI({\empty_27_reg_136[30]_i_20_n_0 ,\empty_27_reg_136[30]_i_21_n_0 ,\empty_27_reg_136[30]_i_22_n_0 ,\empty_27_reg_136[30]_i_23_n_0 ,\empty_27_reg_136[30]_i_24_n_0 ,\empty_27_reg_136[30]_i_25_n_0 ,\empty_27_reg_136[30]_i_26_n_0 ,\empty_27_reg_136[30]_i_27_n_0 }),
        .O(\NLW_empty_27_reg_136_reg[30]_i_3_O_UNCONNECTED [7:0]),
        .S({\empty_27_reg_136[30]_i_28_n_0 ,\empty_27_reg_136[30]_i_29_n_0 ,\empty_27_reg_136[30]_i_30_n_0 ,\empty_27_reg_136[30]_i_31_n_0 ,\empty_27_reg_136[30]_i_32_n_0 ,\empty_27_reg_136[30]_i_33_n_0 ,\empty_27_reg_136[30]_i_34_n_0 ,\empty_27_reg_136[30]_i_35_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w64_d4_S
   (out_r_c_empty_n,
    out_r_c_full_n,
    ap_sync_reg_read_input_U0_ap_ready,
    full_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_entry_proc_U0_ap_ready,
    ap_start,
    ap_sync_read_input_U0_ap_ready,
    ap_sync_read_input_1_U0_ap_ready,
    write_result_U0_out_r_read,
    \mOutPtr_reg[0]_0 ,
    start_for_write_result_U0_full_n,
    start_once_reg,
    push,
    in);
  output out_r_c_empty_n;
  output out_r_c_full_n;
  output ap_sync_reg_read_input_U0_ap_ready;
  output full_n_reg_0;
  output [61:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input ap_start;
  input ap_sync_read_input_U0_ap_ready;
  input ap_sync_read_input_1_U0_ap_ready;
  input write_result_U0_out_r_read;
  input \mOutPtr_reg[0]_0 ;
  input start_for_write_result_U0_full_n;
  input start_once_reg;
  input push;
  input [61:0]in;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_read_input_1_U0_ap_ready;
  wire ap_sync_read_input_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_read_input_1_U0_ap_ready_i_3_n_0;
  wire ap_sync_reg_read_input_U0_ap_ready;
  wire empty_n_i_1__4_n_0;
  wire full_n_i_1__20_n_0;
  wire full_n_reg_0;
  wire [61:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr17_out;
  wire \mOutPtr[2]_i_1__16_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [61:0]out;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire [2:0]p_1_out;
  wire push;
  wire start_for_write_result_U0_full_n;
  wire start_once_reg;
  wire write_result_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w64_d4_S_ShiftReg U_mmul_fifo_w64_d4_S_ShiftReg
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0000000)) 
    ap_sync_reg_read_input_1_U0_ap_ready_i_1
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready_i_3_n_0),
        .I2(ap_start),
        .I3(ap_sync_read_input_U0_ap_ready),
        .I4(ap_sync_read_input_1_U0_ap_ready),
        .I5(ap_rst_n_inv),
        .O(ap_sync_reg_read_input_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT5 #(
    .INIT(32'hFFFF57FF)) 
    ap_sync_reg_read_input_1_U0_ap_ready_i_3
       (.I0(out_r_c_full_n),
        .I1(start_for_write_result_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(ap_sync_reg_read_input_1_U0_ap_ready_i_3_n_0));
  LUT6 #(
    .INIT(64'hFEFF00FFFFFF00FF)) 
    empty_n_i_1__4
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(ap_sync_reg_read_input_1_U0_ap_ready_i_3_n_0),
        .I4(out_r_c_empty_n),
        .I5(write_result_U0_out_r_read),
        .O(empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(out_r_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__20
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0__0),
        .I5(out_r_c_full_n),
        .O(full_n_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    full_n_i_2__16
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(out_r_c_full_n),
        .I2(write_result_U0_out_r_read),
        .I3(out_r_c_empty_n),
        .O(mOutPtr0__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_0),
        .Q(out_r_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(mOutPtr[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr17_out),
        .O(p_1_out[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__16 
       (.I0(out_r_c_empty_n),
        .I1(write_result_U0_out_r_read),
        .I2(out_r_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[2]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr17_out),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_3__0 
       (.I0(write_result_U0_out_r_read),
        .I1(out_r_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(out_r_c_full_n),
        .O(mOutPtr17_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__16_n_0 ),
        .D(p_1_out[0]),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__16_n_0 ),
        .D(p_1_out[1]),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__16_n_0 ),
        .D(p_1_out[2]),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT5 #(
    .INIT(32'hDF10DF00)) 
    start_once_reg_i_1__0
       (.I0(out_r_c_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_write_result_U0_full_n),
        .O(full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_fifo_w64_d4_S_ShiftReg
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [61:0]out;
  input [2:0]Q;
  input push;
  input [61:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [61:0]in;
  wire [61:0]out;
  wire push;

  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_r_c_U/U_mmul_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe
   (ap_loop_init_reg_0,
    ap_loop_init_reg_1,
    full_n_reg,
    SR,
    CO,
    E,
    D,
    ap_sync_ready,
    ap_sync_read_input_1_U0_ap_ready,
    ap_rst_n_inv_reg,
    ap_clk,
    gmem1_ARREADY,
    \first_iter_0_reg_100_reg[0] ,
    icmp_ln12_1_reg_201,
    ap_enable_reg_pp0_iter1,
    ap_start,
    ap_sync_reg_read_input_1_U0_ap_ready,
    \i_fu_66_reg[0] ,
    ap_rst_n_inv,
    inStream2_full_n,
    ap_enable_reg_pp0_iter73,
    icmp_ln12_1_reg_201_pp0_iter72_reg,
    icmp_ln12_1_reg_201_pp0_iter71_reg,
    gmem1_RVALID,
    ap_enable_reg_pp0_iter72,
    Q,
    size,
    DI,
    S,
    ap_sync_read_input_U0_ap_ready,
    ap_sync_entry_proc_U0_ap_ready,
    ap_block_pp0_stage0_subdone);
  output ap_loop_init_reg_0;
  output ap_loop_init_reg_1;
  output full_n_reg;
  output [0:0]SR;
  output [0:0]CO;
  output [0:0]E;
  output [30:0]D;
  output ap_sync_ready;
  output ap_sync_read_input_1_U0_ap_ready;
  output ap_rst_n_inv_reg;
  input ap_clk;
  input gmem1_ARREADY;
  input \first_iter_0_reg_100_reg[0] ;
  input icmp_ln12_1_reg_201;
  input ap_enable_reg_pp0_iter1;
  input ap_start;
  input ap_sync_reg_read_input_1_U0_ap_ready;
  input \i_fu_66_reg[0] ;
  input ap_rst_n_inv;
  input inStream2_full_n;
  input ap_enable_reg_pp0_iter73;
  input icmp_ln12_1_reg_201_pp0_iter72_reg;
  input icmp_ln12_1_reg_201_pp0_iter71_reg;
  input gmem1_RVALID;
  input ap_enable_reg_pp0_iter72;
  input [30:0]Q;
  input [29:0]size;
  input [0:0]DI;
  input [0:0]S;
  input ap_sync_read_input_U0_ap_ready;
  input ap_sync_entry_proc_U0_ap_ready;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]CO;
  wire [30:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter72;
  wire ap_enable_reg_pp0_iter73;
  wire ap_loop_init_i_1_n_0;
  wire ap_loop_init_i_2_n_0;
  wire ap_loop_init_reg_0;
  wire ap_loop_init_reg_1;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_start;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_read_input_1_U0_ap_ready;
  wire ap_sync_read_input_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_read_input_1_U0_ap_ready;
  wire \first_iter_0_reg_100_reg[0] ;
  wire full_n_reg;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire \i_fu_66[30]_i_4_n_0 ;
  wire \i_fu_66_reg[0] ;
  wire \i_fu_66_reg[16]_i_1_n_0 ;
  wire \i_fu_66_reg[16]_i_1_n_1 ;
  wire \i_fu_66_reg[16]_i_1_n_2 ;
  wire \i_fu_66_reg[16]_i_1_n_3 ;
  wire \i_fu_66_reg[16]_i_1_n_4 ;
  wire \i_fu_66_reg[16]_i_1_n_5 ;
  wire \i_fu_66_reg[16]_i_1_n_6 ;
  wire \i_fu_66_reg[16]_i_1_n_7 ;
  wire \i_fu_66_reg[24]_i_1_n_0 ;
  wire \i_fu_66_reg[24]_i_1_n_1 ;
  wire \i_fu_66_reg[24]_i_1_n_2 ;
  wire \i_fu_66_reg[24]_i_1_n_3 ;
  wire \i_fu_66_reg[24]_i_1_n_4 ;
  wire \i_fu_66_reg[24]_i_1_n_5 ;
  wire \i_fu_66_reg[24]_i_1_n_6 ;
  wire \i_fu_66_reg[24]_i_1_n_7 ;
  wire \i_fu_66_reg[30]_i_3_n_3 ;
  wire \i_fu_66_reg[30]_i_3_n_4 ;
  wire \i_fu_66_reg[30]_i_3_n_5 ;
  wire \i_fu_66_reg[30]_i_3_n_6 ;
  wire \i_fu_66_reg[30]_i_3_n_7 ;
  wire \i_fu_66_reg[8]_i_1_n_0 ;
  wire \i_fu_66_reg[8]_i_1_n_1 ;
  wire \i_fu_66_reg[8]_i_1_n_2 ;
  wire \i_fu_66_reg[8]_i_1_n_3 ;
  wire \i_fu_66_reg[8]_i_1_n_4 ;
  wire \i_fu_66_reg[8]_i_1_n_5 ;
  wire \i_fu_66_reg[8]_i_1_n_6 ;
  wire \i_fu_66_reg[8]_i_1_n_7 ;
  wire icmp_ln12_1_reg_201;
  wire \icmp_ln12_1_reg_201[0]_i_10_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_11_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_13_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_14_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_15_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_16_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_17_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_18_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_19_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_20_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_21_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_22_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_23_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_24_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_25_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_26_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_27_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_28_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_29_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_30_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_31_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_32_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_33_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_34_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_35_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_5_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_6_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_7_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_8_n_0 ;
  wire \icmp_ln12_1_reg_201[0]_i_9_n_0 ;
  wire icmp_ln12_1_reg_201_pp0_iter71_reg;
  wire icmp_ln12_1_reg_201_pp0_iter72_reg;
  wire \icmp_ln12_1_reg_201_reg[0]_i_2_n_1 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_2_n_2 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_2_n_3 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_2_n_4 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_2_n_5 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_2_n_6 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_2_n_7 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_3_n_0 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_3_n_1 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_3_n_2 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_3_n_3 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_3_n_4 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_3_n_5 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_3_n_6 ;
  wire \icmp_ln12_1_reg_201_reg[0]_i_3_n_7 ;
  wire inStream2_full_n;
  wire [30:0]p_0_in;
  wire read_input_1_U0_ap_ready;
  wire [29:0]size;
  wire [7:5]\NLW_i_fu_66_reg[30]_i_3_CO_UNCONNECTED ;
  wire [7:6]\NLW_i_fu_66_reg[30]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln12_1_reg_201_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln12_1_reg_201_reg[0]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000004550400)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n_inv),
        .I1(ap_start),
        .I2(ap_sync_reg_read_input_1_U0_ap_ready),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(read_input_1_U0_ap_ready),
        .O(ap_rst_n_inv_reg));
  LUT5 #(
    .INIT(32'h00000400)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(CO),
        .I1(\i_fu_66_reg[0] ),
        .I2(ap_sync_reg_read_input_1_U0_ap_ready),
        .I3(ap_start),
        .I4(full_n_reg),
        .O(read_input_1_U0_ap_ready));
  LUT5 #(
    .INIT(32'hEEEAEEEF)) 
    ap_loop_init_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_loop_init_reg_0),
        .I2(full_n_reg),
        .I3(ap_loop_init_i_2_n_0),
        .I4(CO),
        .O(ap_loop_init_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF20FFFF)) 
    ap_loop_init_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem1_ARREADY),
        .I2(\first_iter_0_reg_100_reg[0] ),
        .I3(ap_sync_reg_read_input_1_U0_ap_ready),
        .I4(ap_start),
        .O(ap_loop_init_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_i_1_n_0),
        .Q(ap_loop_init_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    ap_sync_reg_read_input_1_U0_ap_ready_i_2
       (.I0(full_n_reg),
        .I1(ap_start),
        .I2(\i_fu_66_reg[0] ),
        .I3(CO),
        .I4(ap_sync_reg_read_input_1_U0_ap_ready),
        .O(ap_sync_read_input_1_U0_ap_ready));
  LUT6 #(
    .INIT(64'hF0F0F0F0BAFAFAFA)) 
    \first_iter_0_reg_100[0]_i_1 
       (.I0(ap_loop_init_reg_0),
        .I1(gmem1_ARREADY),
        .I2(\first_iter_0_reg_100_reg[0] ),
        .I3(icmp_ln12_1_reg_201),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(full_n_reg),
        .O(ap_loop_init_reg_1));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_66[0]_i_1 
       (.I0(ap_loop_init_reg_0),
        .I1(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[16]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[16]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[16]_i_3 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[15]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[16]_i_4 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[14]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[16]_i_5 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[13]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[16]_i_6 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[12]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[16]_i_7 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[11]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[16]_i_8 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[10]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[16]_i_9 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[9]),
        .O(p_0_in[9]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[24]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[24]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[24]_i_3 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[23]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[24]_i_4 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[22]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[24]_i_5 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[24]_i_6 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[20]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[24]_i_7 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[19]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[24]_i_8 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[18]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[24]_i_9 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[17]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'h00000000000000DF)) 
    \i_fu_66[30]_i_1 
       (.I0(\first_iter_0_reg_100_reg[0] ),
        .I1(gmem1_ARREADY),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_fu_66[30]_i_4_n_0 ),
        .I4(CO),
        .I5(full_n_reg),
        .O(SR));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[30]_i_10 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \i_fu_66[30]_i_2 
       (.I0(full_n_reg),
        .I1(CO),
        .I2(ap_start),
        .I3(ap_sync_reg_read_input_1_U0_ap_ready),
        .I4(\i_fu_66_reg[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'hDF)) 
    \i_fu_66[30]_i_4 
       (.I0(ap_loop_init_reg_0),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_start),
        .O(\i_fu_66[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \i_fu_66[30]_i_5 
       (.I0(Q[30]),
        .I1(ap_loop_init_reg_0),
        .I2(ap_sync_reg_read_input_1_U0_ap_ready),
        .I3(ap_start),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[30]_i_6 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[29]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[30]_i_7 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[28]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[30]_i_8 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[27]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[30]_i_9 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[26]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[8]_i_10 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \i_fu_66[8]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init_reg_0),
        .I2(ap_sync_reg_read_input_1_U0_ap_ready),
        .I3(ap_start),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[8]_i_3 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[8]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[8]_i_4 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[7]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[8]_i_5 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[6]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[8]_i_6 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[8]_i_7 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[4]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[8]_i_8 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[3]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_66[8]_i_9 
       (.I0(ap_start),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_loop_init_reg_0),
        .I3(Q[2]),
        .O(p_0_in[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_66_reg[16]_i_1 
       (.CI(\i_fu_66_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_fu_66_reg[16]_i_1_n_0 ,\i_fu_66_reg[16]_i_1_n_1 ,\i_fu_66_reg[16]_i_1_n_2 ,\i_fu_66_reg[16]_i_1_n_3 ,\i_fu_66_reg[16]_i_1_n_4 ,\i_fu_66_reg[16]_i_1_n_5 ,\i_fu_66_reg[16]_i_1_n_6 ,\i_fu_66_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:9]),
        .S(p_0_in[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_66_reg[24]_i_1 
       (.CI(\i_fu_66_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_fu_66_reg[24]_i_1_n_0 ,\i_fu_66_reg[24]_i_1_n_1 ,\i_fu_66_reg[24]_i_1_n_2 ,\i_fu_66_reg[24]_i_1_n_3 ,\i_fu_66_reg[24]_i_1_n_4 ,\i_fu_66_reg[24]_i_1_n_5 ,\i_fu_66_reg[24]_i_1_n_6 ,\i_fu_66_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:17]),
        .S(p_0_in[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_66_reg[30]_i_3 
       (.CI(\i_fu_66_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_fu_66_reg[30]_i_3_CO_UNCONNECTED [7:5],\i_fu_66_reg[30]_i_3_n_3 ,\i_fu_66_reg[30]_i_3_n_4 ,\i_fu_66_reg[30]_i_3_n_5 ,\i_fu_66_reg[30]_i_3_n_6 ,\i_fu_66_reg[30]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_66_reg[30]_i_3_O_UNCONNECTED [7:6],D[30:25]}),
        .S({1'b0,1'b0,p_0_in[30:25]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_66_reg[8]_i_1 
       (.CI(p_0_in[0]),
        .CI_TOP(1'b0),
        .CO({\i_fu_66_reg[8]_i_1_n_0 ,\i_fu_66_reg[8]_i_1_n_1 ,\i_fu_66_reg[8]_i_1_n_2 ,\i_fu_66_reg[8]_i_1_n_3 ,\i_fu_66_reg[8]_i_1_n_4 ,\i_fu_66_reg[8]_i_1_n_5 ,\i_fu_66_reg[8]_i_1_n_6 ,\i_fu_66_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:1]),
        .S(p_0_in[8:1]));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_10 
       (.I0(Q[18]),
        .I1(size[18]),
        .I2(Q[19]),
        .I3(size[19]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_11 
       (.I0(Q[16]),
        .I1(size[16]),
        .I2(Q[17]),
        .I3(size[17]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_13 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(size[28]),
        .I3(size[29]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_14 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(size[26]),
        .I3(size[27]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_15 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(size[24]),
        .I3(size[25]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_16 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(size[22]),
        .I3(size[23]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_17 
       (.I0(Q[20]),
        .I1(Q[21]),
        .I2(size[20]),
        .I3(size[21]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_18 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(size[18]),
        .I3(size[19]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_19 
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(size[16]),
        .I3(size[17]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_20 
       (.I0(Q[14]),
        .I1(size[14]),
        .I2(Q[15]),
        .I3(size[15]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_21 
       (.I0(Q[12]),
        .I1(size[12]),
        .I2(Q[13]),
        .I3(size[13]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_22 
       (.I0(Q[10]),
        .I1(size[10]),
        .I2(Q[11]),
        .I3(size[11]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_23 
       (.I0(Q[8]),
        .I1(size[8]),
        .I2(Q[9]),
        .I3(size[9]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_24 
       (.I0(Q[6]),
        .I1(size[6]),
        .I2(Q[7]),
        .I3(size[7]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_25 
       (.I0(Q[4]),
        .I1(size[4]),
        .I2(Q[5]),
        .I3(size[5]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_26 
       (.I0(Q[2]),
        .I1(size[2]),
        .I2(Q[3]),
        .I3(size[3]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_27 
       (.I0(Q[0]),
        .I1(size[0]),
        .I2(Q[1]),
        .I3(size[1]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_28 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(size[14]),
        .I3(size[15]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_29 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(size[12]),
        .I3(size[13]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_30 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(size[10]),
        .I3(size[11]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_31 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(size[8]),
        .I3(size[9]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_32 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(size[6]),
        .I3(size[7]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_33 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(size[4]),
        .I3(size[5]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h8421000F)) 
    \icmp_ln12_1_reg_201[0]_i_34 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(size[2]),
        .I3(size[3]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h81214111)) 
    \icmp_ln12_1_reg_201[0]_i_35 
       (.I0(size[1]),
        .I1(size[0]),
        .I2(\i_fu_66[30]_i_4_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\icmp_ln12_1_reg_201[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_5 
       (.I0(Q[28]),
        .I1(size[28]),
        .I2(Q[29]),
        .I3(size[29]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_6 
       (.I0(Q[26]),
        .I1(size[26]),
        .I2(Q[27]),
        .I3(size[27]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_7 
       (.I0(Q[24]),
        .I1(size[24]),
        .I2(Q[25]),
        .I3(size[25]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_8 
       (.I0(Q[22]),
        .I1(size[22]),
        .I2(Q[23]),
        .I3(size[23]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FFCC)) 
    \icmp_ln12_1_reg_201[0]_i_9 
       (.I0(Q[20]),
        .I1(size[20]),
        .I2(Q[21]),
        .I3(size[21]),
        .I4(\i_fu_66[30]_i_4_n_0 ),
        .O(\icmp_ln12_1_reg_201[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln12_1_reg_201_reg[0]_i_2 
       (.CI(\icmp_ln12_1_reg_201_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({CO,\icmp_ln12_1_reg_201_reg[0]_i_2_n_1 ,\icmp_ln12_1_reg_201_reg[0]_i_2_n_2 ,\icmp_ln12_1_reg_201_reg[0]_i_2_n_3 ,\icmp_ln12_1_reg_201_reg[0]_i_2_n_4 ,\icmp_ln12_1_reg_201_reg[0]_i_2_n_5 ,\icmp_ln12_1_reg_201_reg[0]_i_2_n_6 ,\icmp_ln12_1_reg_201_reg[0]_i_2_n_7 }),
        .DI({DI,\icmp_ln12_1_reg_201[0]_i_5_n_0 ,\icmp_ln12_1_reg_201[0]_i_6_n_0 ,\icmp_ln12_1_reg_201[0]_i_7_n_0 ,\icmp_ln12_1_reg_201[0]_i_8_n_0 ,\icmp_ln12_1_reg_201[0]_i_9_n_0 ,\icmp_ln12_1_reg_201[0]_i_10_n_0 ,\icmp_ln12_1_reg_201[0]_i_11_n_0 }),
        .O(\NLW_icmp_ln12_1_reg_201_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({S,\icmp_ln12_1_reg_201[0]_i_13_n_0 ,\icmp_ln12_1_reg_201[0]_i_14_n_0 ,\icmp_ln12_1_reg_201[0]_i_15_n_0 ,\icmp_ln12_1_reg_201[0]_i_16_n_0 ,\icmp_ln12_1_reg_201[0]_i_17_n_0 ,\icmp_ln12_1_reg_201[0]_i_18_n_0 ,\icmp_ln12_1_reg_201[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln12_1_reg_201_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln12_1_reg_201_reg[0]_i_3_n_0 ,\icmp_ln12_1_reg_201_reg[0]_i_3_n_1 ,\icmp_ln12_1_reg_201_reg[0]_i_3_n_2 ,\icmp_ln12_1_reg_201_reg[0]_i_3_n_3 ,\icmp_ln12_1_reg_201_reg[0]_i_3_n_4 ,\icmp_ln12_1_reg_201_reg[0]_i_3_n_5 ,\icmp_ln12_1_reg_201_reg[0]_i_3_n_6 ,\icmp_ln12_1_reg_201_reg[0]_i_3_n_7 }),
        .DI({\icmp_ln12_1_reg_201[0]_i_20_n_0 ,\icmp_ln12_1_reg_201[0]_i_21_n_0 ,\icmp_ln12_1_reg_201[0]_i_22_n_0 ,\icmp_ln12_1_reg_201[0]_i_23_n_0 ,\icmp_ln12_1_reg_201[0]_i_24_n_0 ,\icmp_ln12_1_reg_201[0]_i_25_n_0 ,\icmp_ln12_1_reg_201[0]_i_26_n_0 ,\icmp_ln12_1_reg_201[0]_i_27_n_0 }),
        .O(\NLW_icmp_ln12_1_reg_201_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\icmp_ln12_1_reg_201[0]_i_28_n_0 ,\icmp_ln12_1_reg_201[0]_i_29_n_0 ,\icmp_ln12_1_reg_201[0]_i_30_n_0 ,\icmp_ln12_1_reg_201[0]_i_31_n_0 ,\icmp_ln12_1_reg_201[0]_i_32_n_0 ,\icmp_ln12_1_reg_201[0]_i_33_n_0 ,\icmp_ln12_1_reg_201[0]_i_34_n_0 ,\icmp_ln12_1_reg_201[0]_i_35_n_0 }));
  LUT6 #(
    .INIT(64'hAAAA000200000000)) 
    int_ap_start_i_2
       (.I0(ap_sync_read_input_U0_ap_ready),
        .I1(full_n_reg),
        .I2(ap_loop_init_i_2_n_0),
        .I3(CO),
        .I4(ap_sync_reg_read_input_1_U0_ap_ready),
        .I5(ap_sync_entry_proc_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    \mem_reg[67][0]_srl32_i_2__0 
       (.I0(inStream2_full_n),
        .I1(ap_enable_reg_pp0_iter73),
        .I2(icmp_ln12_1_reg_201_pp0_iter72_reg),
        .I3(icmp_ln12_1_reg_201_pp0_iter71_reg),
        .I4(gmem1_RVALID),
        .I5(ap_enable_reg_pp0_iter72),
        .O(full_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe_sequential_init
   (ap_enable_reg_pp0_iter1_reg,
    D,
    E,
    S,
    DI,
    \i_fu_56_reg[14] ,
    \size_read_reg_125_reg[15] ,
    \i_fu_56_reg[30] ,
    grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg,
    SR,
    grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_loop_init_int_reg_0,
    ap_block_pp0_stage0_subdone,
    Q,
    CO,
    icmp_ln47_reg_136,
    outStream_empty_n,
    ap_enable_reg_pp0_iter1,
    \icmp_ln47_reg_136_reg[0] ,
    \icmp_ln47_reg_136_reg[0]_0 ,
    ap_done_cache_reg_0,
    gmem0_WREADY);
  output ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output [0:0]E;
  output [7:0]S;
  output [7:0]DI;
  output [7:0]\i_fu_56_reg[14] ;
  output [7:0]\size_read_reg_125_reg[15] ;
  output [30:0]\i_fu_56_reg[30] ;
  output grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg;
  output [0:0]SR;
  output grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_loop_init_int_reg_0;
  input ap_block_pp0_stage0_subdone;
  input [1:0]Q;
  input [0:0]CO;
  input icmp_ln47_reg_136;
  input outStream_empty_n;
  input ap_enable_reg_pp0_iter1;
  input [30:0]\icmp_ln47_reg_136_reg[0] ;
  input [31:0]\icmp_ln47_reg_136_reg[0]_0 ;
  input ap_done_cache_reg_0;
  input gmem0_WREADY;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n_inv;
  wire gmem0_WREADY;
  wire grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg;
  wire grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg;
  wire grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg_0;
  wire [7:0]\i_fu_56_reg[14] ;
  wire \i_fu_56_reg[16]_i_1_n_0 ;
  wire \i_fu_56_reg[16]_i_1_n_1 ;
  wire \i_fu_56_reg[16]_i_1_n_2 ;
  wire \i_fu_56_reg[16]_i_1_n_3 ;
  wire \i_fu_56_reg[16]_i_1_n_4 ;
  wire \i_fu_56_reg[16]_i_1_n_5 ;
  wire \i_fu_56_reg[16]_i_1_n_6 ;
  wire \i_fu_56_reg[16]_i_1_n_7 ;
  wire \i_fu_56_reg[24]_i_1_n_0 ;
  wire \i_fu_56_reg[24]_i_1_n_1 ;
  wire \i_fu_56_reg[24]_i_1_n_2 ;
  wire \i_fu_56_reg[24]_i_1_n_3 ;
  wire \i_fu_56_reg[24]_i_1_n_4 ;
  wire \i_fu_56_reg[24]_i_1_n_5 ;
  wire \i_fu_56_reg[24]_i_1_n_6 ;
  wire \i_fu_56_reg[24]_i_1_n_7 ;
  wire [30:0]\i_fu_56_reg[30] ;
  wire \i_fu_56_reg[30]_i_3_n_3 ;
  wire \i_fu_56_reg[30]_i_3_n_4 ;
  wire \i_fu_56_reg[30]_i_3_n_5 ;
  wire \i_fu_56_reg[30]_i_3_n_6 ;
  wire \i_fu_56_reg[30]_i_3_n_7 ;
  wire \i_fu_56_reg[8]_i_1_n_0 ;
  wire \i_fu_56_reg[8]_i_1_n_1 ;
  wire \i_fu_56_reg[8]_i_1_n_2 ;
  wire \i_fu_56_reg[8]_i_1_n_3 ;
  wire \i_fu_56_reg[8]_i_1_n_4 ;
  wire \i_fu_56_reg[8]_i_1_n_5 ;
  wire \i_fu_56_reg[8]_i_1_n_6 ;
  wire \i_fu_56_reg[8]_i_1_n_7 ;
  wire icmp_ln47_reg_136;
  wire [30:0]\icmp_ln47_reg_136_reg[0] ;
  wire [31:0]\icmp_ln47_reg_136_reg[0]_0 ;
  wire outStream_empty_n;
  wire [30:0]p_0_in;
  wire [7:0]\size_read_reg_125_reg[15] ;
  wire [7:5]\NLW_i_fu_56_reg[30]_i_3_CO_UNCONNECTED ;
  wire [7:6]\NLW_i_fu_56_reg[30]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF0DDD0000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA200FFFFA200A200)) 
    ap_done_cache_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_done_cache_reg_0),
        .I2(gmem0_WREADY),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h4)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(CO),
        .I1(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFAEEEEEEEEEEEEE)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I2(CO),
        .I3(Q[0]),
        .O(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_56[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln47_reg_136_reg[0] [0]),
        .O(\i_fu_56_reg[30] [0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[16]_i_2 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [16]),
        .O(p_0_in[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[16]_i_3 
       (.I0(\icmp_ln47_reg_136_reg[0] [15]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[15]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[16]_i_4 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [14]),
        .O(p_0_in[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[16]_i_5 
       (.I0(\icmp_ln47_reg_136_reg[0] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[13]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[16]_i_6 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [12]),
        .O(p_0_in[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[16]_i_7 
       (.I0(\icmp_ln47_reg_136_reg[0] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[16]_i_8 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [10]),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[16]_i_9 
       (.I0(\icmp_ln47_reg_136_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[24]_i_2 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [24]),
        .O(p_0_in[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[24]_i_3 
       (.I0(\icmp_ln47_reg_136_reg[0] [23]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[23]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[24]_i_4 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [22]),
        .O(p_0_in[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[24]_i_5 
       (.I0(\icmp_ln47_reg_136_reg[0] [21]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[21]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[24]_i_6 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [20]),
        .O(p_0_in[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[24]_i_7 
       (.I0(\icmp_ln47_reg_136_reg[0] [19]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[19]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[24]_i_8 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [18]),
        .O(p_0_in[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[24]_i_9 
       (.I0(\icmp_ln47_reg_136_reg[0] [17]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \i_fu_56[30]_i_1 
       (.I0(CO),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[30]_i_10 
       (.I0(\icmp_ln47_reg_136_reg[0] [25]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[25]));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    \i_fu_56[30]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(CO),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I3(icmp_ln47_reg_136),
        .I4(outStream_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[30]_i_5 
       (.I0(\icmp_ln47_reg_136_reg[0] [30]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[30]_i_6 
       (.I0(\icmp_ln47_reg_136_reg[0] [29]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[29]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[30]_i_7 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [28]),
        .O(p_0_in[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[30]_i_8 
       (.I0(\icmp_ln47_reg_136_reg[0] [27]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[27]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[30]_i_9 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [26]),
        .O(p_0_in[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[8]_i_10 
       (.I0(\icmp_ln47_reg_136_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[8]_i_2 
       (.I0(\icmp_ln47_reg_136_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[8]_i_3 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [8]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[8]_i_4 
       (.I0(\icmp_ln47_reg_136_reg[0] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[8]_i_5 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[8]_i_6 
       (.I0(\icmp_ln47_reg_136_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[5]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[8]_i_7 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_56[8]_i_8 
       (.I0(\icmp_ln47_reg_136_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_56[8]_i_9 
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [2]),
        .O(p_0_in[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_56_reg[16]_i_1 
       (.CI(\i_fu_56_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_fu_56_reg[16]_i_1_n_0 ,\i_fu_56_reg[16]_i_1_n_1 ,\i_fu_56_reg[16]_i_1_n_2 ,\i_fu_56_reg[16]_i_1_n_3 ,\i_fu_56_reg[16]_i_1_n_4 ,\i_fu_56_reg[16]_i_1_n_5 ,\i_fu_56_reg[16]_i_1_n_6 ,\i_fu_56_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_56_reg[30] [16:9]),
        .S(p_0_in[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_56_reg[24]_i_1 
       (.CI(\i_fu_56_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_fu_56_reg[24]_i_1_n_0 ,\i_fu_56_reg[24]_i_1_n_1 ,\i_fu_56_reg[24]_i_1_n_2 ,\i_fu_56_reg[24]_i_1_n_3 ,\i_fu_56_reg[24]_i_1_n_4 ,\i_fu_56_reg[24]_i_1_n_5 ,\i_fu_56_reg[24]_i_1_n_6 ,\i_fu_56_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_56_reg[30] [24:17]),
        .S(p_0_in[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_56_reg[30]_i_3 
       (.CI(\i_fu_56_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_fu_56_reg[30]_i_3_CO_UNCONNECTED [7:5],\i_fu_56_reg[30]_i_3_n_3 ,\i_fu_56_reg[30]_i_3_n_4 ,\i_fu_56_reg[30]_i_3_n_5 ,\i_fu_56_reg[30]_i_3_n_6 ,\i_fu_56_reg[30]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_56_reg[30]_i_3_O_UNCONNECTED [7:6],\i_fu_56_reg[30] [30:25]}),
        .S({1'b0,1'b0,p_0_in[30:25]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_56_reg[8]_i_1 
       (.CI(p_0_in[0]),
        .CI_TOP(1'b0),
        .CO({\i_fu_56_reg[8]_i_1_n_0 ,\i_fu_56_reg[8]_i_1_n_1 ,\i_fu_56_reg[8]_i_1_n_2 ,\i_fu_56_reg[8]_i_1_n_3 ,\i_fu_56_reg[8]_i_1_n_4 ,\i_fu_56_reg[8]_i_1_n_5 ,\i_fu_56_reg[8]_i_1_n_6 ,\i_fu_56_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_56_reg[30] [8:1]),
        .S(p_0_in[8:1]));
  LUT5 #(
    .INIT(32'h44040404)) 
    icmp_ln47_fu_102_p2_carry__0_i_1
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [31]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [30]),
        .I2(\icmp_ln47_reg_136_reg[0] [30]),
        .I3(ap_loop_init_int),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(DI[7]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry__0_i_10
       (.I0(\icmp_ln47_reg_136_reg[0] [28]),
        .I1(\icmp_ln47_reg_136_reg[0] [29]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [28]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [29]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry__0_i_11
       (.I0(\icmp_ln47_reg_136_reg[0] [26]),
        .I1(\icmp_ln47_reg_136_reg[0] [27]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [26]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [27]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry__0_i_12
       (.I0(\icmp_ln47_reg_136_reg[0] [24]),
        .I1(\icmp_ln47_reg_136_reg[0] [25]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [24]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [25]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry__0_i_13
       (.I0(\icmp_ln47_reg_136_reg[0] [22]),
        .I1(\icmp_ln47_reg_136_reg[0] [23]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [22]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [23]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry__0_i_14
       (.I0(\icmp_ln47_reg_136_reg[0] [20]),
        .I1(\icmp_ln47_reg_136_reg[0] [21]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [20]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [21]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry__0_i_15
       (.I0(\icmp_ln47_reg_136_reg[0] [18]),
        .I1(\icmp_ln47_reg_136_reg[0] [19]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [18]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [19]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry__0_i_16
       (.I0(\icmp_ln47_reg_136_reg[0] [16]),
        .I1(\icmp_ln47_reg_136_reg[0] [17]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [16]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [17]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry__0_i_2
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [29]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [28]),
        .I2(\icmp_ln47_reg_136_reg[0] [29]),
        .I3(\icmp_ln47_reg_136_reg[0] [28]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry__0_i_3
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [27]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [26]),
        .I2(\icmp_ln47_reg_136_reg[0] [27]),
        .I3(\icmp_ln47_reg_136_reg[0] [26]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry__0_i_4
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [25]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [24]),
        .I2(\icmp_ln47_reg_136_reg[0] [25]),
        .I3(\icmp_ln47_reg_136_reg[0] [24]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry__0_i_5
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [23]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [22]),
        .I2(\icmp_ln47_reg_136_reg[0] [23]),
        .I3(\icmp_ln47_reg_136_reg[0] [22]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry__0_i_6
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [21]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [20]),
        .I2(\icmp_ln47_reg_136_reg[0] [21]),
        .I3(\icmp_ln47_reg_136_reg[0] [20]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry__0_i_7
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [19]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [18]),
        .I2(\icmp_ln47_reg_136_reg[0] [19]),
        .I3(\icmp_ln47_reg_136_reg[0] [18]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry__0_i_8
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [17]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [16]),
        .I2(\icmp_ln47_reg_136_reg[0] [17]),
        .I3(\icmp_ln47_reg_136_reg[0] [16]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln47_fu_102_p2_carry__0_i_9
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln47_reg_136_reg[0] [30]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [30]),
        .I4(\icmp_ln47_reg_136_reg[0]_0 [31]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry_i_1
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [15]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [14]),
        .I2(\icmp_ln47_reg_136_reg[0] [15]),
        .I3(\icmp_ln47_reg_136_reg[0] [14]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\size_read_reg_125_reg[15] [7]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry_i_10
       (.I0(\icmp_ln47_reg_136_reg[0] [12]),
        .I1(\icmp_ln47_reg_136_reg[0] [13]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [12]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [13]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_56_reg[14] [6]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry_i_11
       (.I0(\icmp_ln47_reg_136_reg[0] [10]),
        .I1(\icmp_ln47_reg_136_reg[0] [11]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [10]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [11]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_56_reg[14] [5]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry_i_12
       (.I0(\icmp_ln47_reg_136_reg[0] [8]),
        .I1(\icmp_ln47_reg_136_reg[0] [9]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [8]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [9]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_56_reg[14] [4]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry_i_13
       (.I0(\icmp_ln47_reg_136_reg[0] [6]),
        .I1(\icmp_ln47_reg_136_reg[0] [7]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [6]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [7]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_56_reg[14] [3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry_i_14
       (.I0(\icmp_ln47_reg_136_reg[0] [4]),
        .I1(\icmp_ln47_reg_136_reg[0] [5]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [4]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [5]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_56_reg[14] [2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry_i_15
       (.I0(\icmp_ln47_reg_136_reg[0] [2]),
        .I1(\icmp_ln47_reg_136_reg[0] [3]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [2]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [3]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_56_reg[14] [1]));
  LUT6 #(
    .INIT(64'h1111842184218421)) 
    icmp_ln47_fu_102_p2_carry_i_16
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [1]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [0]),
        .I2(\icmp_ln47_reg_136_reg[0] [1]),
        .I3(\icmp_ln47_reg_136_reg[0] [0]),
        .I4(ap_loop_init_int),
        .I5(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .O(\i_fu_56_reg[14] [0]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry_i_2
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [13]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [12]),
        .I2(\icmp_ln47_reg_136_reg[0] [13]),
        .I3(\icmp_ln47_reg_136_reg[0] [12]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\size_read_reg_125_reg[15] [6]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry_i_3
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [11]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [10]),
        .I2(\icmp_ln47_reg_136_reg[0] [11]),
        .I3(\icmp_ln47_reg_136_reg[0] [10]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\size_read_reg_125_reg[15] [5]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry_i_4
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [9]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [8]),
        .I2(\icmp_ln47_reg_136_reg[0] [9]),
        .I3(\icmp_ln47_reg_136_reg[0] [8]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\size_read_reg_125_reg[15] [4]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry_i_5
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [7]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [6]),
        .I2(\icmp_ln47_reg_136_reg[0] [7]),
        .I3(\icmp_ln47_reg_136_reg[0] [6]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\size_read_reg_125_reg[15] [3]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry_i_6
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [5]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [4]),
        .I2(\icmp_ln47_reg_136_reg[0] [5]),
        .I3(\icmp_ln47_reg_136_reg[0] [4]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\size_read_reg_125_reg[15] [2]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry_i_7
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [3]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [2]),
        .I2(\icmp_ln47_reg_136_reg[0] [3]),
        .I3(\icmp_ln47_reg_136_reg[0] [2]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\size_read_reg_125_reg[15] [1]));
  LUT6 #(
    .INIT(64'hEEEE0A8E0A8E0A8E)) 
    icmp_ln47_fu_102_p2_carry_i_8
       (.I0(\icmp_ln47_reg_136_reg[0]_0 [1]),
        .I1(\icmp_ln47_reg_136_reg[0]_0 [0]),
        .I2(\icmp_ln47_reg_136_reg[0] [1]),
        .I3(\icmp_ln47_reg_136_reg[0] [0]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\size_read_reg_125_reg[15] [0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln47_fu_102_p2_carry_i_9
       (.I0(\icmp_ln47_reg_136_reg[0] [14]),
        .I1(\icmp_ln47_reg_136_reg[0] [15]),
        .I2(\icmp_ln47_reg_136_reg[0]_0 [14]),
        .I3(\icmp_ln47_reg_136_reg[0]_0 [15]),
        .I4(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_56_reg[14] [7]));
  LUT3 #(
    .INIT(8'hDF)) 
    mem_reg_i_5
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(outStream_empty_n),
        .I2(icmp_ln47_reg_136),
        .O(ap_enable_reg_pp0_iter1_reg));
endmodule

(* ORIG_REF_NAME = "mmul_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe_sequential_init_16
   (ap_rst_n_inv_reg,
    D,
    indvar_flatten26_fu_116,
    E,
    address0,
    add_ln33_fu_1062_p2,
    add_ln32_1_fu_616_p2,
    address15,
    \j_fu_108_reg[4] ,
    grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_ready,
    \ap_CS_fsm_reg[3] ,
    mOutPtr0,
    pop,
    ADDRARDADDR,
    ap_loop_init_int_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg,
    ap_block_pp0_stage0_subdone,
    grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg,
    grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg,
    ap_done_cache_reg_0,
    Q,
    compute_mm_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    ram0_reg_bram_0,
    ram0_reg_bram_0_0,
    ram0_reg_bram_0_1,
    ram0_reg_bram_0_2,
    ram0_reg_bram_0_3,
    ram0_reg_bram_0_4,
    j_fu_108,
    \indvar_flatten26_fu_116_reg[4] ,
    \indvar_flatten26_fu_116_reg[4]_0 ,
    \indvar_flatten26_fu_116_reg[4]_1 ,
    \indvar_flatten26_fu_116_reg[4]_2 ,
    \indvar_flatten26_fu_116_reg[4]_3 ,
    ram0_reg_bram_0_5,
    ram0_reg_bram_0_6,
    \indvar_flatten26_fu_116_reg[8] ,
    \indvar_flatten26_fu_116_reg[8]_0 ,
    \indvar_flatten26_fu_116_reg[8]_1 ,
    \indvar_flatten26_fu_116_reg[8]_2 ,
    \indvar_flatten26_fu_116_reg[5] ,
    \indvar_flatten26_fu_116_reg[5]_0 ,
    start_once_reg,
    start_for_compute_mm_U0_full_n,
    full_n_reg,
    ap_start);
  output ap_rst_n_inv_reg;
  output [1:0]D;
  output indvar_flatten26_fu_116;
  output [0:0]E;
  output [3:0]address0;
  output [4:0]add_ln33_fu_1062_p2;
  output [8:0]add_ln32_1_fu_616_p2;
  output [3:0]address15;
  output [4:0]\j_fu_108_reg[4] ;
  output grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_ready;
  output \ap_CS_fsm_reg[3] ;
  output mOutPtr0;
  output pop;
  output [0:0]ADDRARDADDR;
  output ap_loop_init_int_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_block_pp0_stage0_subdone;
  input grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg;
  input grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg;
  input ap_done_cache_reg_0;
  input [2:0]Q;
  input compute_mm_U0_ap_start;
  input \ap_CS_fsm_reg[0] ;
  input [3:0]ram0_reg_bram_0;
  input ram0_reg_bram_0_0;
  input ram0_reg_bram_0_1;
  input ram0_reg_bram_0_2;
  input ram0_reg_bram_0_3;
  input ram0_reg_bram_0_4;
  input [4:0]j_fu_108;
  input \indvar_flatten26_fu_116_reg[4] ;
  input \indvar_flatten26_fu_116_reg[4]_0 ;
  input \indvar_flatten26_fu_116_reg[4]_1 ;
  input \indvar_flatten26_fu_116_reg[4]_2 ;
  input \indvar_flatten26_fu_116_reg[4]_3 ;
  input ram0_reg_bram_0_5;
  input ram0_reg_bram_0_6;
  input \indvar_flatten26_fu_116_reg[8] ;
  input \indvar_flatten26_fu_116_reg[8]_0 ;
  input \indvar_flatten26_fu_116_reg[8]_1 ;
  input \indvar_flatten26_fu_116_reg[8]_2 ;
  input \indvar_flatten26_fu_116_reg[5] ;
  input \indvar_flatten26_fu_116_reg[5]_0 ;
  input start_once_reg;
  input start_for_compute_mm_U0_full_n;
  input full_n_reg;
  input ap_start;

  wire [0:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [8:0]add_ln32_1_fu_616_p2;
  wire [4:0]add_ln33_fu_1062_p2;
  wire [3:0]address0;
  wire [3:0]address15;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_start;
  wire compute_mm_U0_ap_start;
  wire full_n_reg;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_ready;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg;
  wire indvar_flatten26_fu_116;
  wire \indvar_flatten26_fu_116_reg[4] ;
  wire \indvar_flatten26_fu_116_reg[4]_0 ;
  wire \indvar_flatten26_fu_116_reg[4]_1 ;
  wire \indvar_flatten26_fu_116_reg[4]_2 ;
  wire \indvar_flatten26_fu_116_reg[4]_3 ;
  wire \indvar_flatten26_fu_116_reg[5] ;
  wire \indvar_flatten26_fu_116_reg[5]_0 ;
  wire \indvar_flatten26_fu_116_reg[8] ;
  wire \indvar_flatten26_fu_116_reg[8]_0 ;
  wire \indvar_flatten26_fu_116_reg[8]_1 ;
  wire \indvar_flatten26_fu_116_reg[8]_2 ;
  wire [4:0]j_fu_108;
  wire [4:0]\j_fu_108_reg[4] ;
  wire mOutPtr0;
  wire pop;
  wire [3:0]ram0_reg_bram_0;
  wire ram0_reg_bram_0_0;
  wire ram0_reg_bram_0_1;
  wire ram0_reg_bram_0_2;
  wire ram0_reg_bram_0_3;
  wire ram0_reg_bram_0_4;
  wire ram0_reg_bram_0_5;
  wire ram0_reg_bram_0_6;
  wire ram6_reg_i_6_n_0;
  wire start_for_compute_mm_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h4444F444F4F4F4F4)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(compute_mm_U0_ap_start),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_done_cache),
        .I4(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0DDD0000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__1
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I1(ap_done_cache_reg_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5454040454040404)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg),
        .I4(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFAEEEEE)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(ap_loop_init_int),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    empty_n_i_2__18
       (.I0(pop),
        .I1(start_once_reg),
        .I2(start_for_compute_mm_U0_full_n),
        .I3(full_n_reg),
        .I4(ap_start),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFAAFBAA)) 
    grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg),
        .I3(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_112[3]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_init_int),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten26_fu_116[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten26_fu_116_reg[4]_0 ),
        .O(add_ln32_1_fu_616_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten26_fu_116[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten26_fu_116_reg[4]_0 ),
        .I2(\indvar_flatten26_fu_116_reg[4]_1 ),
        .O(add_ln32_1_fu_616_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten26_fu_116[2]_i_1 
       (.I0(\indvar_flatten26_fu_116_reg[4]_0 ),
        .I1(\indvar_flatten26_fu_116_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten26_fu_116_reg[4] ),
        .O(add_ln32_1_fu_616_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten26_fu_116[3]_i_1 
       (.I0(\indvar_flatten26_fu_116_reg[4]_1 ),
        .I1(\indvar_flatten26_fu_116_reg[4]_0 ),
        .I2(\indvar_flatten26_fu_116_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten26_fu_116_reg[4]_2 ),
        .O(add_ln32_1_fu_616_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \indvar_flatten26_fu_116[4]_i_1 
       (.I0(\indvar_flatten26_fu_116_reg[4] ),
        .I1(\indvar_flatten26_fu_116_reg[4]_0 ),
        .I2(\indvar_flatten26_fu_116_reg[4]_1 ),
        .I3(\indvar_flatten26_fu_116_reg[4]_2 ),
        .I4(ram6_reg_i_6_n_0),
        .I5(\indvar_flatten26_fu_116_reg[4]_3 ),
        .O(add_ln32_1_fu_616_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten26_fu_116[5]_i_1 
       (.I0(\indvar_flatten26_fu_116_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten26_fu_116_reg[5]_0 ),
        .O(add_ln32_1_fu_616_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten26_fu_116[6]_i_1 
       (.I0(\indvar_flatten26_fu_116_reg[8]_0 ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten26_fu_116_reg[8]_1 ),
        .O(add_ln32_1_fu_616_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten26_fu_116[7]_i_1 
       (.I0(\indvar_flatten26_fu_116_reg[8]_0 ),
        .I1(\indvar_flatten26_fu_116_reg[8]_1 ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten26_fu_116_reg[8] ),
        .O(add_ln32_1_fu_616_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hC800)) 
    \indvar_flatten26_fu_116[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .O(indvar_flatten26_fu_116));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \indvar_flatten26_fu_116[8]_i_2 
       (.I0(\indvar_flatten26_fu_116_reg[8] ),
        .I1(\indvar_flatten26_fu_116_reg[8]_0 ),
        .I2(\indvar_flatten26_fu_116_reg[8]_1 ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten26_fu_116_reg[8]_2 ),
        .O(add_ln32_1_fu_616_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \j_fu_108[0]_i_1 
       (.I0(j_fu_108[0]),
        .I1(ap_loop_init_int),
        .O(add_ln33_fu_1062_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_108[1]_i_1 
       (.I0(j_fu_108[0]),
        .I1(ap_loop_init_int),
        .I2(j_fu_108[1]),
        .O(add_ln33_fu_1062_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h1230)) 
    \j_fu_108[2]_i_1 
       (.I0(j_fu_108[1]),
        .I1(ap_loop_init_int),
        .I2(j_fu_108[2]),
        .I3(j_fu_108[0]),
        .O(add_ln33_fu_1062_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_108[3]_i_1 
       (.I0(j_fu_108[1]),
        .I1(j_fu_108[0]),
        .I2(j_fu_108[2]),
        .I3(ap_loop_init_int),
        .I4(j_fu_108[3]),
        .O(add_ln33_fu_1062_p2[3]));
  LUT6 #(
    .INIT(64'h7FFE000080000000)) 
    \j_fu_108[4]_i_1 
       (.I0(j_fu_108[2]),
        .I1(j_fu_108[0]),
        .I2(j_fu_108[3]),
        .I3(j_fu_108[1]),
        .I4(ram6_reg_i_6_n_0),
        .I5(j_fu_108[4]),
        .O(add_ln33_fu_1062_p2[4]));
  LUT6 #(
    .INIT(64'h8888008000800080)) 
    \mOutPtr[1]_i_3__0 
       (.I0(compute_mm_U0_ap_start),
        .I1(Q[2]),
        .I2(ap_done_cache),
        .I3(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I4(ap_done_cache_reg_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000A6AAA6AAA6AA)) 
    ram0_reg_bram_0_i_11
       (.I0(ram0_reg_bram_0_6),
        .I1(ram0_reg_bram_0_2),
        .I2(ram0_reg_bram_0_1),
        .I3(ram0_reg_bram_0_5),
        .I4(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(address15[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h009A9A9A)) 
    ram0_reg_bram_0_i_12
       (.I0(ram0_reg_bram_0_5),
        .I1(ram0_reg_bram_0_1),
        .I2(ram0_reg_bram_0_2),
        .I3(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address15[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    ram0_reg_bram_0_i_13
       (.I0(ram0_reg_bram_0_2),
        .I1(ram0_reg_bram_0_1),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(address15[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ram0_reg_bram_0_i_14
       (.I0(ram0_reg_bram_0_0),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(address15[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h0CCCAAAA)) 
    ram0_reg_bram_0_i_3
       (.I0(ram0_reg_bram_0[3]),
        .I1(ram0_reg_bram_0_4),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address0[3]));
  LUT5 #(
    .INIT(32'h0CCCAAAA)) 
    ram0_reg_bram_0_i_4
       (.I0(ram0_reg_bram_0[2]),
        .I1(ram0_reg_bram_0_3),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address0[2]));
  LUT6 #(
    .INIT(64'h00C3C3C3AAAAAAAA)) 
    ram0_reg_bram_0_i_5
       (.I0(ram0_reg_bram_0[1]),
        .I1(ram0_reg_bram_0_1),
        .I2(ram0_reg_bram_0_2),
        .I3(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[2]),
        .O(address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h0CCCAAAA)) 
    ram0_reg_bram_0_i_6
       (.I0(ram0_reg_bram_0[0]),
        .I1(ram0_reg_bram_0_0),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address0[0]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    ram6_reg_i_1
       (.I0(j_fu_108[0]),
        .I1(j_fu_108[2]),
        .I2(j_fu_108[3]),
        .I3(j_fu_108[1]),
        .I4(ram6_reg_i_6_n_0),
        .I5(j_fu_108[4]),
        .O(ADDRARDADDR));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram6_reg_i_2
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(j_fu_108[3]),
        .O(\j_fu_108_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram6_reg_i_3
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(j_fu_108[2]),
        .O(\j_fu_108_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram6_reg_i_4
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(j_fu_108[1]),
        .O(\j_fu_108_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram6_reg_i_5
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(j_fu_108[0]),
        .O(\j_fu_108_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram6_reg_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .O(ram6_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    ram7_reg_i_1
       (.I0(j_fu_108[4]),
        .I1(ram6_reg_i_6_n_0),
        .I2(j_fu_108[1]),
        .I3(j_fu_108[3]),
        .I4(j_fu_108[2]),
        .I5(j_fu_108[0]),
        .O(\j_fu_108_reg[4] [4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \select_ln32_reg_1265[4]_i_1 
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_32_3_VITIS_LOOP_33_4_fu_44_ap_start_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .O(E));
endmodule

(* ORIG_REF_NAME = "mmul_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe_sequential_init_2
   (SR,
    grp_read_input_Pipeline_mem_rd_fu_82_ap_ready,
    D,
    E,
    S,
    DI,
    \i_fu_54_reg[14] ,
    \i_fu_54_reg[14]_0 ,
    \i_fu_54_reg[30] ,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[73] ,
    ap_sync_read_input_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg,
    ap_done_cache_reg_0,
    inStream1_full_n,
    CO,
    ap_done_reg1,
    Q,
    \ap_CS_fsm_reg[0] ,
    size_c_full_n,
    ap_enable_reg_pp0_iter1,
    gmem0_RVALID,
    icmp_ln12_reg_133,
    \icmp_ln12_reg_133_reg[0] ,
    size,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_start,
    start_once_reg_reg,
    start_for_compute_mm_U0_full_n,
    start_once_reg_reg_0,
    ap_loop_init_int_reg_0);
  output [0:0]SR;
  output grp_read_input_Pipeline_mem_rd_fu_82_ap_ready;
  output [1:0]D;
  output [0:0]E;
  output [7:0]S;
  output [7:0]DI;
  output [7:0]\i_fu_54_reg[14] ;
  output [7:0]\i_fu_54_reg[14]_0 ;
  output [30:0]\i_fu_54_reg[30] ;
  output ap_enable_reg_pp0_iter2_reg;
  output \ap_CS_fsm_reg[73] ;
  output ap_sync_read_input_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg;
  input ap_done_cache_reg_0;
  input inStream1_full_n;
  input [0:0]CO;
  input ap_done_reg1;
  input [2:0]Q;
  input \ap_CS_fsm_reg[0] ;
  input size_c_full_n;
  input ap_enable_reg_pp0_iter1;
  input gmem0_RVALID;
  input icmp_ln12_reg_133;
  input [30:0]\icmp_ln12_reg_133_reg[0] ;
  input [31:0]size;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_start;
  input start_once_reg_reg;
  input start_for_compute_mm_U0_full_n;
  input start_once_reg_reg_0;
  input ap_loop_init_int_reg_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[73] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_read_input_U0_ap_ready;
  wire gmem0_RVALID;
  wire grp_read_input_Pipeline_mem_rd_fu_82_ap_ready;
  wire grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg;
  wire \i_fu_54[30]_i_4_n_0 ;
  wire [7:0]\i_fu_54_reg[14] ;
  wire [7:0]\i_fu_54_reg[14]_0 ;
  wire \i_fu_54_reg[16]_i_1_n_0 ;
  wire \i_fu_54_reg[16]_i_1_n_1 ;
  wire \i_fu_54_reg[16]_i_1_n_2 ;
  wire \i_fu_54_reg[16]_i_1_n_3 ;
  wire \i_fu_54_reg[16]_i_1_n_4 ;
  wire \i_fu_54_reg[16]_i_1_n_5 ;
  wire \i_fu_54_reg[16]_i_1_n_6 ;
  wire \i_fu_54_reg[16]_i_1_n_7 ;
  wire \i_fu_54_reg[24]_i_1_n_0 ;
  wire \i_fu_54_reg[24]_i_1_n_1 ;
  wire \i_fu_54_reg[24]_i_1_n_2 ;
  wire \i_fu_54_reg[24]_i_1_n_3 ;
  wire \i_fu_54_reg[24]_i_1_n_4 ;
  wire \i_fu_54_reg[24]_i_1_n_5 ;
  wire \i_fu_54_reg[24]_i_1_n_6 ;
  wire \i_fu_54_reg[24]_i_1_n_7 ;
  wire [30:0]\i_fu_54_reg[30] ;
  wire \i_fu_54_reg[30]_i_3_n_3 ;
  wire \i_fu_54_reg[30]_i_3_n_4 ;
  wire \i_fu_54_reg[30]_i_3_n_5 ;
  wire \i_fu_54_reg[30]_i_3_n_6 ;
  wire \i_fu_54_reg[30]_i_3_n_7 ;
  wire \i_fu_54_reg[8]_i_1_n_0 ;
  wire \i_fu_54_reg[8]_i_1_n_1 ;
  wire \i_fu_54_reg[8]_i_1_n_2 ;
  wire \i_fu_54_reg[8]_i_1_n_3 ;
  wire \i_fu_54_reg[8]_i_1_n_4 ;
  wire \i_fu_54_reg[8]_i_1_n_5 ;
  wire \i_fu_54_reg[8]_i_1_n_6 ;
  wire \i_fu_54_reg[8]_i_1_n_7 ;
  wire icmp_ln12_reg_133;
  wire [30:0]\icmp_ln12_reg_133_reg[0] ;
  wire inStream1_full_n;
  wire [30:0]p_0_in;
  wire [31:0]size;
  wire size_c_full_n;
  wire start_for_compute_mm_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire [7:5]\NLW_i_fu_54_reg[30]_i_3_CO_UNCONNECTED ;
  wire [7:6]\NLW_i_fu_54_reg[30]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(size_c_full_n),
        .I3(Q[2]),
        .I4(\ap_CS_fsm[0]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hD000D000FFFFD000)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_done_cache_reg_0),
        .I1(inStream1_full_n),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(\i_fu_54[30]_i_4_n_0 ),
        .I4(ap_done_cache),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(ap_done_reg1),
        .I1(ap_done_cache),
        .I2(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hD000FFFFD000D000)) 
    ap_done_cache_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(inStream1_full_n),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(\i_fu_54[30]_i_4_n_0 ),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'h40004040)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(\i_fu_54[30]_i_4_n_0 ),
        .I2(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I3(inStream1_full_n),
        .I4(ap_done_cache_reg_0),
        .O(grp_read_input_Pipeline_mem_rd_fu_82_ap_ready));
  LUT6 #(
    .INIT(64'hFFEEAEEEEEEEEEEE)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(ap_loop_init_int),
        .I2(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(\i_fu_54[30]_i_4_n_0 ),
        .O(ap_loop_init_int_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF88A8)) 
    ap_sync_reg_read_input_U0_ap_ready_i_1
       (.I0(Q[2]),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .I3(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I4(start_once_reg_reg),
        .O(ap_sync_read_input_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F020F0)) 
    grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(inStream1_full_n),
        .I2(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I3(\i_fu_54[30]_i_4_n_0 ),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_54[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln12_reg_133_reg[0] [0]),
        .O(\i_fu_54_reg[30] [0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[16]_i_2 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [16]),
        .O(p_0_in[16]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[16]_i_3 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [15]),
        .O(p_0_in[15]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[16]_i_4 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [14]),
        .O(p_0_in[14]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[16]_i_5 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [13]),
        .O(p_0_in[13]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[16]_i_6 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [12]),
        .O(p_0_in[12]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[16]_i_7 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [11]),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[16]_i_8 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [10]),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[16]_i_9 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [9]),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[24]_i_2 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [24]),
        .O(p_0_in[24]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[24]_i_3 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [23]),
        .O(p_0_in[23]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[24]_i_4 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [22]),
        .O(p_0_in[22]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[24]_i_5 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [21]),
        .O(p_0_in[21]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[24]_i_6 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [20]),
        .O(p_0_in[20]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[24]_i_7 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [19]),
        .O(p_0_in[19]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[24]_i_8 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [18]),
        .O(p_0_in[18]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[24]_i_9 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [17]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'h0000880800000000)) 
    \i_fu_54[30]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(inStream1_full_n),
        .I4(CO),
        .I5(\i_fu_54[30]_i_4_n_0 ),
        .O(SR));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[30]_i_10 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    \i_fu_54[30]_i_2 
       (.I0(CO),
        .I1(\i_fu_54[30]_i_4_n_0 ),
        .I2(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I3(inStream1_full_n),
        .I4(ap_done_cache_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'hDF)) 
    \i_fu_54[30]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem0_RVALID),
        .I2(icmp_ln12_reg_133),
        .O(\i_fu_54[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_54[30]_i_5 
       (.I0(\icmp_ln12_reg_133_reg[0] [30]),
        .I1(ap_loop_init_int),
        .I2(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[30]_i_6 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [29]),
        .O(p_0_in[29]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[30]_i_7 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [28]),
        .O(p_0_in[28]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[30]_i_8 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [27]),
        .O(p_0_in[27]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[30]_i_9 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [26]),
        .O(p_0_in[26]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[8]_i_10 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_54[8]_i_2 
       (.I0(\icmp_ln12_reg_133_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[8]_i_3 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [8]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[8]_i_4 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [7]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[8]_i_5 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[8]_i_6 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [5]),
        .O(p_0_in[5]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[8]_i_7 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[8]_i_8 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [3]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_54[8]_i_9 
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [2]),
        .O(p_0_in[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_54_reg[16]_i_1 
       (.CI(\i_fu_54_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_fu_54_reg[16]_i_1_n_0 ,\i_fu_54_reg[16]_i_1_n_1 ,\i_fu_54_reg[16]_i_1_n_2 ,\i_fu_54_reg[16]_i_1_n_3 ,\i_fu_54_reg[16]_i_1_n_4 ,\i_fu_54_reg[16]_i_1_n_5 ,\i_fu_54_reg[16]_i_1_n_6 ,\i_fu_54_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_54_reg[30] [16:9]),
        .S(p_0_in[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_54_reg[24]_i_1 
       (.CI(\i_fu_54_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_fu_54_reg[24]_i_1_n_0 ,\i_fu_54_reg[24]_i_1_n_1 ,\i_fu_54_reg[24]_i_1_n_2 ,\i_fu_54_reg[24]_i_1_n_3 ,\i_fu_54_reg[24]_i_1_n_4 ,\i_fu_54_reg[24]_i_1_n_5 ,\i_fu_54_reg[24]_i_1_n_6 ,\i_fu_54_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_54_reg[30] [24:17]),
        .S(p_0_in[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_54_reg[30]_i_3 
       (.CI(\i_fu_54_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_fu_54_reg[30]_i_3_CO_UNCONNECTED [7:5],\i_fu_54_reg[30]_i_3_n_3 ,\i_fu_54_reg[30]_i_3_n_4 ,\i_fu_54_reg[30]_i_3_n_5 ,\i_fu_54_reg[30]_i_3_n_6 ,\i_fu_54_reg[30]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_54_reg[30]_i_3_O_UNCONNECTED [7:6],\i_fu_54_reg[30] [30:25]}),
        .S({1'b0,1'b0,p_0_in[30:25]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_54_reg[8]_i_1 
       (.CI(p_0_in[0]),
        .CI_TOP(1'b0),
        .CO({\i_fu_54_reg[8]_i_1_n_0 ,\i_fu_54_reg[8]_i_1_n_1 ,\i_fu_54_reg[8]_i_1_n_2 ,\i_fu_54_reg[8]_i_1_n_3 ,\i_fu_54_reg[8]_i_1_n_4 ,\i_fu_54_reg[8]_i_1_n_5 ,\i_fu_54_reg[8]_i_1_n_6 ,\i_fu_54_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_54_reg[30] [8:1]),
        .S(p_0_in[8:1]));
  LUT5 #(
    .INIT(32'h44040404)) 
    icmp_ln12_fu_98_p2_carry__0_i_1
       (.I0(size[31]),
        .I1(size[30]),
        .I2(\icmp_ln12_reg_133_reg[0] [30]),
        .I3(ap_loop_init_int),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(DI[7]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry__0_i_10
       (.I0(\icmp_ln12_reg_133_reg[0] [28]),
        .I1(\icmp_ln12_reg_133_reg[0] [29]),
        .I2(size[28]),
        .I3(size[29]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry__0_i_11
       (.I0(\icmp_ln12_reg_133_reg[0] [26]),
        .I1(\icmp_ln12_reg_133_reg[0] [27]),
        .I2(size[26]),
        .I3(size[27]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry__0_i_12
       (.I0(\icmp_ln12_reg_133_reg[0] [24]),
        .I1(\icmp_ln12_reg_133_reg[0] [25]),
        .I2(size[24]),
        .I3(size[25]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry__0_i_13
       (.I0(\icmp_ln12_reg_133_reg[0] [22]),
        .I1(\icmp_ln12_reg_133_reg[0] [23]),
        .I2(size[22]),
        .I3(size[23]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry__0_i_14
       (.I0(\icmp_ln12_reg_133_reg[0] [20]),
        .I1(\icmp_ln12_reg_133_reg[0] [21]),
        .I2(size[20]),
        .I3(size[21]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry__0_i_15
       (.I0(\icmp_ln12_reg_133_reg[0] [18]),
        .I1(\icmp_ln12_reg_133_reg[0] [19]),
        .I2(size[18]),
        .I3(size[19]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry__0_i_16
       (.I0(\icmp_ln12_reg_133_reg[0] [16]),
        .I1(\icmp_ln12_reg_133_reg[0] [17]),
        .I2(size[16]),
        .I3(size[17]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry__0_i_2
       (.I0(\icmp_ln12_reg_133_reg[0] [28]),
        .I1(size[28]),
        .I2(\icmp_ln12_reg_133_reg[0] [29]),
        .I3(size[29]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry__0_i_3
       (.I0(\icmp_ln12_reg_133_reg[0] [26]),
        .I1(size[26]),
        .I2(\icmp_ln12_reg_133_reg[0] [27]),
        .I3(size[27]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry__0_i_4
       (.I0(\icmp_ln12_reg_133_reg[0] [24]),
        .I1(size[24]),
        .I2(\icmp_ln12_reg_133_reg[0] [25]),
        .I3(size[25]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry__0_i_5
       (.I0(\icmp_ln12_reg_133_reg[0] [22]),
        .I1(size[22]),
        .I2(\icmp_ln12_reg_133_reg[0] [23]),
        .I3(size[23]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry__0_i_6
       (.I0(\icmp_ln12_reg_133_reg[0] [20]),
        .I1(size[20]),
        .I2(\icmp_ln12_reg_133_reg[0] [21]),
        .I3(size[21]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry__0_i_7
       (.I0(\icmp_ln12_reg_133_reg[0] [18]),
        .I1(size[18]),
        .I2(\icmp_ln12_reg_133_reg[0] [19]),
        .I3(size[19]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry__0_i_8
       (.I0(\icmp_ln12_reg_133_reg[0] [16]),
        .I1(size[16]),
        .I2(\icmp_ln12_reg_133_reg[0] [17]),
        .I3(size[17]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln12_fu_98_p2_carry__0_i_9
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln12_reg_133_reg[0] [30]),
        .I3(size[30]),
        .I4(size[31]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry_i_1
       (.I0(\icmp_ln12_reg_133_reg[0] [14]),
        .I1(size[14]),
        .I2(\icmp_ln12_reg_133_reg[0] [15]),
        .I3(size[15]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_54_reg[14]_0 [7]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry_i_10
       (.I0(\icmp_ln12_reg_133_reg[0] [12]),
        .I1(\icmp_ln12_reg_133_reg[0] [13]),
        .I2(size[12]),
        .I3(size[13]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(\i_fu_54_reg[14] [6]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry_i_11
       (.I0(\icmp_ln12_reg_133_reg[0] [10]),
        .I1(\icmp_ln12_reg_133_reg[0] [11]),
        .I2(size[10]),
        .I3(size[11]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(\i_fu_54_reg[14] [5]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry_i_12
       (.I0(\icmp_ln12_reg_133_reg[0] [8]),
        .I1(\icmp_ln12_reg_133_reg[0] [9]),
        .I2(size[8]),
        .I3(size[9]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(\i_fu_54_reg[14] [4]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry_i_13
       (.I0(\icmp_ln12_reg_133_reg[0] [6]),
        .I1(\icmp_ln12_reg_133_reg[0] [7]),
        .I2(size[6]),
        .I3(size[7]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(\i_fu_54_reg[14] [3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry_i_14
       (.I0(\icmp_ln12_reg_133_reg[0] [4]),
        .I1(\icmp_ln12_reg_133_reg[0] [5]),
        .I2(size[4]),
        .I3(size[5]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(\i_fu_54_reg[14] [2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry_i_15
       (.I0(\icmp_ln12_reg_133_reg[0] [2]),
        .I1(\icmp_ln12_reg_133_reg[0] [3]),
        .I2(size[2]),
        .I3(size[3]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(\i_fu_54_reg[14] [1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln12_fu_98_p2_carry_i_16
       (.I0(size[1]),
        .I1(size[0]),
        .I2(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln12_reg_133_reg[0] [0]),
        .I5(\icmp_ln12_reg_133_reg[0] [1]),
        .O(\i_fu_54_reg[14] [0]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry_i_2
       (.I0(\icmp_ln12_reg_133_reg[0] [12]),
        .I1(size[12]),
        .I2(\icmp_ln12_reg_133_reg[0] [13]),
        .I3(size[13]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_54_reg[14]_0 [6]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry_i_3
       (.I0(\icmp_ln12_reg_133_reg[0] [10]),
        .I1(size[10]),
        .I2(\icmp_ln12_reg_133_reg[0] [11]),
        .I3(size[11]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_54_reg[14]_0 [5]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry_i_4
       (.I0(\icmp_ln12_reg_133_reg[0] [8]),
        .I1(size[8]),
        .I2(\icmp_ln12_reg_133_reg[0] [9]),
        .I3(size[9]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_54_reg[14]_0 [4]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry_i_5
       (.I0(\icmp_ln12_reg_133_reg[0] [6]),
        .I1(size[6]),
        .I2(\icmp_ln12_reg_133_reg[0] [7]),
        .I3(size[7]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_54_reg[14]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry_i_6
       (.I0(\icmp_ln12_reg_133_reg[0] [4]),
        .I1(size[4]),
        .I2(\icmp_ln12_reg_133_reg[0] [5]),
        .I3(size[5]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_54_reg[14]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry_i_7
       (.I0(\icmp_ln12_reg_133_reg[0] [2]),
        .I1(size[2]),
        .I2(\icmp_ln12_reg_133_reg[0] [3]),
        .I3(size[3]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_54_reg[14]_0 [1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln12_fu_98_p2_carry_i_8
       (.I0(\icmp_ln12_reg_133_reg[0] [0]),
        .I1(size[0]),
        .I2(\icmp_ln12_reg_133_reg[0] [1]),
        .I3(size[1]),
        .I4(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_54_reg[14]_0 [0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln12_fu_98_p2_carry_i_9
       (.I0(\icmp_ln12_reg_133_reg[0] [14]),
        .I1(\icmp_ln12_reg_133_reg[0] [15]),
        .I2(size[14]),
        .I3(size[15]),
        .I4(ap_loop_init_int),
        .I5(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .O(\i_fu_54_reg[14] [7]));
  LUT6 #(
    .INIT(64'h7777777700700000)) 
    start_once_reg_i_1
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[0]_i_3_n_0 ),
        .I2(ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_compute_mm_U0_full_n),
        .I5(start_once_reg_reg_0),
        .O(\ap_CS_fsm_reg[73] ));
endmodule

(* ORIG_REF_NAME = "mmul_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe_sequential_init_32
   (ap_rst_n_inv_reg,
    D,
    E,
    indvar_flatten_fu_62,
    add_ln26_fu_192_p2,
    add_ln25_1_fu_130_p2,
    \i_fu_58_reg[1] ,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n_inv,
    ap_clk,
    grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg,
    inStream1_empty_n,
    inStream2_empty_n,
    \i_fu_58_reg[3] ,
    Q,
    compute_mm_U0_ap_start,
    \indvar_flatten_fu_62_reg[5] ,
    \indvar_flatten_fu_62_reg[8] ,
    \indvar_flatten_fu_62_reg[4] ,
    \indvar_flatten_fu_62_reg[4]_0 ,
    \indvar_flatten_fu_62_reg[4]_1 ,
    \indvar_flatten_fu_62_reg[8]_0 ,
    \indvar_flatten_fu_62_reg[8]_1 ,
    \indvar_flatten_fu_62_reg[4]_2 ,
    \indvar_flatten_fu_62_reg[4]_3 ,
    j_fu_54,
    \add_ln27_reg_242_reg[4] ,
    \add_ln27_reg_242_reg[5] ,
    \add_ln27_reg_242_reg[6] ,
    \add_ln27_reg_242_reg[7] ,
    \indvar_flatten_fu_62_reg[8]_2 ,
    \indvar_flatten_fu_62_reg[5]_0 );
  output ap_rst_n_inv_reg;
  output [1:0]D;
  output [0:0]E;
  output indvar_flatten_fu_62;
  output [4:0]add_ln26_fu_192_p2;
  output [8:0]add_ln25_1_fu_130_p2;
  output [7:0]\i_fu_58_reg[1] ;
  output \ap_CS_fsm_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg;
  input inStream1_empty_n;
  input inStream2_empty_n;
  input \i_fu_58_reg[3] ;
  input [1:0]Q;
  input compute_mm_U0_ap_start;
  input \indvar_flatten_fu_62_reg[5] ;
  input \indvar_flatten_fu_62_reg[8] ;
  input \indvar_flatten_fu_62_reg[4] ;
  input \indvar_flatten_fu_62_reg[4]_0 ;
  input \indvar_flatten_fu_62_reg[4]_1 ;
  input \indvar_flatten_fu_62_reg[8]_0 ;
  input \indvar_flatten_fu_62_reg[8]_1 ;
  input \indvar_flatten_fu_62_reg[4]_2 ;
  input \indvar_flatten_fu_62_reg[4]_3 ;
  input [4:0]j_fu_54;
  input \add_ln27_reg_242_reg[4] ;
  input \add_ln27_reg_242_reg[5] ;
  input \add_ln27_reg_242_reg[6] ;
  input \add_ln27_reg_242_reg[7] ;
  input \indvar_flatten_fu_62_reg[8]_2 ;
  input \indvar_flatten_fu_62_reg[5]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [8:0]add_ln25_1_fu_130_p2;
  wire [4:0]add_ln26_fu_192_p2;
  wire \add_ln27_reg_242_reg[4] ;
  wire \add_ln27_reg_242_reg[5] ;
  wire \add_ln27_reg_242_reg[6] ;
  wire \add_ln27_reg_242_reg[7] ;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire compute_mm_U0_ap_start;
  wire grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg;
  wire [7:0]\i_fu_58_reg[1] ;
  wire \i_fu_58_reg[3] ;
  wire inStream1_empty_n;
  wire inStream2_empty_n;
  wire indvar_flatten_fu_62;
  wire \indvar_flatten_fu_62[4]_i_2_n_0 ;
  wire \indvar_flatten_fu_62[8]_i_3_n_0 ;
  wire \indvar_flatten_fu_62[8]_i_5_n_0 ;
  wire \indvar_flatten_fu_62_reg[4] ;
  wire \indvar_flatten_fu_62_reg[4]_0 ;
  wire \indvar_flatten_fu_62_reg[4]_1 ;
  wire \indvar_flatten_fu_62_reg[4]_2 ;
  wire \indvar_flatten_fu_62_reg[4]_3 ;
  wire \indvar_flatten_fu_62_reg[5] ;
  wire \indvar_flatten_fu_62_reg[5]_0 ;
  wire \indvar_flatten_fu_62_reg[8] ;
  wire \indvar_flatten_fu_62_reg[8]_0 ;
  wire \indvar_flatten_fu_62_reg[8]_1 ;
  wire \indvar_flatten_fu_62_reg[8]_2 ;
  wire [4:0]j_fu_54;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln27_reg_242[0]_i_1 
       (.I0(j_fu_54[0]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .O(\i_fu_58_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln27_reg_242[1]_i_1 
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(j_fu_54[1]),
        .O(\i_fu_58_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln27_reg_242[2]_i_1 
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(j_fu_54[2]),
        .O(\i_fu_58_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln27_reg_242[3]_i_1 
       (.I0(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(j_fu_54[3]),
        .O(\i_fu_58_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \add_ln27_reg_242[4]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I2(\add_ln27_reg_242_reg[4] ),
        .I3(j_fu_54[4]),
        .O(\i_fu_58_reg[1] [4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h07770888)) 
    \add_ln27_reg_242[5]_i_1 
       (.I0(\add_ln27_reg_242_reg[4] ),
        .I1(j_fu_54[4]),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\add_ln27_reg_242_reg[5] ),
        .O(\i_fu_58_reg[1] [5]));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    \add_ln27_reg_242[6]_i_1 
       (.I0(j_fu_54[4]),
        .I1(\add_ln27_reg_242_reg[4] ),
        .I2(\add_ln27_reg_242_reg[5] ),
        .I3(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\add_ln27_reg_242_reg[6] ),
        .O(\i_fu_58_reg[1] [6]));
  LUT6 #(
    .INIT(64'hEAEA00EA00EA00EA)) 
    \add_ln27_reg_242[7]_i_1 
       (.I0(\indvar_flatten_fu_62[8]_i_3_n_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I3(\i_fu_58_reg[3] ),
        .I4(inStream2_empty_n),
        .I5(inStream1_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \add_ln27_reg_242[7]_i_2 
       (.I0(\add_ln27_reg_242_reg[5] ),
        .I1(\add_ln27_reg_242_reg[4] ),
        .I2(j_fu_54[4]),
        .I3(\add_ln27_reg_242_reg[6] ),
        .I4(\indvar_flatten_fu_62[4]_i_2_n_0 ),
        .I5(\add_ln27_reg_242_reg[7] ),
        .O(\i_fu_58_reg[1] [7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q[0]),
        .I1(compute_mm_U0_ap_start),
        .I2(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\indvar_flatten_fu_62[8]_i_3_n_0 ),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2A0000002A00FF00)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\i_fu_58_reg[3] ),
        .I1(inStream1_empty_n),
        .I2(inStream2_empty_n),
        .I3(Q[1]),
        .I4(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h10001000FF000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\indvar_flatten_fu_62[8]_i_3_n_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm[2]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .I5(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\i_fu_58_reg[3] ),
        .I1(inStream2_empty_n),
        .I2(inStream1_empty_n),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__0
       (.I0(ap_done_reg1),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00000000008F0000)) 
    ap_done_cache_i_2
       (.I0(inStream1_empty_n),
        .I1(inStream2_empty_n),
        .I2(\i_fu_58_reg[3] ),
        .I3(ap_loop_init_int),
        .I4(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I5(\indvar_flatten_fu_62[8]_i_3_n_0 ),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4055555540404040)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_i_2__0_n_0),
        .I3(inStream1_empty_n),
        .I4(inStream2_empty_n),
        .I5(\i_fu_58_reg[3] ),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(\indvar_flatten_fu_62[8]_i_3_n_0 ),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_enable_reg_pp0_iter1_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAFBAFFAA)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n_inv),
        .I1(\indvar_flatten_fu_62[8]_i_3_n_0 ),
        .I2(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\ap_CS_fsm[2]_i_2_n_0 ),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(compute_mm_U0_ap_start),
        .I2(ap_done_reg1),
        .I3(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hD5000000)) 
    \i_fu_58[3]_i_1 
       (.I0(\i_fu_58_reg[3] ),
        .I1(inStream2_empty_n),
        .I2(inStream1_empty_n),
        .I3(ap_loop_init_int),
        .I4(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_fu_62[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten_fu_62_reg[4]_1 ),
        .O(add_ln25_1_fu_130_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten_fu_62[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten_fu_62_reg[4]_1 ),
        .I2(\indvar_flatten_fu_62_reg[4]_3 ),
        .O(add_ln25_1_fu_130_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten_fu_62[2]_i_1 
       (.I0(\indvar_flatten_fu_62_reg[4]_1 ),
        .I1(\indvar_flatten_fu_62_reg[4]_3 ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten_fu_62_reg[4]_2 ),
        .O(add_ln25_1_fu_130_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten_fu_62[3]_i_1 
       (.I0(\indvar_flatten_fu_62_reg[4]_3 ),
        .I1(\indvar_flatten_fu_62_reg[4]_1 ),
        .I2(\indvar_flatten_fu_62_reg[4]_2 ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten_fu_62_reg[4] ),
        .O(add_ln25_1_fu_130_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \indvar_flatten_fu_62[4]_i_1 
       (.I0(\indvar_flatten_fu_62_reg[4]_2 ),
        .I1(\indvar_flatten_fu_62_reg[4]_1 ),
        .I2(\indvar_flatten_fu_62_reg[4]_3 ),
        .I3(\indvar_flatten_fu_62_reg[4] ),
        .I4(\indvar_flatten_fu_62[4]_i_2_n_0 ),
        .I5(\indvar_flatten_fu_62_reg[4]_0 ),
        .O(add_ln25_1_fu_130_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indvar_flatten_fu_62[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .O(\indvar_flatten_fu_62[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten_fu_62[5]_i_1 
       (.I0(\indvar_flatten_fu_62_reg[5]_0 ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_62_reg[5] ),
        .O(add_ln25_1_fu_130_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten_fu_62[6]_i_1 
       (.I0(\indvar_flatten_fu_62_reg[8]_2 ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_62_reg[8] ),
        .O(add_ln25_1_fu_130_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten_fu_62[7]_i_1 
       (.I0(\indvar_flatten_fu_62_reg[8]_2 ),
        .I1(\indvar_flatten_fu_62_reg[8] ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten_fu_62_reg[8]_0 ),
        .O(add_ln25_1_fu_130_p2[7]));
  LUT6 #(
    .INIT(64'hC8000000C8C8C8C8)) 
    \indvar_flatten_fu_62[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_compute_mm_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_32_ap_start_reg),
        .I2(\indvar_flatten_fu_62[8]_i_3_n_0 ),
        .I3(inStream1_empty_n),
        .I4(inStream2_empty_n),
        .I5(\i_fu_58_reg[3] ),
        .O(indvar_flatten_fu_62));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \indvar_flatten_fu_62[8]_i_2 
       (.I0(\indvar_flatten_fu_62_reg[8]_0 ),
        .I1(\indvar_flatten_fu_62_reg[8]_2 ),
        .I2(\indvar_flatten_fu_62_reg[8] ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten_fu_62_reg[8]_1 ),
        .O(add_ln25_1_fu_130_p2[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \indvar_flatten_fu_62[8]_i_3 
       (.I0(\indvar_flatten_fu_62[8]_i_5_n_0 ),
        .I1(\indvar_flatten_fu_62_reg[5] ),
        .I2(\indvar_flatten_fu_62_reg[8] ),
        .I3(\indvar_flatten_fu_62_reg[4] ),
        .I4(\indvar_flatten_fu_62_reg[4]_0 ),
        .O(\indvar_flatten_fu_62[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \indvar_flatten_fu_62[8]_i_5 
       (.I0(\indvar_flatten_fu_62_reg[4]_1 ),
        .I1(\indvar_flatten_fu_62_reg[8]_0 ),
        .I2(\indvar_flatten_fu_62_reg[8]_1 ),
        .I3(\indvar_flatten_fu_62_reg[4]_2 ),
        .I4(\indvar_flatten_fu_62_reg[4]_3 ),
        .O(\indvar_flatten_fu_62[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_54[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(j_fu_54[0]),
        .O(add_ln26_fu_192_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_54[1]_i_1 
       (.I0(j_fu_54[1]),
        .I1(ap_loop_init_int),
        .I2(j_fu_54[0]),
        .O(add_ln26_fu_192_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \j_fu_54[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(j_fu_54[0]),
        .I2(j_fu_54[1]),
        .I3(j_fu_54[2]),
        .O(add_ln26_fu_192_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \j_fu_54[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(j_fu_54[0]),
        .I2(j_fu_54[2]),
        .I3(j_fu_54[1]),
        .I4(j_fu_54[3]),
        .O(add_ln26_fu_192_p2[3]));
  LUT6 #(
    .INIT(64'h7F008000FE000000)) 
    \j_fu_54[4]_i_1 
       (.I0(j_fu_54[3]),
        .I1(j_fu_54[2]),
        .I2(j_fu_54[1]),
        .I3(\indvar_flatten_fu_62[4]_i_2_n_0 ),
        .I4(j_fu_54[4]),
        .I5(j_fu_54[0]),
        .O(add_ln26_fu_192_p2[4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi
   (gmem0_AWREADY,
    gmem0_WREADY,
    gmem0_BVALID,
    gmem0_ARREADY,
    gmem0_RVALID,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg_0,
    D,
    \dout_reg[36] ,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_ARADDR,
    full_n_reg,
    full_n_reg_0,
    write_result_U0_m_axi_gmem0_BREADY,
    \could_multi_bursts.len_buf_reg[3] ,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[67] ,
    dout,
    ap_clk,
    ap_rst_n_inv,
    ready_for_outstanding,
    write_result_U0_m_axi_gmem0_AWVALID,
    push,
    Q,
    read_input_U0_m_axi_gmem0_RREADY,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RVALID,
    \data_p2_reg[32] ,
    ap_enable_reg_pp0_iter2,
    \ap_CS_fsm_reg[2] ,
    m_axi_gmem0_AWREADY,
    in,
    \mem_reg[67][94]_srl32__0 ,
    mem_reg);
  output gmem0_AWREADY;
  output gmem0_WREADY;
  output gmem0_BVALID;
  output gmem0_ARREADY;
  output gmem0_RVALID;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg_0;
  output [0:0]D;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem0_WVALID;
  output [61:0]m_axi_gmem0_ARADDR;
  output full_n_reg;
  output full_n_reg_0;
  output write_result_U0_m_axi_gmem0_BREADY;
  output [3:0]\could_multi_bursts.len_buf_reg[3] ;
  output m_axi_gmem0_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  output [32:0]dout;
  input ap_clk;
  input ap_rst_n_inv;
  input ready_for_outstanding;
  input write_result_U0_m_axi_gmem0_AWVALID;
  input push;
  input [1:0]Q;
  input read_input_U0_m_axi_gmem0_RREADY;
  input m_axi_gmem0_WREADY;
  input m_axi_gmem0_BVALID;
  input m_axi_gmem0_ARREADY;
  input m_axi_gmem0_RVALID;
  input [32:0]\data_p2_reg[32] ;
  input ap_enable_reg_pp0_iter2;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input m_axi_gmem0_AWREADY;
  input [92:0]in;
  input [92:0]\mem_reg[67][94]_srl32__0 ;
  input [31:0]mem_reg;

  wire [63:2]ARADDR_Dummy;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [1:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire \buff_rdata/push ;
  wire \buff_wdata/mOutPtr18_out ;
  wire \buff_wdata/pop ;
  wire burst_end;
  wire bus_write_n_47;
  wire bus_write_n_48;
  wire bus_write_n_5;
  wire bus_write_n_50;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [3:0]\could_multi_bursts.len_buf_reg[3] ;
  wire data_buf;
  wire [65:0]\data_p1_reg[67] ;
  wire [32:0]\data_p2_reg[32] ;
  wire [32:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_RVALID;
  wire gmem0_WREADY;
  wire [92:0]in;
  wire last_resp;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BVALID;
  wire m_axi_gmem0_RVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire [31:0]mem_reg;
  wire [92:0]\mem_reg[67][94]_srl32__0 ;
  wire need_wrsp;
  wire p_4_in;
  wire push;
  wire read_input_U0_m_axi_gmem0_RREADY;
  wire ready_for_outstanding;
  wire resp_valid;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_48;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire write_result_U0_m_axi_gmem0_AWVALID;
  wire write_result_U0_m_axi_gmem0_BREADY;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy,ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.len_buf_reg[3] (\could_multi_bursts.len_buf_reg[3] ),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .din(RLAST_Dummy),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(bus_write_n_5),
        .Q(resp_valid),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(bus_write_n_48),
        .ap_rst_n_inv_reg_0(bus_write_n_50),
        .data_buf(data_buf),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[95] (\wreq_burst_conv/rs_req/load_p2 ),
        .\dout_reg[36] (\dout_reg[36] ),
        .empty_n_reg(bus_write_n_47),
        .in({strb_buf,WDATA_Dummy}),
        .last_resp(last_resp),
        .mOutPtr18_out(\buff_wdata/mOutPtr18_out ),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .mem_reg(store_unit_n_48),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop(\buff_wdata/pop ),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy,ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .dout_vld_reg(gmem0_RVALID),
        .full_n_reg(D),
        .gmem0_ARREADY(gmem0_ARREADY),
        .mem_reg(RVALID_Dummy),
        .\mem_reg[67][94]_srl32__0 (\mem_reg[67][94]_srl32__0 ),
        .push(\buff_rdata/push ),
        .read_input_U0_m_axi_gmem0_RREADY(read_input_U0_m_axi_gmem0_RREADY),
        .ready_for_outstanding(ready_for_outstanding));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(bus_write_n_5),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .dout_vld_reg(gmem0_BVALID),
        .dout_vld_reg_0(bus_write_n_47),
        .dout_vld_reg_1(resp_valid),
        .empty_n_reg(store_unit_n_48),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_WREADY(gmem0_WREADY),
        .in({strb_buf,WDATA_Dummy}),
        .last_resp(last_resp),
        .mOutPtr18_out(\buff_wdata/mOutPtr18_out ),
        .mem_reg(bus_write_n_50),
        .\mem_reg[67][94]_srl32__0 (in),
        .mem_reg_0(bus_write_n_48),
        .mem_reg_1(mem_reg),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop(\buff_wdata/pop ),
        .push(push),
        .tmp_valid_reg_0(\wreq_burst_conv/rs_req/load_p2 ),
        .ursp_ready(ursp_ready),
        .write_result_U0_m_axi_gmem0_AWVALID(write_result_U0_m_axi_gmem0_AWVALID),
        .write_result_U0_m_axi_gmem0_BREADY(write_result_U0_m_axi_gmem0_BREADY),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_burst_converter
   (s_ready_t_reg,
    AWVALID_Dummy_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    D,
    ost_ctrl_info,
    ost_ctrl_valid,
    push,
    push_0,
    in,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy,
    \dout_reg[0] ,
    AWREADY_Dummy_1,
    ost_ctrl_ready,
    \data_p2_reg[95] ,
    \data_p2_reg[95]_0 );
  output s_ready_t_reg;
  output AWVALID_Dummy_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [3:0]D;
  output ost_ctrl_info;
  output ost_ctrl_valid;
  output push;
  output push_0;
  output [65:0]in;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy;
  input \dout_reg[0] ;
  input AWREADY_Dummy_1;
  input ost_ctrl_ready;
  input [91:0]\data_p2_reg[95] ;
  input [0:0]\data_p2_reg[95]_0 ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [3:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \beat_len_reg_n_0_[0] ;
  wire \beat_len_reg_n_0_[1] ;
  wire \beat_len_reg_n_0_[2] ;
  wire \beat_len_reg_n_0_[3] ;
  wire \beat_len_reg_n_0_[4] ;
  wire \beat_len_reg_n_0_[5] ;
  wire \beat_len_reg_n_0_[6] ;
  wire \beat_len_reg_n_0_[7] ;
  wire \beat_len_reg_n_0_[8] ;
  wire \beat_len_reg_n_0_[9] ;
  wire \could_multi_bursts.addr_buf[63]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_3_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_3_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_3_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_3_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_3_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2_n_7 ;
  wire [63:2]\could_multi_bursts.addr_tmp ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.loop_cnt[5]_i_1_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [63:2]data1;
  wire [91:0]\data_p2_reg[95] ;
  wire [0:0]\data_p2_reg[95]_0 ;
  wire \dout_reg[0] ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[17]_i_6_n_0 ;
  wire \end_addr[17]_i_7_n_0 ;
  wire \end_addr[17]_i_8_n_0 ;
  wire \end_addr[17]_i_9_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[25]_i_6_n_0 ;
  wire \end_addr[25]_i_7_n_0 ;
  wire \end_addr[25]_i_8_n_0 ;
  wire \end_addr[25]_i_9_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[33]_i_4_n_0 ;
  wire \end_addr[33]_i_5_n_0 ;
  wire \end_addr[33]_i_6_n_0 ;
  wire \end_addr[33]_i_7_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr[9]_i_6_n_0 ;
  wire \end_addr[9]_i_7_n_0 ;
  wire \end_addr[9]_i_8_n_0 ;
  wire \end_addr[9]_i_9_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_i_5_n_0;
  wire first_sect_carry__0_i_6_n_0;
  wire first_sect_carry__0_i_7_n_0;
  wire first_sect_carry__0_i_8_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_i_5_n_0;
  wire first_sect_carry_i_6_n_0;
  wire first_sect_carry_i_7_n_0;
  wire first_sect_carry_i_8_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire [65:0]in;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_i_5_n_0;
  wire last_sect_carry__0_i_6_n_0;
  wire last_sect_carry__0_i_7_n_0;
  wire last_sect_carry__0_i_8_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_i_5_n_0;
  wire last_sect_carry_i_6_n_0;
  wire last_sect_carry_i_7_n_0;
  wire last_sect_carry_i_8_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire p_13_in;
  wire [31:2]p_1_in;
  wire push;
  wire push_0;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_13;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_132;
  wire rs_req_n_133;
  wire rs_req_n_134;
  wire rs_req_n_135;
  wire rs_req_n_136;
  wire rs_req_n_137;
  wire rs_req_n_138;
  wire rs_req_n_139;
  wire rs_req_n_14;
  wire rs_req_n_140;
  wire rs_req_n_141;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_16;
  wire rs_req_n_161;
  wire rs_req_n_162;
  wire rs_req_n_163;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_169;
  wire rs_req_n_17;
  wire rs_req_n_170;
  wire rs_req_n_171;
  wire rs_req_n_172;
  wire rs_req_n_173;
  wire rs_req_n_174;
  wire rs_req_n_175;
  wire rs_req_n_176;
  wire rs_req_n_177;
  wire rs_req_n_178;
  wire rs_req_n_179;
  wire rs_req_n_18;
  wire rs_req_n_180;
  wire rs_req_n_181;
  wire rs_req_n_182;
  wire rs_req_n_183;
  wire rs_req_n_184;
  wire rs_req_n_185;
  wire rs_req_n_186;
  wire rs_req_n_187;
  wire rs_req_n_188;
  wire rs_req_n_189;
  wire rs_req_n_19;
  wire rs_req_n_190;
  wire rs_req_n_191;
  wire rs_req_n_192;
  wire rs_req_n_193;
  wire rs_req_n_194;
  wire rs_req_n_195;
  wire rs_req_n_196;
  wire rs_req_n_197;
  wire rs_req_n_198;
  wire rs_req_n_199;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_200;
  wire rs_req_n_201;
  wire rs_req_n_202;
  wire rs_req_n_203;
  wire rs_req_n_204;
  wire rs_req_n_205;
  wire rs_req_n_206;
  wire rs_req_n_207;
  wire rs_req_n_208;
  wire rs_req_n_209;
  wire rs_req_n_21;
  wire rs_req_n_210;
  wire rs_req_n_211;
  wire rs_req_n_212;
  wire rs_req_n_213;
  wire rs_req_n_214;
  wire rs_req_n_215;
  wire rs_req_n_216;
  wire rs_req_n_217;
  wire rs_req_n_218;
  wire rs_req_n_219;
  wire rs_req_n_22;
  wire rs_req_n_220;
  wire rs_req_n_221;
  wire rs_req_n_222;
  wire rs_req_n_223;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_8;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf[9]_i_3_n_0 ;
  wire \sect_len_buf[9]_i_4_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [7:6]\NLW_could_multi_bursts.addr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.addr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.addr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(\beat_len_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(\beat_len_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[4]),
        .Q(\beat_len_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[5]),
        .Q(\beat_len_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[6]),
        .Q(\beat_len_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[7]),
        .Q(\beat_len_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[8]),
        .Q(\beat_len_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[9]),
        .Q(\beat_len_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[10]),
        .Q(\beat_len_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[11]),
        .Q(\beat_len_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_1 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[10]),
        .O(\could_multi_bursts.addr_tmp [10]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[11]_i_1 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[11]),
        .O(\could_multi_bursts.addr_tmp [11]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[12]_i_1 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[12]),
        .O(\could_multi_bursts.addr_tmp [12]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_1 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[13]),
        .O(\could_multi_bursts.addr_tmp [13]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_1 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[14]),
        .O(\could_multi_bursts.addr_tmp [14]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[15]_i_1 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[15]),
        .O(\could_multi_bursts.addr_tmp [15]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[16]_i_1 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[16]),
        .O(\could_multi_bursts.addr_tmp [16]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_1 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[17]),
        .O(\could_multi_bursts.addr_tmp [17]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_1 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[18]),
        .O(\could_multi_bursts.addr_tmp [18]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[19]_i_1 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[19]),
        .O(\could_multi_bursts.addr_tmp [19]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[20]_i_1 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[20]),
        .O(\could_multi_bursts.addr_tmp [20]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_1 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[21]),
        .O(\could_multi_bursts.addr_tmp [21]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_1 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[22]),
        .O(\could_multi_bursts.addr_tmp [22]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[23]_i_1 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[23]),
        .O(\could_multi_bursts.addr_tmp [23]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[24]_i_1 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[24]),
        .O(\could_multi_bursts.addr_tmp [24]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_1 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[25]),
        .O(\could_multi_bursts.addr_tmp [25]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_1 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[26]),
        .O(\could_multi_bursts.addr_tmp [26]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[27]_i_1 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[27]),
        .O(\could_multi_bursts.addr_tmp [27]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[28]_i_1 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[28]),
        .O(\could_multi_bursts.addr_tmp [28]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_1 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[29]),
        .O(\could_multi_bursts.addr_tmp [29]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[2]_i_1 
       (.I0(sect_addr_buf[2]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[2]),
        .O(\could_multi_bursts.addr_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_1 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[30]),
        .O(\could_multi_bursts.addr_tmp [30]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_1 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[31]),
        .O(\could_multi_bursts.addr_tmp [31]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[32]_i_1 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[32]),
        .O(\could_multi_bursts.addr_tmp [32]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_1 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[33]),
        .O(\could_multi_bursts.addr_tmp [33]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_1 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[34]),
        .O(\could_multi_bursts.addr_tmp [34]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[35]_i_1 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[35]),
        .O(\could_multi_bursts.addr_tmp [35]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[36]_i_1 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[36]),
        .O(\could_multi_bursts.addr_tmp [36]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_1 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[37]),
        .O(\could_multi_bursts.addr_tmp [37]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_1 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[38]),
        .O(\could_multi_bursts.addr_tmp [38]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[39]_i_1 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[39]),
        .O(\could_multi_bursts.addr_tmp [39]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[3]_i_1 
       (.I0(sect_addr_buf[3]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[3]),
        .O(\could_multi_bursts.addr_tmp [3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[40]_i_1 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[40]),
        .O(\could_multi_bursts.addr_tmp [40]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_1 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[41]),
        .O(\could_multi_bursts.addr_tmp [41]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_1 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[42]),
        .O(\could_multi_bursts.addr_tmp [42]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[43]_i_1 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[43]),
        .O(\could_multi_bursts.addr_tmp [43]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[44]_i_1 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[44]),
        .O(\could_multi_bursts.addr_tmp [44]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_1 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[45]),
        .O(\could_multi_bursts.addr_tmp [45]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_1 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[46]),
        .O(\could_multi_bursts.addr_tmp [46]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[47]_i_1 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[47]),
        .O(\could_multi_bursts.addr_tmp [47]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[48]_i_1 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[48]),
        .O(\could_multi_bursts.addr_tmp [48]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_1 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[49]),
        .O(\could_multi_bursts.addr_tmp [49]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[4]_i_1 
       (.I0(sect_addr_buf[4]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[4]),
        .O(\could_multi_bursts.addr_tmp [4]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_1 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[50]),
        .O(\could_multi_bursts.addr_tmp [50]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[51]_i_1 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[51]),
        .O(\could_multi_bursts.addr_tmp [51]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[52]_i_1 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[52]),
        .O(\could_multi_bursts.addr_tmp [52]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_1 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[53]),
        .O(\could_multi_bursts.addr_tmp [53]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_1 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[54]),
        .O(\could_multi_bursts.addr_tmp [54]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[55]_i_1 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[55]),
        .O(\could_multi_bursts.addr_tmp [55]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[56]_i_1 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[56]),
        .O(\could_multi_bursts.addr_tmp [56]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_1 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[57]),
        .O(\could_multi_bursts.addr_tmp [57]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_1 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[58]),
        .O(\could_multi_bursts.addr_tmp [58]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[59]_i_1 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[59]),
        .O(\could_multi_bursts.addr_tmp [59]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[5]_i_1 
       (.I0(sect_addr_buf[5]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[5]),
        .O(\could_multi_bursts.addr_tmp [5]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[60]_i_1 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[60]),
        .O(\could_multi_bursts.addr_tmp [60]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_1 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[61]),
        .O(\could_multi_bursts.addr_tmp [61]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_1 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[62]),
        .O(\could_multi_bursts.addr_tmp [62]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_1__0 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[63]),
        .O(\could_multi_bursts.addr_tmp [63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.addr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.addr_buf[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_1 
       (.I0(sect_addr_buf[6]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[6]),
        .O(\could_multi_bursts.addr_tmp [6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[7]_i_1 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[7]),
        .O(\could_multi_bursts.addr_tmp [7]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[8]_i_1 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[8]),
        .O(\could_multi_bursts.addr_tmp [8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.addr_buf[8]_i_3 
       (.I0(in[4]),
        .I1(in[64]),
        .I2(in[62]),
        .I3(in[63]),
        .I4(in[65]),
        .O(\could_multi_bursts.addr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.addr_buf[8]_i_4 
       (.I0(in[3]),
        .I1(in[65]),
        .I2(in[64]),
        .I3(in[62]),
        .I4(in[63]),
        .O(\could_multi_bursts.addr_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.addr_buf[8]_i_5 
       (.I0(in[2]),
        .I1(in[64]),
        .I2(in[63]),
        .I3(in[62]),
        .O(\could_multi_bursts.addr_buf[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.addr_buf[8]_i_6 
       (.I0(in[1]),
        .I1(in[63]),
        .I2(in[62]),
        .O(\could_multi_bursts.addr_buf[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.addr_buf[8]_i_7 
       (.I0(in[0]),
        .I1(in[62]),
        .O(\could_multi_bursts.addr_buf[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_1 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.addr_buf[63]_i_2_n_0 ),
        .I2(data1[9]),
        .O(\could_multi_bursts.addr_tmp [9]));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [10]),
        .Q(in[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [11]),
        .Q(in[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [12]),
        .Q(in[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [13]),
        .Q(in[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [14]),
        .Q(in[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [15]),
        .Q(in[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [16]),
        .Q(in[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.addr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.addr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.addr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.addr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.addr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.addr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in[8:7]}),
        .O(data1[16:9]),
        .S(in[14:7]));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [17]),
        .Q(in[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [18]),
        .Q(in[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [19]),
        .Q(in[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [20]),
        .Q(in[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [21]),
        .Q(in[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [22]),
        .Q(in[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [23]),
        .Q(in[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [24]),
        .Q(in[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.addr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.addr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.addr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.addr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.addr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.addr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(in[22:15]));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [25]),
        .Q(in[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [26]),
        .Q(in[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [27]),
        .Q(in[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [28]),
        .Q(in[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [29]),
        .Q(in[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [2]),
        .Q(in[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [30]),
        .Q(in[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [31]),
        .Q(in[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [32]),
        .Q(in[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.addr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.addr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.addr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.addr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.addr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.addr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[32]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(in[30:23]));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [33]),
        .Q(in[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [34]),
        .Q(in[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [35]),
        .Q(in[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [36]),
        .Q(in[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [37]),
        .Q(in[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [38]),
        .Q(in[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [39]),
        .Q(in[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [3]),
        .Q(in[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [40]),
        .Q(in[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[32]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.addr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.addr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.addr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.addr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.addr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.addr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[40]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(in[38:31]));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [41]),
        .Q(in[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [42]),
        .Q(in[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [43]),
        .Q(in[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [44]),
        .Q(in[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [45]),
        .Q(in[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [46]),
        .Q(in[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [47]),
        .Q(in[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [48]),
        .Q(in[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[40]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.addr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.addr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.addr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.addr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.addr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.addr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[48]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(in[46:39]));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [49]),
        .Q(in[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [4]),
        .Q(in[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [50]),
        .Q(in[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [51]),
        .Q(in[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [52]),
        .Q(in[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [53]),
        .Q(in[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [54]),
        .Q(in[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [55]),
        .Q(in[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [56]),
        .Q(in[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[48]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.addr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.addr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.addr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.addr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.addr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.addr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[56]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(in[54:47]));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [57]),
        .Q(in[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [58]),
        .Q(in[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [59]),
        .Q(in[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [5]),
        .Q(in[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [60]),
        .Q(in[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [61]),
        .Q(in[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [62]),
        .Q(in[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [63]),
        .Q(in[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.addr_buf_reg[56]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_3_CO_UNCONNECTED [7:6],\could_multi_bursts.addr_buf_reg[63]_i_3_n_2 ,\could_multi_bursts.addr_buf_reg[63]_i_3_n_3 ,\could_multi_bursts.addr_buf_reg[63]_i_3_n_4 ,\could_multi_bursts.addr_buf_reg[63]_i_3_n_5 ,\could_multi_bursts.addr_buf_reg[63]_i_3_n_6 ,\could_multi_bursts.addr_buf_reg[63]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[63]_i_3_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,in[61:55]}));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [6]),
        .Q(in[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [7]),
        .Q(in[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [8]),
        .Q(in[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.addr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.addr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.addr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.addr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.addr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.addr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[8]_i_2_n_7 }),
        .DI({in[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.addr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({in[6:5],\could_multi_bursts.addr_buf[8]_i_3_n_0 ,\could_multi_bursts.addr_buf[8]_i_4_n_0 ,\could_multi_bursts.addr_buf[8]_i_5_n_0 ,\could_multi_bursts.addr_buf[8]_i_6_n_0 ,\could_multi_bursts.addr_buf[8]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [9]),
        .Q(in[7]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(AWVALID_Dummy_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(AWREADY_Dummy_1),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(AWVALID_Dummy_0),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(D[0]),
        .Q(in[62]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(D[1]),
        .Q(in[63]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(D[2]),
        .Q(in[64]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(D[3]),
        .Q(in[65]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(p_13_in),
        .O(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_req_n_132),
        .I1(p_1_in[17]),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_req_n_133),
        .I1(p_1_in[16]),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_req_n_134),
        .I1(p_1_in[15]),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_req_n_135),
        .I1(p_1_in[14]),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_6 
       (.I0(rs_req_n_136),
        .I1(p_1_in[13]),
        .O(\end_addr[17]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_7 
       (.I0(rs_req_n_137),
        .I1(p_1_in[12]),
        .O(\end_addr[17]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_8 
       (.I0(rs_req_n_138),
        .I1(p_1_in[11]),
        .O(\end_addr[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_9 
       (.I0(rs_req_n_139),
        .I1(p_1_in[10]),
        .O(\end_addr[17]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_req_n_124),
        .I1(p_1_in[25]),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_req_n_125),
        .I1(p_1_in[24]),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_req_n_126),
        .I1(p_1_in[23]),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_req_n_127),
        .I1(p_1_in[22]),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_6 
       (.I0(rs_req_n_128),
        .I1(p_1_in[21]),
        .O(\end_addr[25]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_7 
       (.I0(rs_req_n_129),
        .I1(p_1_in[20]),
        .O(\end_addr[25]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_8 
       (.I0(rs_req_n_130),
        .I1(p_1_in[19]),
        .O(\end_addr[25]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_9 
       (.I0(rs_req_n_131),
        .I1(p_1_in[18]),
        .O(\end_addr[25]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_req_n_118),
        .I1(p_1_in[31]),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_req_n_119),
        .I1(p_1_in[30]),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_4 
       (.I0(rs_req_n_120),
        .I1(p_1_in[29]),
        .O(\end_addr[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_5 
       (.I0(rs_req_n_121),
        .I1(p_1_in[28]),
        .O(\end_addr[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_6 
       (.I0(rs_req_n_122),
        .I1(p_1_in[27]),
        .O(\end_addr[33]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_7 
       (.I0(rs_req_n_123),
        .I1(p_1_in[26]),
        .O(\end_addr[33]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_req_n_140),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_req_n_141),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_req_n_142),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_req_n_143),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_6 
       (.I0(rs_req_n_144),
        .I1(p_1_in[5]),
        .O(\end_addr[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_7 
       (.I0(rs_req_n_145),
        .I1(p_1_in[4]),
        .O(\end_addr[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_8 
       (.I0(rs_req_n_146),
        .I1(p_1_in[3]),
        .O(\end_addr[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_9 
       (.I0(rs_req_n_147),
        .I1(p_1_in[2]),
        .O(\end_addr[9]_i_9_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_214),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_213),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_212),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_211),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_210),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_209),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_208),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_207),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_206),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_205),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_204),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_203),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_202),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_201),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_200),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_199),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_198),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_197),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_196),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_195),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_222),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_194),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_193),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_192),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_191),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_190),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_189),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_188),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_187),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_186),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_185),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_221),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_184),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_183),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_182),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_181),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_180),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_179),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_178),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_177),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_176),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_175),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_220),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_174),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_173),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_172),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_171),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_170),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_169),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_168),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_167),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_166),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_165),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_219),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_164),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_163),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_162),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_161),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_218),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_217),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_216),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_215),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0,first_sect_carry_i_5_n_0,first_sect_carry_i_6_n_0,first_sect_carry_i_7_n_0,first_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0,first_sect_carry__0_i_5_n_0,first_sect_carry__0_i_6_n_0,first_sect_carry__0_i_7_n_0,first_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(sect_cnt[46]),
        .I1(\start_addr_reg_n_0_[58] ),
        .I2(sect_cnt[45]),
        .I3(\start_addr_reg_n_0_[57] ),
        .I4(\start_addr_reg_n_0_[59] ),
        .I5(sect_cnt[47]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(sect_cnt[43]),
        .I1(\start_addr_reg_n_0_[55] ),
        .I2(sect_cnt[42]),
        .I3(\start_addr_reg_n_0_[54] ),
        .I4(\start_addr_reg_n_0_[56] ),
        .I5(sect_cnt[44]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(sect_cnt[40]),
        .I1(\start_addr_reg_n_0_[52] ),
        .I2(sect_cnt[39]),
        .I3(\start_addr_reg_n_0_[51] ),
        .I4(\start_addr_reg_n_0_[53] ),
        .I5(sect_cnt[41]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(sect_cnt[37]),
        .I1(\start_addr_reg_n_0_[49] ),
        .I2(sect_cnt[36]),
        .I3(\start_addr_reg_n_0_[48] ),
        .I4(\start_addr_reg_n_0_[50] ),
        .I5(sect_cnt[38]),
        .O(first_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5
       (.I0(sect_cnt[34]),
        .I1(\start_addr_reg_n_0_[46] ),
        .I2(sect_cnt[33]),
        .I3(\start_addr_reg_n_0_[45] ),
        .I4(\start_addr_reg_n_0_[47] ),
        .I5(sect_cnt[35]),
        .O(first_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6
       (.I0(sect_cnt[31]),
        .I1(\start_addr_reg_n_0_[43] ),
        .I2(sect_cnt[30]),
        .I3(\start_addr_reg_n_0_[42] ),
        .I4(\start_addr_reg_n_0_[44] ),
        .I5(sect_cnt[32]),
        .O(first_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7
       (.I0(sect_cnt[28]),
        .I1(\start_addr_reg_n_0_[40] ),
        .I2(sect_cnt[27]),
        .I3(\start_addr_reg_n_0_[39] ),
        .I4(\start_addr_reg_n_0_[41] ),
        .I5(sect_cnt[29]),
        .O(first_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8
       (.I0(sect_cnt[25]),
        .I1(\start_addr_reg_n_0_[37] ),
        .I2(sect_cnt[24]),
        .I3(\start_addr_reg_n_0_[36] ),
        .I4(\start_addr_reg_n_0_[38] ),
        .I5(sect_cnt[26]),
        .O(first_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(sect_cnt[51]),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(sect_cnt[49]),
        .I1(\start_addr_reg_n_0_[61] ),
        .I2(sect_cnt[48]),
        .I3(\start_addr_reg_n_0_[60] ),
        .I4(\start_addr_reg_n_0_[62] ),
        .I5(sect_cnt[50]),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(sect_cnt[22]),
        .I1(\start_addr_reg_n_0_[34] ),
        .I2(sect_cnt[21]),
        .I3(\start_addr_reg_n_0_[33] ),
        .I4(\start_addr_reg_n_0_[35] ),
        .I5(sect_cnt[23]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt[19]),
        .I1(\start_addr_reg_n_0_[31] ),
        .I2(sect_cnt[18]),
        .I3(\start_addr_reg_n_0_[30] ),
        .I4(\start_addr_reg_n_0_[32] ),
        .I5(sect_cnt[20]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(sect_cnt[16]),
        .I1(\start_addr_reg_n_0_[28] ),
        .I2(sect_cnt[15]),
        .I3(\start_addr_reg_n_0_[27] ),
        .I4(\start_addr_reg_n_0_[29] ),
        .I5(sect_cnt[17]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(sect_cnt[13]),
        .I1(\start_addr_reg_n_0_[25] ),
        .I2(sect_cnt[12]),
        .I3(\start_addr_reg_n_0_[24] ),
        .I4(\start_addr_reg_n_0_[26] ),
        .I5(sect_cnt[14]),
        .O(first_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5
       (.I0(sect_cnt[10]),
        .I1(\start_addr_reg_n_0_[22] ),
        .I2(sect_cnt[9]),
        .I3(\start_addr_reg_n_0_[21] ),
        .I4(\start_addr_reg_n_0_[23] ),
        .I5(sect_cnt[11]),
        .O(first_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6
       (.I0(sect_cnt[7]),
        .I1(\start_addr_reg_n_0_[19] ),
        .I2(sect_cnt[6]),
        .I3(\start_addr_reg_n_0_[18] ),
        .I4(\start_addr_reg_n_0_[20] ),
        .I5(sect_cnt[8]),
        .O(first_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7
       (.I0(sect_cnt[4]),
        .I1(\start_addr_reg_n_0_[16] ),
        .I2(sect_cnt[3]),
        .I3(\start_addr_reg_n_0_[15] ),
        .I4(\start_addr_reg_n_0_[17] ),
        .I5(sect_cnt[5]),
        .O(first_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8
       (.I0(sect_cnt[1]),
        .I1(\start_addr_reg_n_0_[13] ),
        .I2(sect_cnt[0]),
        .I3(\start_addr_reg_n_0_[12] ),
        .I4(\start_addr_reg_n_0_[14] ),
        .I5(sect_cnt[2]),
        .O(first_sect_carry_i_8_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_13_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0,last_sect_carry_i_5_n_0,last_sect_carry_i_6_n_0,last_sect_carry_i_7_n_0,last_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0,last_sect_carry__0_i_5_n_0,last_sect_carry__0_i_6_n_0,last_sect_carry__0_i_7_n_0,last_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(sect_cnt[46]),
        .I1(p_0_in0_in[46]),
        .I2(sect_cnt[45]),
        .I3(p_0_in0_in[45]),
        .I4(sect_cnt[47]),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(sect_cnt[43]),
        .I1(p_0_in0_in[43]),
        .I2(sect_cnt[42]),
        .I3(p_0_in0_in[42]),
        .I4(sect_cnt[44]),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(sect_cnt[40]),
        .I1(p_0_in0_in[40]),
        .I2(sect_cnt[39]),
        .I3(p_0_in0_in[39]),
        .I4(sect_cnt[41]),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(sect_cnt[37]),
        .I1(p_0_in0_in[37]),
        .I2(sect_cnt[36]),
        .I3(p_0_in0_in[36]),
        .I4(sect_cnt[38]),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5
       (.I0(sect_cnt[34]),
        .I1(p_0_in0_in[34]),
        .I2(sect_cnt[33]),
        .I3(p_0_in0_in[33]),
        .I4(sect_cnt[35]),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6
       (.I0(sect_cnt[31]),
        .I1(p_0_in0_in[31]),
        .I2(sect_cnt[30]),
        .I3(p_0_in0_in[30]),
        .I4(sect_cnt[32]),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7
       (.I0(sect_cnt[28]),
        .I1(p_0_in0_in[28]),
        .I2(sect_cnt[27]),
        .I3(p_0_in0_in[27]),
        .I4(sect_cnt[29]),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8
       (.I0(sect_cnt[25]),
        .I1(p_0_in0_in[25]),
        .I2(sect_cnt[24]),
        .I3(p_0_in0_in[24]),
        .I4(sect_cnt[26]),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_149,rs_req_n_150}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(sect_cnt[22]),
        .I1(p_0_in0_in[22]),
        .I2(sect_cnt[21]),
        .I3(p_0_in0_in[21]),
        .I4(sect_cnt[23]),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt[19]),
        .I1(p_0_in0_in[19]),
        .I2(sect_cnt[18]),
        .I3(p_0_in0_in[18]),
        .I4(sect_cnt[20]),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(sect_cnt[16]),
        .I1(p_0_in0_in[16]),
        .I2(sect_cnt[15]),
        .I3(p_0_in0_in[15]),
        .I4(sect_cnt[17]),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(sect_cnt[13]),
        .I1(p_0_in0_in[13]),
        .I2(sect_cnt[12]),
        .I3(p_0_in0_in[12]),
        .I4(sect_cnt[14]),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5
       (.I0(sect_cnt[10]),
        .I1(p_0_in0_in[10]),
        .I2(sect_cnt[9]),
        .I3(p_0_in0_in[9]),
        .I4(sect_cnt[11]),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6
       (.I0(sect_cnt[7]),
        .I1(p_0_in0_in[7]),
        .I2(sect_cnt[6]),
        .I3(p_0_in0_in[6]),
        .I4(sect_cnt[8]),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7
       (.I0(sect_cnt[4]),
        .I1(p_0_in0_in[4]),
        .I2(sect_cnt[3]),
        .I3(p_0_in0_in[3]),
        .I4(sect_cnt[5]),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8
       (.I0(sect_cnt[1]),
        .I1(p_0_in0_in[1]),
        .I2(sect_cnt[0]),
        .I3(p_0_in0_in[0]),
        .I4(sect_cnt[2]),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(AWREADY_Dummy_1),
        .I1(AWVALID_Dummy_0),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(last_sect_buf_reg_n_0),
        .O(ost_ctrl_info));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\sect_len_buf[9]_i_3_n_0 ),
        .I1(\sect_len_buf[9]_i_4_n_0 ),
        .O(\could_multi_bursts.last_loop__10 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(D[3]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_223),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .D({rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .E(rs_req_n_2),
        .Q({p_1_in,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131,rs_req_n_132,rs_req_n_133,rs_req_n_134,rs_req_n_135,rs_req_n_136,rs_req_n_137,rs_req_n_138,rs_req_n_139,rs_req_n_140,rs_req_n_141,rs_req_n_142,rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146,rs_req_n_147}),
        .S({rs_req_n_149,rs_req_n_150}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.addr_buf_reg[2] (\could_multi_bursts.sect_handling_reg_0 ),
        .\could_multi_bursts.addr_buf_reg[2]_0 (AWVALID_Dummy_0),
        .\data_p1_reg[11]_0 (start_to_4k0),
        .\data_p1_reg[63]_0 ({rs_req_n_161,rs_req_n_162,rs_req_n_163,rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167,rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171,rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175,rs_req_n_176,rs_req_n_177,rs_req_n_178,rs_req_n_179,rs_req_n_180,rs_req_n_181,rs_req_n_182,rs_req_n_183,rs_req_n_184,rs_req_n_185,rs_req_n_186,rs_req_n_187,rs_req_n_188,rs_req_n_189,rs_req_n_190,rs_req_n_191,rs_req_n_192,rs_req_n_193,rs_req_n_194,rs_req_n_195,rs_req_n_196,rs_req_n_197,rs_req_n_198,rs_req_n_199,rs_req_n_200,rs_req_n_201,rs_req_n_202,rs_req_n_203,rs_req_n_204,rs_req_n_205,rs_req_n_206,rs_req_n_207,rs_req_n_208,rs_req_n_209,rs_req_n_210,rs_req_n_211,rs_req_n_212,rs_req_n_213,rs_req_n_214,rs_req_n_215,rs_req_n_216,rs_req_n_217,rs_req_n_218,rs_req_n_219,rs_req_n_220,rs_req_n_221,rs_req_n_222}),
        .\data_p2_reg[95]_0 (\data_p2_reg[95] ),
        .\data_p2_reg[95]_1 (\data_p2_reg[95]_0 ),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 ,\end_addr[17]_i_6_n_0 ,\end_addr[17]_i_7_n_0 ,\end_addr[17]_i_8_n_0 ,\end_addr[17]_i_9_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 ,\end_addr[25]_i_6_n_0 ,\end_addr[25]_i_7_n_0 ,\end_addr[25]_i_8_n_0 ,\end_addr[25]_i_9_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 ,\end_addr[33]_i_4_n_0 ,\end_addr[33]_i_5_n_0 ,\end_addr[33]_i_6_n_0 ,\end_addr[33]_i_7_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 ,\end_addr[9]_i_6_n_0 ,\end_addr[9]_i_7_n_0 ,\end_addr[9]_i_8_n_0 ,\end_addr[9]_i_9_n_0 }),
        .full_n_reg(ost_ctrl_valid),
        .last_sect_buf_reg({sect_cnt[51:48],sect_cnt[0]}),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_13_in(p_13_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[9] (\sect_len_buf[9]_i_3_n_0 ),
        .\sect_len_buf_reg[9]_0 (\sect_len_buf[9]_i_4_n_0 ),
        .\state_reg[0]_0 (rs_req_n_223));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'hF4)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect),
        .I1(p_13_in),
        .I2(ap_rst_n_inv),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(sect_cnt[0]),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S(sect_cnt[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S(sect_cnt[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S(sect_cnt[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S(sect_cnt[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S(sect_cnt[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S(sect_cnt[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sect_cnt[51:49]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_55),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_45),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_44),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_43),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_42),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_41),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_40),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_39),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_38),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_37),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_36),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_54),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_35),
        .Q(sect_cnt[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_34),
        .Q(sect_cnt[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_33),
        .Q(sect_cnt[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_32),
        .Q(sect_cnt[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_31),
        .Q(sect_cnt[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_30),
        .Q(sect_cnt[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_29),
        .Q(sect_cnt[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_28),
        .Q(sect_cnt[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_27),
        .Q(sect_cnt[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_26),
        .Q(sect_cnt[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_53),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_25),
        .Q(sect_cnt[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_24),
        .Q(sect_cnt[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_23),
        .Q(sect_cnt[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_22),
        .Q(sect_cnt[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_21),
        .Q(sect_cnt[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_20),
        .Q(sect_cnt[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_19),
        .Q(sect_cnt[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_18),
        .Q(sect_cnt[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_17),
        .Q(sect_cnt[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_16),
        .Q(sect_cnt[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_52),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_15),
        .Q(sect_cnt[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_14),
        .Q(sect_cnt[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_13),
        .Q(sect_cnt[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_12),
        .Q(sect_cnt[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_11),
        .Q(sect_cnt[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_10),
        .Q(sect_cnt[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_9),
        .Q(sect_cnt[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_8),
        .Q(sect_cnt[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_7),
        .Q(sect_cnt[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_6),
        .Q(sect_cnt[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_51),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_5),
        .Q(sect_cnt[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_4),
        .Q(sect_cnt[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_50),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_49),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_48),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_47),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_46),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\beat_len_reg_n_0_[0] ),
        .I1(start_to_4k[0]),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\beat_len_reg_n_0_[1] ),
        .I1(start_to_4k[1]),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\beat_len_reg_n_0_[2] ),
        .I1(start_to_4k[2]),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\beat_len_reg_n_0_[3] ),
        .I1(start_to_4k[3]),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\beat_len_reg_n_0_[4] ),
        .I1(start_to_4k[4]),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\beat_len_reg_n_0_[5] ),
        .I1(start_to_4k[5]),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\beat_len_reg_n_0_[6] ),
        .I1(start_to_4k[6]),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\beat_len_reg_n_0_[7] ),
        .I1(start_to_4k[7]),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\beat_len_reg_n_0_[8] ),
        .I1(start_to_4k[8]),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\beat_len_reg_n_0_[9] ),
        .I1(start_to_4k[9]),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_3 
       (.I0(sect_len_buf[8]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(sect_len_buf[7]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(sect_len_buf[9]),
        .O(\sect_len_buf[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_4 
       (.I0(sect_len_buf[5]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(sect_len_buf[4]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(sect_len_buf[6]),
        .O(\sect_len_buf[9]_i_4_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(sect_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(sect_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(sect_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(sect_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(sect_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(sect_len_buf[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_139),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_138),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_137),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_136),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_135),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_134),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_133),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_132),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_131),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_130),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_129),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_128),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_142),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_141),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_140),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_burst_converter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_burst_converter_12
   (s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    ost_ctrl_info,
    ost_ctrl_valid,
    push,
    m_axi_gmem0_ARADDR,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ARVALID_Dummy,
    \dout_reg[0] ,
    m_axi_gmem0_ARREADY,
    ost_ctrl_ready,
    D,
    E);
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output ost_ctrl_info;
  output ost_ctrl_valid;
  output push;
  output [61:0]m_axi_gmem0_ARADDR;
  output [3:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ARVALID_Dummy;
  input \dout_reg[0] ;
  input m_axi_gmem0_ARREADY;
  input ost_ctrl_ready;
  input [91:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \beat_len_reg_n_0_[0] ;
  wire \beat_len_reg_n_0_[1] ;
  wire \beat_len_reg_n_0_[2] ;
  wire \beat_len_reg_n_0_[3] ;
  wire \beat_len_reg_n_0_[4] ;
  wire \beat_len_reg_n_0_[5] ;
  wire \beat_len_reg_n_0_[6] ;
  wire \beat_len_reg_n_0_[7] ;
  wire \beat_len_reg_n_0_[8] ;
  wire \beat_len_reg_n_0_[9] ;
  wire \could_multi_bursts.addr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_7__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__0_n_7 ;
  wire [63:2]\could_multi_bursts.addr_tmp ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.len_buf[0]_i_1_n_0 ;
  wire \could_multi_bursts.len_buf[1]_i_1_n_0 ;
  wire \could_multi_bursts.len_buf[2]_i_1_n_0 ;
  wire \could_multi_bursts.len_buf[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire \dout_reg[0] ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[17]_i_6_n_0 ;
  wire \end_addr[17]_i_7_n_0 ;
  wire \end_addr[17]_i_8_n_0 ;
  wire \end_addr[17]_i_9_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[25]_i_6_n_0 ;
  wire \end_addr[25]_i_7_n_0 ;
  wire \end_addr[25]_i_8_n_0 ;
  wire \end_addr[25]_i_9_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[33]_i_4_n_0 ;
  wire \end_addr[33]_i_5_n_0 ;
  wire \end_addr[33]_i_6_n_0 ;
  wire \end_addr[33]_i_7_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr[9]_i_6_n_0 ;
  wire \end_addr[9]_i_7_n_0 ;
  wire \end_addr[9]_i_8_n_0 ;
  wire \end_addr[9]_i_9_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_i_5__0_n_0;
  wire first_sect_carry__0_i_6__0_n_0;
  wire first_sect_carry__0_i_7__0_n_0;
  wire first_sect_carry__0_i_8__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_i_5__0_n_0;
  wire first_sect_carry_i_6__0_n_0;
  wire first_sect_carry_i_7__0_n_0;
  wire first_sect_carry_i_8__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_i_5__0_n_0;
  wire last_sect_carry__0_i_6__0_n_0;
  wire last_sect_carry__0_i_7__0_n_0;
  wire last_sect_carry__0_i_8__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_i_5__0_n_0;
  wire last_sect_carry_i_6__0_n_0;
  wire last_sect_carry_i_7__0_n_0;
  wire last_sect_carry_i_8__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_13_in;
  wire [31:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_13;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_132;
  wire rs_req_n_133;
  wire rs_req_n_134;
  wire rs_req_n_135;
  wire rs_req_n_136;
  wire rs_req_n_137;
  wire rs_req_n_138;
  wire rs_req_n_139;
  wire rs_req_n_14;
  wire rs_req_n_140;
  wire rs_req_n_141;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_16;
  wire rs_req_n_163;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_169;
  wire rs_req_n_17;
  wire rs_req_n_170;
  wire rs_req_n_171;
  wire rs_req_n_172;
  wire rs_req_n_173;
  wire rs_req_n_174;
  wire rs_req_n_175;
  wire rs_req_n_176;
  wire rs_req_n_177;
  wire rs_req_n_178;
  wire rs_req_n_179;
  wire rs_req_n_18;
  wire rs_req_n_180;
  wire rs_req_n_181;
  wire rs_req_n_182;
  wire rs_req_n_183;
  wire rs_req_n_184;
  wire rs_req_n_185;
  wire rs_req_n_186;
  wire rs_req_n_187;
  wire rs_req_n_188;
  wire rs_req_n_189;
  wire rs_req_n_19;
  wire rs_req_n_190;
  wire rs_req_n_191;
  wire rs_req_n_192;
  wire rs_req_n_193;
  wire rs_req_n_194;
  wire rs_req_n_195;
  wire rs_req_n_196;
  wire rs_req_n_197;
  wire rs_req_n_198;
  wire rs_req_n_199;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_200;
  wire rs_req_n_201;
  wire rs_req_n_202;
  wire rs_req_n_203;
  wire rs_req_n_204;
  wire rs_req_n_205;
  wire rs_req_n_206;
  wire rs_req_n_207;
  wire rs_req_n_208;
  wire rs_req_n_209;
  wire rs_req_n_21;
  wire rs_req_n_210;
  wire rs_req_n_211;
  wire rs_req_n_212;
  wire rs_req_n_213;
  wire rs_req_n_214;
  wire rs_req_n_215;
  wire rs_req_n_216;
  wire rs_req_n_217;
  wire rs_req_n_218;
  wire rs_req_n_219;
  wire rs_req_n_22;
  wire rs_req_n_220;
  wire rs_req_n_221;
  wire rs_req_n_222;
  wire rs_req_n_223;
  wire rs_req_n_224;
  wire rs_req_n_225;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_8;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [7:6]\NLW_could_multi_bursts.addr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.addr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.addr_buf_reg[8]_i_2__0_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(\beat_len_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(\beat_len_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[4]),
        .Q(\beat_len_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[5]),
        .Q(\beat_len_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[6]),
        .Q(\beat_len_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[7]),
        .Q(\beat_len_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[8]),
        .Q(\beat_len_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[9]),
        .Q(\beat_len_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[10]),
        .Q(\beat_len_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[11]),
        .Q(\beat_len_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_1__0 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(\could_multi_bursts.addr_tmp [10]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[11]_i_1__0 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(\could_multi_bursts.addr_tmp [11]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[12]_i_1__0 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(\could_multi_bursts.addr_tmp [12]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_1__0 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(\could_multi_bursts.addr_tmp [13]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_1__0 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(\could_multi_bursts.addr_tmp [14]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[15]_i_1__0 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(\could_multi_bursts.addr_tmp [15]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[16]_i_1__0 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(\could_multi_bursts.addr_tmp [16]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_1__0 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(\could_multi_bursts.addr_tmp [17]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_1__0 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(\could_multi_bursts.addr_tmp [18]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[19]_i_1__0 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(\could_multi_bursts.addr_tmp [19]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[20]_i_1__0 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(\could_multi_bursts.addr_tmp [20]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_1__0 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(\could_multi_bursts.addr_tmp [21]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_1__0 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(\could_multi_bursts.addr_tmp [22]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[23]_i_1__0 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(\could_multi_bursts.addr_tmp [23]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[24]_i_1__0 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(\could_multi_bursts.addr_tmp [24]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_1__0 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(\could_multi_bursts.addr_tmp [25]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_1__0 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(\could_multi_bursts.addr_tmp [26]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[27]_i_1__0 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(\could_multi_bursts.addr_tmp [27]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[28]_i_1__0 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(\could_multi_bursts.addr_tmp [28]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_1__0 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(\could_multi_bursts.addr_tmp [29]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[2]_i_1__0 
       (.I0(sect_addr_buf[2]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(\could_multi_bursts.addr_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_1__0 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(\could_multi_bursts.addr_tmp [30]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_1__0 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(\could_multi_bursts.addr_tmp [31]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[32]_i_1__0 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(\could_multi_bursts.addr_tmp [32]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_1__0 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(\could_multi_bursts.addr_tmp [33]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_1__0 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(\could_multi_bursts.addr_tmp [34]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[35]_i_1__0 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(\could_multi_bursts.addr_tmp [35]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[36]_i_1__0 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(\could_multi_bursts.addr_tmp [36]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_1__0 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(\could_multi_bursts.addr_tmp [37]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_1__0 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(\could_multi_bursts.addr_tmp [38]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[39]_i_1__0 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(\could_multi_bursts.addr_tmp [39]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[3]_i_1__0 
       (.I0(sect_addr_buf[3]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(\could_multi_bursts.addr_tmp [3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[40]_i_1__0 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(\could_multi_bursts.addr_tmp [40]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_1__0 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(\could_multi_bursts.addr_tmp [41]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_1__0 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(\could_multi_bursts.addr_tmp [42]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[43]_i_1__0 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(\could_multi_bursts.addr_tmp [43]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[44]_i_1__0 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(\could_multi_bursts.addr_tmp [44]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_1__0 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(\could_multi_bursts.addr_tmp [45]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_1__0 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(\could_multi_bursts.addr_tmp [46]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[47]_i_1__0 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(\could_multi_bursts.addr_tmp [47]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[48]_i_1__0 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(\could_multi_bursts.addr_tmp [48]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_1__0 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(\could_multi_bursts.addr_tmp [49]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[4]_i_1__0 
       (.I0(sect_addr_buf[4]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(\could_multi_bursts.addr_tmp [4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_1__0 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(\could_multi_bursts.addr_tmp [50]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[51]_i_1__0 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(\could_multi_bursts.addr_tmp [51]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[52]_i_1__0 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(\could_multi_bursts.addr_tmp [52]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_1__0 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(\could_multi_bursts.addr_tmp [53]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_1__0 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(\could_multi_bursts.addr_tmp [54]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[55]_i_1__0 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(\could_multi_bursts.addr_tmp [55]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[56]_i_1__0 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(\could_multi_bursts.addr_tmp [56]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_1__0 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(\could_multi_bursts.addr_tmp [57]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_1__0 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(\could_multi_bursts.addr_tmp [58]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[59]_i_1__0 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(\could_multi_bursts.addr_tmp [59]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[5]_i_1__0 
       (.I0(sect_addr_buf[5]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(\could_multi_bursts.addr_tmp [5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[60]_i_1__0 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(\could_multi_bursts.addr_tmp [60]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_1__0 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(\could_multi_bursts.addr_tmp [61]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_1__0 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(\could_multi_bursts.addr_tmp [62]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_2__0 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(\could_multi_bursts.addr_tmp [63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.addr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.addr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_1__0 
       (.I0(sect_addr_buf[6]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(\could_multi_bursts.addr_tmp [6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[7]_i_1__0 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(\could_multi_bursts.addr_tmp [7]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[8]_i_1__0 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(\could_multi_bursts.addr_tmp [8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.addr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\could_multi_bursts.addr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.addr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\could_multi_bursts.addr_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.addr_buf[8]_i_5 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\could_multi_bursts.addr_buf[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.addr_buf[8]_i_6 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.addr_buf[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.addr_buf[8]_i_7__0 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.addr_buf[8]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_1__0 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(\could_multi_bursts.addr_tmp [9]));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[8]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[16]_i_2__0_n_0 ,\could_multi_bursts.addr_buf_reg[16]_i_2__0_n_1 ,\could_multi_bursts.addr_buf_reg[16]_i_2__0_n_2 ,\could_multi_bursts.addr_buf_reg[16]_i_2__0_n_3 ,\could_multi_bursts.addr_buf_reg[16]_i_2__0_n_4 ,\could_multi_bursts.addr_buf_reg[16]_i_2__0_n_5 ,\could_multi_bursts.addr_buf_reg[16]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[16]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O(data1[16:9]),
        .S(m_axi_gmem0_ARADDR[14:7]));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[16]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[24]_i_2__0_n_0 ,\could_multi_bursts.addr_buf_reg[24]_i_2__0_n_1 ,\could_multi_bursts.addr_buf_reg[24]_i_2__0_n_2 ,\could_multi_bursts.addr_buf_reg[24]_i_2__0_n_3 ,\could_multi_bursts.addr_buf_reg[24]_i_2__0_n_4 ,\could_multi_bursts.addr_buf_reg[24]_i_2__0_n_5 ,\could_multi_bursts.addr_buf_reg[24]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[24]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(m_axi_gmem0_ARADDR[22:15]));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [32]),
        .Q(m_axi_gmem0_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[32]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[24]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[32]_i_2__0_n_0 ,\could_multi_bursts.addr_buf_reg[32]_i_2__0_n_1 ,\could_multi_bursts.addr_buf_reg[32]_i_2__0_n_2 ,\could_multi_bursts.addr_buf_reg[32]_i_2__0_n_3 ,\could_multi_bursts.addr_buf_reg[32]_i_2__0_n_4 ,\could_multi_bursts.addr_buf_reg[32]_i_2__0_n_5 ,\could_multi_bursts.addr_buf_reg[32]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[32]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(m_axi_gmem0_ARADDR[30:23]));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [33]),
        .Q(m_axi_gmem0_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [34]),
        .Q(m_axi_gmem0_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [35]),
        .Q(m_axi_gmem0_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [36]),
        .Q(m_axi_gmem0_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [37]),
        .Q(m_axi_gmem0_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [38]),
        .Q(m_axi_gmem0_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [39]),
        .Q(m_axi_gmem0_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [40]),
        .Q(m_axi_gmem0_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[40]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[32]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[40]_i_2__0_n_0 ,\could_multi_bursts.addr_buf_reg[40]_i_2__0_n_1 ,\could_multi_bursts.addr_buf_reg[40]_i_2__0_n_2 ,\could_multi_bursts.addr_buf_reg[40]_i_2__0_n_3 ,\could_multi_bursts.addr_buf_reg[40]_i_2__0_n_4 ,\could_multi_bursts.addr_buf_reg[40]_i_2__0_n_5 ,\could_multi_bursts.addr_buf_reg[40]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[40]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(m_axi_gmem0_ARADDR[38:31]));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [41]),
        .Q(m_axi_gmem0_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [42]),
        .Q(m_axi_gmem0_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [43]),
        .Q(m_axi_gmem0_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [44]),
        .Q(m_axi_gmem0_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [45]),
        .Q(m_axi_gmem0_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [46]),
        .Q(m_axi_gmem0_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [47]),
        .Q(m_axi_gmem0_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [48]),
        .Q(m_axi_gmem0_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[48]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[40]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[48]_i_2__0_n_0 ,\could_multi_bursts.addr_buf_reg[48]_i_2__0_n_1 ,\could_multi_bursts.addr_buf_reg[48]_i_2__0_n_2 ,\could_multi_bursts.addr_buf_reg[48]_i_2__0_n_3 ,\could_multi_bursts.addr_buf_reg[48]_i_2__0_n_4 ,\could_multi_bursts.addr_buf_reg[48]_i_2__0_n_5 ,\could_multi_bursts.addr_buf_reg[48]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[48]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(m_axi_gmem0_ARADDR[46:39]));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [49]),
        .Q(m_axi_gmem0_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [50]),
        .Q(m_axi_gmem0_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [51]),
        .Q(m_axi_gmem0_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [52]),
        .Q(m_axi_gmem0_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [53]),
        .Q(m_axi_gmem0_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [54]),
        .Q(m_axi_gmem0_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [55]),
        .Q(m_axi_gmem0_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [56]),
        .Q(m_axi_gmem0_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[56]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[48]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[56]_i_2__0_n_0 ,\could_multi_bursts.addr_buf_reg[56]_i_2__0_n_1 ,\could_multi_bursts.addr_buf_reg[56]_i_2__0_n_2 ,\could_multi_bursts.addr_buf_reg[56]_i_2__0_n_3 ,\could_multi_bursts.addr_buf_reg[56]_i_2__0_n_4 ,\could_multi_bursts.addr_buf_reg[56]_i_2__0_n_5 ,\could_multi_bursts.addr_buf_reg[56]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[56]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(m_axi_gmem0_ARADDR[54:47]));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [57]),
        .Q(m_axi_gmem0_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [58]),
        .Q(m_axi_gmem0_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [59]),
        .Q(m_axi_gmem0_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [60]),
        .Q(m_axi_gmem0_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [61]),
        .Q(m_axi_gmem0_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [62]),
        .Q(m_axi_gmem0_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [63]),
        .Q(m_axi_gmem0_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.addr_buf_reg[56]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_4_CO_UNCONNECTED [7:6],\could_multi_bursts.addr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.addr_buf_reg[63]_i_4_n_3 ,\could_multi_bursts.addr_buf_reg[63]_i_4_n_4 ,\could_multi_bursts.addr_buf_reg[63]_i_4_n_5 ,\could_multi_bursts.addr_buf_reg[63]_i_4_n_6 ,\could_multi_bursts.addr_buf_reg[63]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[63]_i_4_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,m_axi_gmem0_ARADDR[61:55]}));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[8]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[8]_i_2__0_n_0 ,\could_multi_bursts.addr_buf_reg[8]_i_2__0_n_1 ,\could_multi_bursts.addr_buf_reg[8]_i_2__0_n_2 ,\could_multi_bursts.addr_buf_reg[8]_i_2__0_n_3 ,\could_multi_bursts.addr_buf_reg[8]_i_2__0_n_4 ,\could_multi_bursts.addr_buf_reg[8]_i_2__0_n_5 ,\could_multi_bursts.addr_buf_reg[8]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[8]_i_2__0_n_7 }),
        .DI({m_axi_gmem0_ARADDR[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.addr_buf_reg[8]_i_2__0_O_UNCONNECTED [0]}),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.addr_buf[8]_i_3_n_0 ,\could_multi_bursts.addr_buf[8]_i_4_n_0 ,\could_multi_bursts.addr_buf[8]_i_5_n_0 ,\could_multi_bursts.addr_buf[8]_i_6_n_0 ,\could_multi_bursts.addr_buf[8]_i_7__0_n_0 ,1'b0}));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_gmem0_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\could_multi_bursts.len_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\could_multi_bursts.len_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\could_multi_bursts.len_buf[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\could_multi_bursts.len_buf[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.len_buf[3]_i_2 
       (.I0(rs_req_n_148),
        .I1(rs_req_n_149),
        .O(\could_multi_bursts.last_loop__10 ));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_buf[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_buf[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_buf[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_buf[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n_inv),
        .I1(p_13_in),
        .O(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_req_n_132),
        .I1(p_1_in[17]),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_req_n_133),
        .I1(p_1_in[16]),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_req_n_134),
        .I1(p_1_in[15]),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_req_n_135),
        .I1(p_1_in[14]),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_6 
       (.I0(rs_req_n_136),
        .I1(p_1_in[13]),
        .O(\end_addr[17]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_7 
       (.I0(rs_req_n_137),
        .I1(p_1_in[12]),
        .O(\end_addr[17]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_8 
       (.I0(rs_req_n_138),
        .I1(p_1_in[11]),
        .O(\end_addr[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_9 
       (.I0(rs_req_n_139),
        .I1(p_1_in[10]),
        .O(\end_addr[17]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_req_n_124),
        .I1(p_1_in[25]),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_req_n_125),
        .I1(p_1_in[24]),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_req_n_126),
        .I1(p_1_in[23]),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_req_n_127),
        .I1(p_1_in[22]),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_6 
       (.I0(rs_req_n_128),
        .I1(p_1_in[21]),
        .O(\end_addr[25]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_7 
       (.I0(rs_req_n_129),
        .I1(p_1_in[20]),
        .O(\end_addr[25]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_8 
       (.I0(rs_req_n_130),
        .I1(p_1_in[19]),
        .O(\end_addr[25]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_9 
       (.I0(rs_req_n_131),
        .I1(p_1_in[18]),
        .O(\end_addr[25]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_req_n_118),
        .I1(p_1_in[31]),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_req_n_119),
        .I1(p_1_in[30]),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_4 
       (.I0(rs_req_n_120),
        .I1(p_1_in[29]),
        .O(\end_addr[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_5 
       (.I0(rs_req_n_121),
        .I1(p_1_in[28]),
        .O(\end_addr[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_6 
       (.I0(rs_req_n_122),
        .I1(p_1_in[27]),
        .O(\end_addr[33]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_7 
       (.I0(rs_req_n_123),
        .I1(p_1_in[26]),
        .O(\end_addr[33]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_req_n_140),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_req_n_141),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_req_n_142),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_req_n_143),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_6 
       (.I0(rs_req_n_144),
        .I1(p_1_in[5]),
        .O(\end_addr[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_7 
       (.I0(rs_req_n_145),
        .I1(p_1_in[4]),
        .O(\end_addr[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_8 
       (.I0(rs_req_n_146),
        .I1(p_1_in[3]),
        .O(\end_addr[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_9 
       (.I0(rs_req_n_147),
        .I1(p_1_in[2]),
        .O(\end_addr[9]_i_9_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_216),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_215),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_214),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_213),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_212),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_211),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_210),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_209),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_208),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_207),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_206),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_205),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_204),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_203),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_202),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_201),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_200),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_199),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_198),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_197),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_224),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_196),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_195),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_194),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_193),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_192),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_191),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_190),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_189),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_188),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_187),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_223),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_186),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_185),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_184),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_183),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_182),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_181),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_180),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_179),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_178),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_177),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_222),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_176),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_175),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_174),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_173),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_172),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_171),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_170),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_169),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_168),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_167),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_221),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_166),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_165),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_164),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_163),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_220),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_219),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_218),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_217),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0,first_sect_carry_i_5__0_n_0,first_sect_carry_i_6__0_n_0,first_sect_carry_i_7__0_n_0,first_sect_carry_i_8__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0,first_sect_carry__0_i_5__0_n_0,first_sect_carry__0_i_6__0_n_0,first_sect_carry__0_i_7__0_n_0,first_sect_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(sect_cnt[46]),
        .I1(\start_addr_reg_n_0_[58] ),
        .I2(sect_cnt[45]),
        .I3(\start_addr_reg_n_0_[57] ),
        .I4(\start_addr_reg_n_0_[59] ),
        .I5(sect_cnt[47]),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(sect_cnt[43]),
        .I1(\start_addr_reg_n_0_[55] ),
        .I2(sect_cnt[42]),
        .I3(\start_addr_reg_n_0_[54] ),
        .I4(\start_addr_reg_n_0_[56] ),
        .I5(sect_cnt[44]),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(sect_cnt[40]),
        .I1(\start_addr_reg_n_0_[52] ),
        .I2(sect_cnt[39]),
        .I3(\start_addr_reg_n_0_[51] ),
        .I4(\start_addr_reg_n_0_[53] ),
        .I5(sect_cnt[41]),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(sect_cnt[37]),
        .I1(\start_addr_reg_n_0_[49] ),
        .I2(sect_cnt[36]),
        .I3(\start_addr_reg_n_0_[48] ),
        .I4(\start_addr_reg_n_0_[50] ),
        .I5(sect_cnt[38]),
        .O(first_sect_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5__0
       (.I0(sect_cnt[34]),
        .I1(\start_addr_reg_n_0_[46] ),
        .I2(sect_cnt[33]),
        .I3(\start_addr_reg_n_0_[45] ),
        .I4(\start_addr_reg_n_0_[47] ),
        .I5(sect_cnt[35]),
        .O(first_sect_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6__0
       (.I0(sect_cnt[31]),
        .I1(\start_addr_reg_n_0_[43] ),
        .I2(sect_cnt[30]),
        .I3(\start_addr_reg_n_0_[42] ),
        .I4(\start_addr_reg_n_0_[44] ),
        .I5(sect_cnt[32]),
        .O(first_sect_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7__0
       (.I0(sect_cnt[28]),
        .I1(\start_addr_reg_n_0_[40] ),
        .I2(sect_cnt[27]),
        .I3(\start_addr_reg_n_0_[39] ),
        .I4(\start_addr_reg_n_0_[41] ),
        .I5(sect_cnt[29]),
        .O(first_sect_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8__0
       (.I0(sect_cnt[25]),
        .I1(\start_addr_reg_n_0_[37] ),
        .I2(sect_cnt[24]),
        .I3(\start_addr_reg_n_0_[36] ),
        .I4(\start_addr_reg_n_0_[38] ),
        .I5(sect_cnt[26]),
        .O(first_sect_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1__0
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(sect_cnt[51]),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(sect_cnt[49]),
        .I1(\start_addr_reg_n_0_[61] ),
        .I2(sect_cnt[48]),
        .I3(\start_addr_reg_n_0_[60] ),
        .I4(\start_addr_reg_n_0_[62] ),
        .I5(sect_cnt[50]),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(sect_cnt[22]),
        .I1(\start_addr_reg_n_0_[34] ),
        .I2(sect_cnt[21]),
        .I3(\start_addr_reg_n_0_[33] ),
        .I4(\start_addr_reg_n_0_[35] ),
        .I5(sect_cnt[23]),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(sect_cnt[19]),
        .I1(\start_addr_reg_n_0_[31] ),
        .I2(sect_cnt[18]),
        .I3(\start_addr_reg_n_0_[30] ),
        .I4(\start_addr_reg_n_0_[32] ),
        .I5(sect_cnt[20]),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(sect_cnt[16]),
        .I1(\start_addr_reg_n_0_[28] ),
        .I2(sect_cnt[15]),
        .I3(\start_addr_reg_n_0_[27] ),
        .I4(\start_addr_reg_n_0_[29] ),
        .I5(sect_cnt[17]),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(sect_cnt[13]),
        .I1(\start_addr_reg_n_0_[25] ),
        .I2(sect_cnt[12]),
        .I3(\start_addr_reg_n_0_[24] ),
        .I4(\start_addr_reg_n_0_[26] ),
        .I5(sect_cnt[14]),
        .O(first_sect_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5__0
       (.I0(sect_cnt[10]),
        .I1(\start_addr_reg_n_0_[22] ),
        .I2(sect_cnt[9]),
        .I3(\start_addr_reg_n_0_[21] ),
        .I4(\start_addr_reg_n_0_[23] ),
        .I5(sect_cnt[11]),
        .O(first_sect_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6__0
       (.I0(sect_cnt[7]),
        .I1(\start_addr_reg_n_0_[19] ),
        .I2(sect_cnt[6]),
        .I3(\start_addr_reg_n_0_[18] ),
        .I4(\start_addr_reg_n_0_[20] ),
        .I5(sect_cnt[8]),
        .O(first_sect_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7__0
       (.I0(sect_cnt[4]),
        .I1(\start_addr_reg_n_0_[16] ),
        .I2(sect_cnt[3]),
        .I3(\start_addr_reg_n_0_[15] ),
        .I4(\start_addr_reg_n_0_[17] ),
        .I5(sect_cnt[5]),
        .O(first_sect_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8__0
       (.I0(sect_cnt[1]),
        .I1(\start_addr_reg_n_0_[13] ),
        .I2(sect_cnt[0]),
        .I3(\start_addr_reg_n_0_[12] ),
        .I4(\start_addr_reg_n_0_[14] ),
        .I5(sect_cnt[2]),
        .O(first_sect_carry_i_8__0_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_13_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0,last_sect_carry_i_5__0_n_0,last_sect_carry_i_6__0_n_0,last_sect_carry_i_7__0_n_0,last_sect_carry_i_8__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0,last_sect_carry__0_i_5__0_n_0,last_sect_carry__0_i_6__0_n_0,last_sect_carry__0_i_7__0_n_0,last_sect_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(sect_cnt[46]),
        .I1(p_0_in0_in[46]),
        .I2(sect_cnt[45]),
        .I3(p_0_in0_in[45]),
        .I4(sect_cnt[47]),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(sect_cnt[43]),
        .I1(p_0_in0_in[43]),
        .I2(sect_cnt[42]),
        .I3(p_0_in0_in[42]),
        .I4(sect_cnt[44]),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(sect_cnt[40]),
        .I1(p_0_in0_in[40]),
        .I2(sect_cnt[39]),
        .I3(p_0_in0_in[39]),
        .I4(sect_cnt[41]),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(sect_cnt[37]),
        .I1(p_0_in0_in[37]),
        .I2(sect_cnt[36]),
        .I3(p_0_in0_in[36]),
        .I4(sect_cnt[38]),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5__0
       (.I0(sect_cnt[34]),
        .I1(p_0_in0_in[34]),
        .I2(sect_cnt[33]),
        .I3(p_0_in0_in[33]),
        .I4(sect_cnt[35]),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6__0
       (.I0(sect_cnt[31]),
        .I1(p_0_in0_in[31]),
        .I2(sect_cnt[30]),
        .I3(p_0_in0_in[30]),
        .I4(sect_cnt[32]),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7__0
       (.I0(sect_cnt[28]),
        .I1(p_0_in0_in[28]),
        .I2(sect_cnt[27]),
        .I3(p_0_in0_in[27]),
        .I4(sect_cnt[29]),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8__0
       (.I0(sect_cnt[25]),
        .I1(p_0_in0_in[25]),
        .I2(sect_cnt[24]),
        .I3(p_0_in0_in[24]),
        .I4(sect_cnt[26]),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_151,rs_req_n_152}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(sect_cnt[22]),
        .I1(p_0_in0_in[22]),
        .I2(sect_cnt[21]),
        .I3(p_0_in0_in[21]),
        .I4(sect_cnt[23]),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(sect_cnt[19]),
        .I1(p_0_in0_in[19]),
        .I2(sect_cnt[18]),
        .I3(p_0_in0_in[18]),
        .I4(sect_cnt[20]),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(sect_cnt[16]),
        .I1(p_0_in0_in[16]),
        .I2(sect_cnt[15]),
        .I3(p_0_in0_in[15]),
        .I4(sect_cnt[17]),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(sect_cnt[13]),
        .I1(p_0_in0_in[13]),
        .I2(sect_cnt[12]),
        .I3(p_0_in0_in[12]),
        .I4(sect_cnt[14]),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5__0
       (.I0(sect_cnt[10]),
        .I1(p_0_in0_in[10]),
        .I2(sect_cnt[9]),
        .I3(p_0_in0_in[9]),
        .I4(sect_cnt[11]),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6__0
       (.I0(sect_cnt[7]),
        .I1(p_0_in0_in[7]),
        .I2(sect_cnt[6]),
        .I3(p_0_in0_in[6]),
        .I4(sect_cnt[8]),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7__0
       (.I0(sect_cnt[4]),
        .I1(p_0_in0_in[4]),
        .I2(sect_cnt[3]),
        .I3(p_0_in0_in[3]),
        .I4(sect_cnt[5]),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8__0
       (.I0(sect_cnt[1]),
        .I1(p_0_in0_in[1]),
        .I2(sect_cnt[0]),
        .I3(p_0_in0_in[0]),
        .I4(sect_cnt[2]),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__2 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(last_sect_buf_reg_n_0),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_225),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice_13 rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .CO(last_sect),
        .D({rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .E(rs_req_n_2),
        .Q({p_1_in,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131,rs_req_n_132,rs_req_n_133,rs_req_n_134,rs_req_n_135,rs_req_n_136,rs_req_n_137,rs_req_n_138,rs_req_n_139,rs_req_n_140,rs_req_n_141,rs_req_n_142,rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146,rs_req_n_147}),
        .S({rs_req_n_151,rs_req_n_152}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.addr_buf_reg[2] (\could_multi_bursts.burst_valid_reg_0 ),
        .\data_p1_reg[11]_0 (start_to_4k0),
        .\data_p1_reg[63]_0 ({rs_req_n_163,rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167,rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171,rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175,rs_req_n_176,rs_req_n_177,rs_req_n_178,rs_req_n_179,rs_req_n_180,rs_req_n_181,rs_req_n_182,rs_req_n_183,rs_req_n_184,rs_req_n_185,rs_req_n_186,rs_req_n_187,rs_req_n_188,rs_req_n_189,rs_req_n_190,rs_req_n_191,rs_req_n_192,rs_req_n_193,rs_req_n_194,rs_req_n_195,rs_req_n_196,rs_req_n_197,rs_req_n_198,rs_req_n_199,rs_req_n_200,rs_req_n_201,rs_req_n_202,rs_req_n_203,rs_req_n_204,rs_req_n_205,rs_req_n_206,rs_req_n_207,rs_req_n_208,rs_req_n_209,rs_req_n_210,rs_req_n_211,rs_req_n_212,rs_req_n_213,rs_req_n_214,rs_req_n_215,rs_req_n_216,rs_req_n_217,rs_req_n_218,rs_req_n_219,rs_req_n_220,rs_req_n_221,rs_req_n_222,rs_req_n_223,rs_req_n_224}),
        .\data_p2_reg[95]_0 (D),
        .\data_p2_reg[95]_1 (E),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 ,\end_addr[17]_i_6_n_0 ,\end_addr[17]_i_7_n_0 ,\end_addr[17]_i_8_n_0 ,\end_addr[17]_i_9_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 ,\end_addr[25]_i_6_n_0 ,\end_addr[25]_i_7_n_0 ,\end_addr[25]_i_8_n_0 ,\end_addr[25]_i_9_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 ,\end_addr[33]_i_4_n_0 ,\end_addr[33]_i_5_n_0 ,\end_addr[33]_i_6_n_0 ,\end_addr[33]_i_7_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 ,\end_addr[9]_i_6_n_0 ,\end_addr[9]_i_7_n_0 ,\end_addr[9]_i_8_n_0 ,\end_addr[9]_i_9_n_0 }),
        .full_n_reg(ost_ctrl_valid),
        .last_sect_buf_reg({sect_cnt[51:48],sect_cnt[0]}),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_13_in(p_13_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[3] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[3]_0 (sect_len_buf),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.loop_cnt_reg ),
        .\sect_len_buf_reg[5] (rs_req_n_149),
        .\sect_len_buf_reg[8] (rs_req_n_148),
        .\state_reg[0]_0 (rs_req_n_225));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'hF4)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect),
        .I1(p_13_in),
        .I2(ap_rst_n_inv),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(sect_cnt[0]),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S(sect_cnt[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S(sect_cnt[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S(sect_cnt[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S(sect_cnt[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S(sect_cnt[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S(sect_cnt[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sect_cnt[51:49]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_55),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_45),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_44),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_43),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_42),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_41),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_40),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_39),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_38),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_37),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_36),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_54),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_35),
        .Q(sect_cnt[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_34),
        .Q(sect_cnt[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_33),
        .Q(sect_cnt[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_32),
        .Q(sect_cnt[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_31),
        .Q(sect_cnt[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_30),
        .Q(sect_cnt[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_29),
        .Q(sect_cnt[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_28),
        .Q(sect_cnt[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_27),
        .Q(sect_cnt[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_26),
        .Q(sect_cnt[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_53),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_25),
        .Q(sect_cnt[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_24),
        .Q(sect_cnt[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_23),
        .Q(sect_cnt[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_22),
        .Q(sect_cnt[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_21),
        .Q(sect_cnt[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_20),
        .Q(sect_cnt[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_19),
        .Q(sect_cnt[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_18),
        .Q(sect_cnt[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_17),
        .Q(sect_cnt[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_16),
        .Q(sect_cnt[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_52),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_15),
        .Q(sect_cnt[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_14),
        .Q(sect_cnt[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_13),
        .Q(sect_cnt[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_12),
        .Q(sect_cnt[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_11),
        .Q(sect_cnt[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_10),
        .Q(sect_cnt[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_9),
        .Q(sect_cnt[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_8),
        .Q(sect_cnt[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_7),
        .Q(sect_cnt[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_6),
        .Q(sect_cnt[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_51),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_5),
        .Q(sect_cnt[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_4),
        .Q(sect_cnt[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_50),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_49),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_48),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_47),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_46),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\beat_len_reg_n_0_[0] ),
        .I1(start_to_4k[0]),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\beat_len_reg_n_0_[1] ),
        .I1(start_to_4k[1]),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\beat_len_reg_n_0_[2] ),
        .I1(start_to_4k[2]),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\beat_len_reg_n_0_[3] ),
        .I1(start_to_4k[3]),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\beat_len_reg_n_0_[4] ),
        .I1(start_to_4k[4]),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\beat_len_reg_n_0_[5] ),
        .I1(start_to_4k[5]),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\beat_len_reg_n_0_[6] ),
        .I1(start_to_4k[6]),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\beat_len_reg_n_0_[7] ),
        .I1(start_to_4k[7]),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\beat_len_reg_n_0_[8] ),
        .I1(start_to_4k[8]),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\beat_len_reg_n_0_[9] ),
        .I1(start_to_4k[9]),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(sect_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(sect_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(sect_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(sect_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(sect_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(sect_len_buf[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_139),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_138),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_137),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_136),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_135),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_134),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_133),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_132),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_131),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_130),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_129),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_128),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_142),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_141),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_140),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo
   (wreq_valid,
    gmem0_AWREADY,
    Q,
    push,
    valid_length,
    \dout_reg[92] ,
    DI,
    S,
    \dout_reg[78] ,
    \dout_reg[70] ,
    \dout_reg[86] ,
    \dout_reg[93] ,
    full_n_reg_0,
    full_n_reg_1,
    ap_rst_n_inv,
    ap_clk,
    write_result_U0_m_axi_gmem0_AWVALID,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \ap_CS_fsm[1]_i_5__0 ,
    \mem_reg[67][94]_srl32__0 ,
    D);
  output wreq_valid;
  output gmem0_AWREADY;
  output [4:0]Q;
  output push;
  output valid_length;
  output [90:0]\dout_reg[92] ;
  output [0:0]DI;
  output [5:0]S;
  output [7:0]\dout_reg[78] ;
  output [6:0]\dout_reg[70] ;
  output [7:0]\dout_reg[86] ;
  output [6:0]\dout_reg[93] ;
  output full_n_reg_0;
  output full_n_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input write_result_U0_m_axi_gmem0_AWVALID;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input [0:0]\ap_CS_fsm[1]_i_5__0 ;
  input [92:0]\mem_reg[67][94]_srl32__0 ;
  input [5:0]D;

  wire AWREADY_Dummy;
  wire [5:0]D;
  wire [0:0]DI;
  wire [4:0]Q;
  wire [5:0]S;
  wire [0:0]\ap_CS_fsm[1]_i_5__0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [6:0]\dout_reg[70] ;
  wire [7:0]\dout_reg[78] ;
  wire [7:0]\dout_reg[86] ;
  wire [90:0]\dout_reg[92] ;
  wire [6:0]\dout_reg[93] ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem0_AWREADY;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [92:0]\mem_reg[67][94]_srl32__0 ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[6]_i_2_n_0 ;
  wire \raddr[6]_i_3_n_0 ;
  wire [6:5]raddr_reg;
  wire \raddr_reg[1]_rep_n_0 ;
  wire \raddr_reg[2]_rep_n_0 ;
  wire \raddr_reg[3]_rep_n_0 ;
  wire \raddr_reg[4]_rep_n_0 ;
  wire tmp_valid_reg;
  wire valid_length;
  wire wreq_valid;
  wire write_result_U0_m_axi_gmem0_AWVALID;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(raddr_reg[6]),
        .addr({raddr_reg[5],\raddr_reg[4]_rep_n_0 ,\raddr_reg[3]_rep_n_0 ,\raddr_reg[2]_rep_n_0 ,\raddr_reg[1]_rep_n_0 ,Q[0]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[86]_0 (\dout_reg[86] ),
        .\dout_reg[92]_0 (\dout_reg[92] ),
        .\dout_reg[93]_0 (\dout_reg[93] ),
        .full_n_reg(full_n_reg_0),
        .\mem_reg[67][94]_srl32__0_0 (\mem_reg[67][94]_srl32__0 ),
        .pop(pop),
        .push(push),
        .tmp_valid_reg(tmp_valid_reg),
        .valid_length(valid_length),
        .write_result_U0_m_axi_gmem0_AWVALID(write_result_U0_m_axi_gmem0_AWVALID),
        .wrsp_ready(wrsp_ready));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_16__0 
       (.I0(gmem0_AWREADY),
        .I1(\ap_CS_fsm[1]_i_5__0 ),
        .O(full_n_reg_1));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(wreq_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEF0FE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(empty_n_i_3_n_0),
        .I2(pop),
        .I3(write_result_U0_m_axi_gmem0_AWVALID),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFAAFFFFFEFEFFAA)) 
    full_n_i_1
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2_n_0),
        .I2(full_n_i_3__1_n_0),
        .I3(gmem0_AWREADY),
        .I4(write_result_U0_m_axi_gmem0_AWVALID),
        .I5(pop),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(full_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem0_AWREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(write_result_U0_m_axi_gmem0_AWVALID),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(write_result_U0_m_axi_gmem0_AWVALID),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(write_result_U0_m_axi_gmem0_AWVALID),
        .I4(pop),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22A22222A2A2A2A2)) 
    \mOutPtr[4]_i_2 
       (.I0(write_result_U0_m_axi_gmem0_AWVALID),
        .I1(empty_n_reg_n_0),
        .I2(wreq_valid),
        .I3(AWREADY_Dummy),
        .I4(tmp_valid_reg),
        .I5(wrsp_ready),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr[6]_i_2_n_0 ),
        .I2(write_result_U0_m_axi_gmem0_AWVALID),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr[6]_i_2_n_0 ),
        .I3(write_result_U0_m_axi_gmem0_AWVALID),
        .I4(pop),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBBBBBBBB0)) 
    \mOutPtr[6]_i_2 
       (.I0(pop),
        .I1(write_result_U0_m_axi_gmem0_AWVALID),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[7]_i_1 
       (.I0(write_result_U0_m_axi_gmem0_AWVALID),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(AWREADY_Dummy),
        .I4(wreq_valid),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_3_n_0 ),
        .I3(write_result_U0_m_axi_gmem0_AWVALID),
        .I4(pop),
        .I5(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD555555555555554)) 
    \mOutPtr[7]_i_3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(raddr_reg[5]),
        .I1(raddr_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[4]),
        .I1(raddr_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h5595)) 
    p_0_out_carry_i_7
       (.I0(Q[1]),
        .I1(empty_n_reg_n_0),
        .I2(write_result_U0_m_axi_gmem0_AWVALID),
        .I3(pop),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(Q[0]),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[6]_i_1 
       (.I0(\raddr[6]_i_2_n_0 ),
        .I1(\raddr[6]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(raddr_reg[6]),
        .I4(Q[4]),
        .I5(p_8_in),
        .O(\raddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D00000000000000)) 
    \raddr[6]_i_2 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(wreq_valid),
        .I4(write_result_U0_m_axi_gmem0_AWVALID),
        .I5(empty_n_reg_n_0),
        .O(\raddr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[6]_i_3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(raddr_reg[5]),
        .I3(Q[2]),
        .O(\raddr[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2AA2222)) 
    \raddr[6]_i_4 
       (.I0(empty_n_reg_n_0),
        .I1(wreq_valid),
        .I2(AWREADY_Dummy),
        .I3(tmp_valid_reg),
        .I4(wrsp_ready),
        .I5(write_result_U0_m_axi_gmem0_AWVALID),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[0]),
        .Q(\raddr_reg[1]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[1]),
        .Q(\raddr_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[2]),
        .Q(\raddr_reg[3]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[3]),
        .Q(\raddr_reg[4]_rep_n_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[4]),
        .Q(raddr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[5]),
        .Q(raddr_reg[6]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo_6
   (gmem0_ARREADY,
    full_n_reg_0,
    Q,
    E,
    \dout_reg[92] ,
    DI,
    S,
    \dout_reg[78] ,
    \dout_reg[70] ,
    \dout_reg[86] ,
    \dout_reg[93] ,
    s_ready_t_reg,
    ap_rst_n_inv,
    ap_clk,
    tmp_valid_reg,
    ARREADY_Dummy,
    \ap_CS_fsm_reg[2] ,
    \mem_reg[67][94]_srl32__0 ,
    D);
  output gmem0_ARREADY;
  output full_n_reg_0;
  output [4:0]Q;
  output [0:0]E;
  output [90:0]\dout_reg[92] ;
  output [0:0]DI;
  output [5:0]S;
  output [7:0]\dout_reg[78] ;
  output [6:0]\dout_reg[70] ;
  output [7:0]\dout_reg[86] ;
  output [6:0]\dout_reg[93] ;
  output s_ready_t_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [92:0]\mem_reg[67][94]_srl32__0 ;
  input [5:0]D;

  wire ARREADY_Dummy;
  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [5:0]S;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [6:0]\dout_reg[70] ;
  wire [7:0]\dout_reg[78] ;
  wire [7:0]\dout_reg[86] ;
  wire [90:0]\dout_reg[92] ;
  wire [6:0]\dout_reg[93] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire gmem0_ARREADY;
  wire [7:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[6]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_2__1_n_0 ;
  wire \mOutPtr[7]_i_3__1_n_0 ;
  wire [92:0]\mem_reg[67][94]_srl32__0 ;
  wire p_0_in;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[6]_i_1__0_n_0 ;
  wire \raddr[6]_i_2__0_n_0 ;
  wire \raddr[6]_i_3__0_n_0 ;
  wire [6:5]raddr_reg;
  wire \raddr_reg[1]_rep_n_0 ;
  wire \raddr_reg[2]_rep_n_0 ;
  wire \raddr_reg[3]_rep_n_0 ;
  wire \raddr_reg[4]_rep_n_0 ;
  wire rreq_valid;
  wire s_ready_t_reg;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl_7 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(E),
        .Q(raddr_reg[6]),
        .addr({raddr_reg[5],\raddr_reg[4]_rep_n_0 ,\raddr_reg[3]_rep_n_0 ,\raddr_reg[2]_rep_n_0 ,\raddr_reg[1]_rep_n_0 ,Q[0]}),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[86]_0 (\dout_reg[86] ),
        .\dout_reg[92]_0 (\dout_reg[92] ),
        .\dout_reg[93]_0 (\dout_reg[93] ),
        .full_n_reg(full_n_reg_0),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\mem_reg[67][94]_srl32__0_0 (\mem_reg[67][94]_srl32__0 ),
        .pop(pop),
        .rreq_valid(rreq_valid),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(full_n_reg_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__3
       (.I0(mOutPtr[7]),
        .I1(mOutPtr[6]),
        .I2(mOutPtr[4]),
        .I3(mOutPtr[5]),
        .I4(empty_n_i_3__1_n_0),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[2]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFAAFFFFFEFEFFAA)) 
    full_n_i_1__3
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__3_n_0),
        .I2(full_n_i_3__2_n_0),
        .I3(gmem0_ARREADY),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    full_n_i_2__3
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[7]),
        .I3(mOutPtr[5]),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[2]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(gmem0_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(full_n_reg_0),
        .I2(pop),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(mOutPtr[3]),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__4 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(p_12_in),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h22A22222)) 
    \mOutPtr[4]_i_2__3 
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_n_0),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .I4(tmp_valid_reg),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \mOutPtr[5]_i_1__1 
       (.I0(mOutPtr[4]),
        .I1(\mOutPtr[6]_i_2__0_n_0 ),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(mOutPtr[5]),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[6]_i_1__1 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(\mOutPtr[6]_i_2__0_n_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(mOutPtr[6]),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBBBBBBBB0)) 
    \mOutPtr[6]_i_2__0 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[3]),
        .O(\mOutPtr[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[7]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[7]_i_2__1 
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[5]),
        .I2(\mOutPtr[7]_i_3__1_n_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(mOutPtr[7]),
        .O(\mOutPtr[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD555555555555554)) 
    \mOutPtr[7]_i_3__1 
       (.I0(p_12_in),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[7]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(mOutPtr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_1__4_n_0 ),
        .Q(mOutPtr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(mOutPtr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(mOutPtr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[7]_i_2__1_n_0 ),
        .Q(mOutPtr[7]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(raddr_reg[5]),
        .I1(raddr_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[4]),
        .I1(raddr_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5555955555555555)) 
    p_0_out_carry_i_7__0
       (.I0(Q[1]),
        .I1(empty_n_reg_n_0),
        .I2(full_n_reg_0),
        .I3(rreq_valid),
        .I4(ARREADY_Dummy),
        .I5(tmp_valid_reg),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(Q[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[6]_i_1__0 
       (.I0(\raddr[6]_i_2__0_n_0 ),
        .I1(\raddr[6]_i_3__0_n_0 ),
        .I2(Q[1]),
        .I3(raddr_reg[6]),
        .I4(Q[4]),
        .I5(p_8_in),
        .O(\raddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \raddr[6]_i_2__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(\raddr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[6]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(raddr_reg[5]),
        .I3(Q[2]),
        .O(\raddr[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \raddr[6]_i_4__0 
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .I4(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(\raddr_reg[1]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(\raddr_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(\raddr_reg[3]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(\raddr_reg[4]_rep_n_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(raddr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(raddr_reg[6]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    gmem0_WREADY,
    in,
    full_n_reg_0,
    empty_n_reg_0,
    ap_rst_n_inv,
    dout_vld_reg_0,
    ap_clk,
    mem_reg,
    data_buf,
    mem_reg_0,
    mem_reg_1,
    push,
    pop,
    mOutPtr18_out,
    ap_enable_reg_pp0_iter2,
    E);
  output WVALID_Dummy;
  output gmem0_WREADY;
  output [35:0]in;
  output full_n_reg_0;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input ap_clk;
  input mem_reg;
  input data_buf;
  input mem_reg_0;
  input [31:0]mem_reg_1;
  input push;
  input pop;
  input mOutPtr18_out;
  input ap_enable_reg_pp0_iter2;
  input [0:0]E;

  wire [0:0]E;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire data_buf;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_reg_0;
  wire gmem0_WREADY;
  wire [35:0]in;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire [31:0]mem_reg_1;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]rnext;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .in(in),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .pop(pop),
        .push(push),
        .raddr(raddr),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__0_n_0),
        .I2(gmem0_WREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(gmem0_WREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_56[30]_i_4 
       (.I0(gmem0_WREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    E,
    push__0,
    p_4_in,
    push,
    valid_length,
    ap_clk,
    ap_rst_n_inv,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output [0:0]E;
  output push__0;
  output p_4_in;
  input push;
  input valid_length;
  input ap_clk;
  input ap_rst_n_inv;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__1_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_wrsp;
  wire p_4_in;
  wire pop;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire [3:0]raddr_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(E),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_14),
        .full_n_reg(full_n_i_2__1_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_4),
        .s_ready_t_reg(U_fifo_srl_n_3),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_14),
        .Q(wrsp_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(E),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized1_10
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__10_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__10_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr113_out;
  wire \raddr[0]_i_1__6_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[3]_i_2__1_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized0_14 U_fifo_srl
       (.Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__10_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__10
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__10_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__0 
       (.I0(push),
        .I1(Q),
        .I2(burst_valid),
        .I3(full_n_reg_0),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1__6_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[3]_i_2__1_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized1_11
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__9_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__9_n_0;
  wire full_n_i_2__9_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_2__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__9_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__9
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__9_n_0),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3__0
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__10 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__8 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__6 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[4]_i_2__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized1_8
   (last_resp,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    ost_ctrl_valid,
    p_4_in,
    Q,
    wrsp_type,
    ursp_ready);
  output last_resp;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input ost_ctrl_valid;
  input p_4_in;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;

  wire [0:0]Q;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__8_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__5_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire [3:0]raddr_reg;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized0_9 U_fifo_srl
       (.Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_2),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(full_n_i_2__8_n_0),
        .full_n_reg_0(ost_ctrl_ready),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_0),
        .I1(pop),
        .I2(ost_ctrl_ready),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__7 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(p_4_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__3 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_4_in),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__1 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_4_in),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__5_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    ursp_ready,
    write_result_U0_m_axi_gmem0_BREADY,
    ap_rst_n_inv,
    ap_clk,
    push__0,
    Q);
  output dout_vld_reg_0;
  output ursp_ready;
  output write_result_U0_m_axi_gmem0_BREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input push__0;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__2_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_4_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire p_12_in;
  wire p_8_in;
  wire push__0;
  wire ursp_ready;
  wire write_result_U0_m_axi_gmem0_BREADY;

  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEE0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_n_0),
        .I5(push__0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEFFEEFA)) 
    full_n_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__2_n_0),
        .I2(ursp_ready),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(full_n_i_4_n_0),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    full_n_i_3
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(push__0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .O(write_result_U0_m_axi_gmem0_BREADY));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[7]_i_4_n_0 ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[7]_i_4_n_0 ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h65AA)) 
    \mOutPtr[7]_i_1__0 
       (.I0(push__0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_4_n_0 ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD555555555555554)) 
    \mOutPtr[7]_i_4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \mOutPtr[7]_i_5 
       (.I0(push__0),
        .I1(empty_n_reg_n_0),
        .I2(dout_vld_reg_0),
        .I3(Q),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    E,
    dout,
    ap_rst_n_inv,
    ap_clk,
    mem_reg,
    read_input_U0_m_axi_gmem0_RREADY,
    din);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [0:0]E;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]mem_reg;
  input read_input_U0_m_axi_gmem0_RREADY;
  input [33:0]din;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__4_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_i_3__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[5]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1__2_n_0 ;
  wire \mOutPtr[7]_i_1__2_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire [0:0]mem_reg;
  wire pop;
  wire [7:0]raddr;
  wire read_input_U0_m_axi_gmem0_RREADY;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .mem_reg_0(dout_vld_reg_0),
        .mem_reg_1(full_n_reg_0),
        .mem_reg_2(mem_reg),
        .pop(pop),
        .raddr(raddr),
        .\raddr_reg_reg[7]_0 (empty_n_reg_n_0),
        .read_input_U0_m_axi_gmem0_RREADY(read_input_U0_m_axi_gmem0_RREADY),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(read_input_U0_m_axi_gmem0_RREADY),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__4
       (.I0(empty_n_i_3__2_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(empty_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__4
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__4_n_0),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__4
       (.I0(full_n_i_3__3_n_0),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__4_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1__2 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1__2 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[8]_i_5_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1__2 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(pop),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_0 ),
        .I5(\mOutPtr_reg_n_0_[8] ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[8]_i_4 
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(read_input_U0_m_axi_gmem0_RREADY),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized4
   (burst_valid,
    full_n_reg_0,
    SR,
    data_buf,
    E,
    pop,
    dout_vld_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_inv_reg,
    ap_rst_n_inv,
    ap_clk,
    ost_ctrl_valid,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    push,
    \mOutPtr_reg[0]_1 ,
    WLAST_Dummy_reg_0,
    push_0,
    in);
  output burst_valid;
  output full_n_reg_0;
  output [0:0]SR;
  output data_buf;
  output [0:0]E;
  output pop;
  output dout_vld_reg_0;
  output WVALID_Dummy_reg;
  output ap_rst_n_inv_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ost_ctrl_valid;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input push;
  input \mOutPtr_reg[0]_1 ;
  input WLAST_Dummy_reg_0;
  input push_0;
  input [3:0]in;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire burst_valid;
  wire data_buf;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire pop_0;
  wire push;
  wire push_0;
  wire raddr17_in__2;
  wire \raddr[0]_i_1__2_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D({U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6}),
        .E(U_fifo_srl_n_2),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_0),
        .\dout[3]_i_2_0 (Q),
        .\dout_reg[0]_0 (burst_valid),
        .dout_vld_reg(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .empty_n_reg_0(U_fifo_srl_n_12),
        .full_n_reg(full_n_i_2__5_n_0),
        .in(in),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop_0(pop_0),
        .push_0(push_0),
        .raddr17_in__2(raddr17_in__2),
        .\raddr_reg[0] (full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_12),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(pop_0),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1__2 
       (.I0(push),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFF8808)) 
    mem_reg_i_2
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n_inv),
        .O(data_buf));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    mem_reg_i_3__1
       (.I0(ap_rst_n_inv),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(pop));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy_0,
    rs_req_ready,
    req_en__0,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [65:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy_0;
  input rs_req_ready;
  input req_en__0;
  input [65:0]in;

  wire AWVALID_Dummy_0;
  wire [65:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__6_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_2__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__3;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized3 U_fifo_srl
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[2]_0 (req_fifo_valid),
        .\dout_reg[2]_1 (empty_n_reg_n_0),
        .\dout_reg[67]_0 (Q),
        .\dout_reg[67]_1 (full_n_reg_0),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(AWVALID_Dummy_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__6
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__6_n_0),
        .I2(AWVALID_Dummy_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__8 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(AWVALID_Dummy_0),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__8 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy_0),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(AWVALID_Dummy_0),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_0),
        .I3(req_fifo_valid),
        .I4(rs_req_ready),
        .I5(req_en__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[4]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(AWVALID_Dummy_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr17_in__3),
        .I1(empty_n_reg_n_0),
        .I2(AWVALID_Dummy_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__3));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    mOutPtr18_out,
    D,
    req_en__0,
    \dout_reg[36] ,
    m_axi_gmem0_WVALID,
    WVALID_Dummy_reg,
    empty_n_reg_0,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ap_rst_n_inv_reg,
    ap_rst_n_inv,
    ap_clk,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    push,
    mem_reg,
    Q,
    m_axi_gmem0_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    in,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output [0:0]E;
  output mOutPtr18_out;
  output [3:0]D;
  output req_en__0;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem0_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output empty_n_reg_0;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  output ap_rst_n_inv_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input push;
  input mem_reg;
  input [4:0]Q;
  input m_axi_gmem0_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire burst_valid;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_i_1__7_n_0;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2__7_n_0;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_2__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire mem_reg;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire push_1;
  wire raddr113_out;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_1__4_n_0 ;
  wire \raddr[3]_i_2__4_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .pop(pop),
        .push_1(push_1),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__0
       (.I0(mem_reg),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_gmem0_WREADY),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__7
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__7_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__9 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push_1),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__9 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__7 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h22A22222A2A2A2A2)) 
    \mOutPtr[4]_i_3__1 
       (.I0(push),
        .I1(mem_reg),
        .I2(WVALID_Dummy),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(burst_valid),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__5 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[4]_i_2__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem0_WVALID_INST_0
       (.I0(flying_req_reg_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_gmem0_WVALID));
  LUT6 #(
    .INIT(64'hEEAEEEEEAEAEAEAE)) 
    mem_reg_i_1
       (.I0(ap_rst_n_inv),
        .I1(mem_reg),
        .I2(WVALID_Dummy),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(burst_valid),
        .O(ap_rst_n_inv_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__4 
       (.I0(pop),
        .I1(push_1),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__3 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__2 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[3]_i_2__4_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_load
   (gmem0_ARREADY,
    dout_vld_reg,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    full_n_reg,
    push,
    E,
    D,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ready_for_outstanding,
    mem_reg,
    ARREADY_Dummy,
    read_input_U0_m_axi_gmem0_RREADY,
    \ap_CS_fsm_reg[2] ,
    \mem_reg[67][94]_srl32__0 ,
    din);
  output gmem0_ARREADY;
  output dout_vld_reg;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output full_n_reg;
  output push;
  output [0:0]E;
  output [91:0]D;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ready_for_outstanding;
  input [0:0]mem_reg;
  input ARREADY_Dummy;
  input read_input_U0_m_axi_gmem0_RREADY;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [92:0]\mem_reg[67][94]_srl32__0 ;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_133;
  wire fifo_rreq_n_134;
  wire fifo_rreq_n_135;
  wire fifo_rreq_n_136;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire [0:0]mem_reg;
  wire [92:0]\mem_reg[67][94]_srl32__0 ;
  wire next_rreq;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire push;
  wire [4:0]raddr_reg;
  wire read_input_U0_m_axi_gmem0_RREADY;
  wire ready_for_outstanding;
  wire [28:0]rreq_len;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__0_n_4;
  wire tmp_len0_carry__0_n_5;
  wire tmp_len0_carry__0_n_6;
  wire tmp_len0_carry__0_n_7;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__1_n_4;
  wire tmp_len0_carry__1_n_5;
  wire tmp_len0_carry__1_n_6;
  wire tmp_len0_carry__1_n_7;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__2_n_4;
  wire tmp_len0_carry__2_n_5;
  wire tmp_len0_carry__2_n_6;
  wire tmp_len0_carry__2_n_7;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [7:6]NLW_tmp_len0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_tmp_len0_carry__2_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized3 buff_rdata
       (.E(push),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .full_n_reg_0(RREADY_Dummy),
        .mem_reg(mem_reg),
        .read_input_U0_m_axi_gmem0_RREADY(read_input_U0_m_axi_gmem0_RREADY));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1__0 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo_6 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .DI(fifo_rreq_n_99),
        .E(next_rreq),
        .Q(raddr_reg),
        .S({fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105}),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[70] ({fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120}),
        .\dout_reg[78] ({fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113}),
        .\dout_reg[86] ({fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128}),
        .\dout_reg[92] ({rreq_len,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98}),
        .\dout_reg[93] ({fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132,fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135}),
        .full_n_reg_0(full_n_reg),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\mem_reg[67][94]_srl32__0 (\mem_reg[67][94]_srl32__0 ),
        .s_ready_t_reg(fifo_rreq_n_136),
        .tmp_valid_reg(ARVALID_Dummy));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(raddr_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,raddr_reg[4:1],fifo_rreq_n_99}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105}));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_90),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_89),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_88),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_87),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_86),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_85),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_84),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_83),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_82),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_81),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_98),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_97),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_96),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_95),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_94),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_93),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_92),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_91),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3,tmp_len0_carry_n_4,tmp_len0_carry_n_5,tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI({rreq_len[6:0],1'b0}),
        .O({tmp_len0[8:2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3,tmp_len0_carry__0_n_4,tmp_len0_carry__0_n_5,tmp_len0_carry__0_n_6,tmp_len0_carry__0_n_7}),
        .DI(rreq_len[14:7]),
        .O(tmp_len0[16:9]),
        .S({fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3,tmp_len0_carry__1_n_4,tmp_len0_carry__1_n_5,tmp_len0_carry__1_n_6,tmp_len0_carry__1_n_7}),
        .DI(rreq_len[22:15]),
        .O(tmp_len0[24:17]),
        .S({fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry__2_CO_UNCONNECTED[7:6],tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3,tmp_len0_carry__2_n_4,tmp_len0_carry__2_n_5,tmp_len0_carry__2_n_6,tmp_len0_carry__2_n_7}),
        .DI({1'b0,1'b0,rreq_len[28:23]}),
        .O({NLW_tmp_len0_carry__2_O_UNCONNECTED[7],tmp_len0[31:25]}),
        .S({1'b0,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132,fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(D[70]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[11]),
        .Q(D[71]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[12]),
        .Q(D[72]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[13]),
        .Q(D[73]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[14]),
        .Q(D[74]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[15]),
        .Q(D[75]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[16]),
        .Q(D[76]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(D[77]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[18]),
        .Q(D[78]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[19]),
        .Q(D[79]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[20]),
        .Q(D[80]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[21]),
        .Q(D[81]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[22]),
        .Q(D[82]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[23]),
        .Q(D[83]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[24]),
        .Q(D[84]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[25]),
        .Q(D[85]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[26]),
        .Q(D[86]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[27]),
        .Q(D[87]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[28]),
        .Q(D[88]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[29]),
        .Q(D[89]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[30]),
        .Q(D[90]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(D[91]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(D[63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(D[64]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(D[65]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(D[66]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(D[67]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(D[68]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(D[69]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_136),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_mem
   (in,
    rnext,
    ap_clk,
    mem_reg_0,
    data_buf,
    ap_rst_n_inv,
    mem_reg_1,
    Q,
    mem_reg_2,
    push,
    raddr,
    pop);
  output [35:0]in;
  output [3:0]rnext;
  input ap_clk;
  input mem_reg_0;
  input data_buf;
  input ap_rst_n_inv;
  input mem_reg_1;
  input [3:0]Q;
  input [31:0]mem_reg_2;
  input push;
  input [3:0]raddr;
  input pop;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_buf;
  wire [35:0]in;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [31:0]mem_reg_2;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/gmem0_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(mem_reg_2[15:0]),
        .DINBDIN(mem_reg_2[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(in[15:0]),
        .DOUTBDOUT(in[31:16]),
        .DOUTPADOUTP(in[33:32]),
        .DOUTPBDOUTP(in[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(data_buf),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_1),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push,push,push,push}));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_mem__parameterized0
   (rnext,
    pop,
    WEBWE,
    dout,
    raddr,
    \raddr_reg_reg[7]_0 ,
    mem_reg_0,
    read_input_U0_m_axi_gmem0_RREADY,
    mem_reg_1,
    mem_reg_2,
    ap_clk,
    ap_rst_n_inv,
    Q,
    din);
  output [7:0]rnext;
  output pop;
  output [0:0]WEBWE;
  output [32:0]dout;
  input [7:0]raddr;
  input \raddr_reg_reg[7]_0 ;
  input mem_reg_0;
  input read_input_U0_m_axi_gmem0_RREADY;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]Q;
  input [33:0]din;

  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [33:0]din;
  wire [32:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire mem_reg_i_1__0_n_0;
  wire mem_reg_n_69;
  wire pop;
  wire [7:0]raddr;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire \raddr_reg[7]_i_4_n_0 ;
  wire \raddr_reg[7]_i_5_n_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire read_input_U0_m_axi_gmem0_RREADY;
  wire [7:0]rnext;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(din[15:0]),
        .DINBDIN(din[31:16]),
        .DINPADINP(din[33:32]),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(dout[15:0]),
        .DOUTBDOUT(dout[31:16]),
        .DOUTPADOUTP({dout[32],mem_reg_n_69}),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(pop),
        .O(mem_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_1),
        .I1(mem_reg_2),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    mem_reg_i_4__0
       (.I0(read_input_U0_m_axi_gmem0_RREADY),
        .I1(mem_reg_0),
        .I2(\raddr_reg_reg[7]_0 ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \raddr_reg[0]_i_1__0 
       (.I0(pop),
        .I1(raddr[0]),
        .I2(\raddr_reg[7]_i_2_n_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[1]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    \raddr_reg[2]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    \raddr_reg[3]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[4]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(raddr[4]),
        .I3(\raddr_reg[4]_i_2_n_0 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .O(\raddr_reg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[5]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(raddr[5]),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[6]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(raddr[6]),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h57773000)) 
    \raddr_reg[7]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg[7]_i_3_n_0 ),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h77F7)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg[7]_i_4_n_0 ),
        .I1(\raddr_reg_reg[7]_0 ),
        .I2(mem_reg_0),
        .I3(read_input_U0_m_axi_gmem0_RREADY),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3 
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(\raddr_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \raddr_reg[7]_i_4 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(\raddr_reg[7]_i_5_n_0 ),
        .O(\raddr_reg[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_5 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(raddr[7]),
        .I3(raddr[6]),
        .O(\raddr_reg[7]_i_5_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_read
   (ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem0_ARADDR,
    \could_multi_bursts.len_buf_reg[3] ,
    ap_clk,
    ap_rst_n_inv,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [61:0]m_axi_gmem0_ARADDR;
  output [3:0]\could_multi_bursts.len_buf_reg[3] ;
  input ap_clk;
  input ap_rst_n_inv;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem0_ARREADY;
  input m_axi_gmem0_RVALID;
  input [91:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [3:0]\could_multi_bursts.len_buf_reg[3] ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized1_10 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized1_11 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_burst_converter_12 rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .Q(\could_multi_bursts.len_buf_reg[3] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice
   (s_ready_t_reg_0,
    next_req,
    E,
    p_13_in,
    D,
    Q,
    full_n_reg,
    S,
    \data_p1_reg[11]_0 ,
    \data_p1_reg[63]_0 ,
    \state_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy,
    sect_cnt0,
    last_sect_buf_reg,
    CO,
    req_handling_reg,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.addr_buf_reg[2] ,
    ost_ctrl_ready,
    \could_multi_bursts.addr_buf_reg[2]_0 ,
    AWREADY_Dummy_1,
    last_sect_buf_reg_0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[9] ,
    \end_addr_reg[17] ,
    \end_addr_reg[25] ,
    \end_addr_reg[33] ,
    \data_p2_reg[95]_1 );
  output s_ready_t_reg_0;
  output next_req;
  output [0:0]E;
  output p_13_in;
  output [51:0]D;
  output [91:0]Q;
  output [0:0]full_n_reg;
  output [1:0]S;
  output [9:0]\data_p1_reg[11]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  output \state_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [0:0]CO;
  input req_handling_reg;
  input \sect_len_buf_reg[9] ;
  input \sect_len_buf_reg[9]_0 ;
  input \could_multi_bursts.addr_buf_reg[2] ;
  input ost_ctrl_ready;
  input \could_multi_bursts.addr_buf_reg[2]_0 ;
  input AWREADY_Dummy_1;
  input [3:0]last_sect_buf_reg_0;
  input [91:0]\data_p2_reg[95]_0 ;
  input [7:0]\end_addr_reg[9] ;
  input [7:0]\end_addr_reg[17] ;
  input [7:0]\end_addr_reg[25] ;
  input [5:0]\end_addr_reg[33] ;
  input [0:0]\data_p2_reg[95]_1 ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [91:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.addr_buf_reg[2] ;
  wire \could_multi_bursts.addr_buf_reg[2]_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [9:0]\data_p1_reg[11]_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire [0:0]\data_p2_reg[95]_1 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[86] ;
  wire \data_p2_reg_n_0_[87] ;
  wire \data_p2_reg_n_0_[88] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[90] ;
  wire \data_p2_reg_n_0_[91] ;
  wire \data_p2_reg_n_0_[92] ;
  wire \data_p2_reg_n_0_[93] ;
  wire \data_p2_reg_n_0_[94] ;
  wire \data_p2_reg_n_0_[95] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [7:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_0 ;
  wire \end_addr_reg[17]_i_1_n_1 ;
  wire \end_addr_reg[17]_i_1_n_2 ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire \end_addr_reg[17]_i_1_n_4 ;
  wire \end_addr_reg[17]_i_1_n_5 ;
  wire \end_addr_reg[17]_i_1_n_6 ;
  wire \end_addr_reg[17]_i_1_n_7 ;
  wire [7:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_0 ;
  wire \end_addr_reg[25]_i_1_n_1 ;
  wire \end_addr_reg[25]_i_1_n_2 ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire \end_addr_reg[25]_i_1_n_4 ;
  wire \end_addr_reg[25]_i_1_n_5 ;
  wire \end_addr_reg[25]_i_1_n_6 ;
  wire \end_addr_reg[25]_i_1_n_7 ;
  wire [5:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_0 ;
  wire \end_addr_reg[33]_i_1_n_1 ;
  wire \end_addr_reg[33]_i_1_n_2 ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[33]_i_1_n_4 ;
  wire \end_addr_reg[33]_i_1_n_5 ;
  wire \end_addr_reg[33]_i_1_n_6 ;
  wire \end_addr_reg[33]_i_1_n_7 ;
  wire \end_addr_reg[41]_i_1_n_0 ;
  wire \end_addr_reg[41]_i_1_n_1 ;
  wire \end_addr_reg[41]_i_1_n_2 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_4 ;
  wire \end_addr_reg[41]_i_1_n_5 ;
  wire \end_addr_reg[41]_i_1_n_6 ;
  wire \end_addr_reg[41]_i_1_n_7 ;
  wire \end_addr_reg[49]_i_1_n_0 ;
  wire \end_addr_reg[49]_i_1_n_1 ;
  wire \end_addr_reg[49]_i_1_n_2 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_4 ;
  wire \end_addr_reg[49]_i_1_n_5 ;
  wire \end_addr_reg[49]_i_1_n_6 ;
  wire \end_addr_reg[49]_i_1_n_7 ;
  wire \end_addr_reg[57]_i_1_n_0 ;
  wire \end_addr_reg[57]_i_1_n_1 ;
  wire \end_addr_reg[57]_i_1_n_2 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_4 ;
  wire \end_addr_reg[57]_i_1_n_5 ;
  wire \end_addr_reg[57]_i_1_n_6 ;
  wire \end_addr_reg[57]_i_1_n_7 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire \end_addr_reg[63]_i_1_n_4 ;
  wire \end_addr_reg[63]_i_1_n_5 ;
  wire \end_addr_reg[63]_i_1_n_6 ;
  wire \end_addr_reg[63]_i_1_n_7 ;
  wire [7:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_0 ;
  wire \end_addr_reg[9]_i_1_n_1 ;
  wire \end_addr_reg[9]_i_1_n_2 ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire \end_addr_reg[9]_i_1_n_4 ;
  wire \end_addr_reg[9]_i_1_n_5 ;
  wire \end_addr_reg[9]_i_1_n_6 ;
  wire \end_addr_reg[9]_i_1_n_7 ;
  wire [0:0]full_n_reg;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_13_in;
  wire req_handling_reg;
  wire req_valid;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [7:5]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_req),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.addr_buf_reg[2] ),
        .I2(\could_multi_bursts.addr_buf_reg[2]_0 ),
        .I3(AWREADY_Dummy_1),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg_n_0_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(\data_p2_reg_n_0_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(\data_p2_reg_n_0_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_0_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_0_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(\data_p2_reg_n_0_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(\data_p2_reg_n_0_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(\data_p2_reg_n_0_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(\data_p2_reg_n_0_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(\data_p2_reg_n_0_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(\data_p2_reg_n_0_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(\data_p2_reg_n_0_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(\data_p2_reg_n_0_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(\data_p2_reg_n_0_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(\data_p2_reg_n_0_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(\data_p2_reg_n_0_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(\data_p2_reg_n_0_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(\data_p2_reg_n_0_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_0_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(\data_p2_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(\data_p2_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(\data_p2_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(\data_p2_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(\data_p2_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(\data_p2_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[17]_i_1_n_0 ,\end_addr_reg[17]_i_1_n_1 ,\end_addr_reg[17]_i_1_n_2 ,\end_addr_reg[17]_i_1_n_3 ,\end_addr_reg[17]_i_1_n_4 ,\end_addr_reg[17]_i_1_n_5 ,\end_addr_reg[17]_i_1_n_6 ,\end_addr_reg[17]_i_1_n_7 }),
        .DI(Q[15:8]),
        .O(\data_p1_reg[63]_0 [15:8]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[25]_i_1_n_0 ,\end_addr_reg[25]_i_1_n_1 ,\end_addr_reg[25]_i_1_n_2 ,\end_addr_reg[25]_i_1_n_3 ,\end_addr_reg[25]_i_1_n_4 ,\end_addr_reg[25]_i_1_n_5 ,\end_addr_reg[25]_i_1_n_6 ,\end_addr_reg[25]_i_1_n_7 }),
        .DI(Q[23:16]),
        .O(\data_p1_reg[63]_0 [23:16]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[33]_i_1_n_0 ,\end_addr_reg[33]_i_1_n_1 ,\end_addr_reg[33]_i_1_n_2 ,\end_addr_reg[33]_i_1_n_3 ,\end_addr_reg[33]_i_1_n_4 ,\end_addr_reg[33]_i_1_n_5 ,\end_addr_reg[33]_i_1_n_6 ,\end_addr_reg[33]_i_1_n_7 }),
        .DI({1'b0,1'b0,Q[29:24]}),
        .O(\data_p1_reg[63]_0 [31:24]),
        .S({Q[31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[41]_i_1_n_0 ,\end_addr_reg[41]_i_1_n_1 ,\end_addr_reg[41]_i_1_n_2 ,\end_addr_reg[41]_i_1_n_3 ,\end_addr_reg[41]_i_1_n_4 ,\end_addr_reg[41]_i_1_n_5 ,\end_addr_reg[41]_i_1_n_6 ,\end_addr_reg[41]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:32]),
        .S(Q[39:32]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[49]_i_1_n_0 ,\end_addr_reg[49]_i_1_n_1 ,\end_addr_reg[49]_i_1_n_2 ,\end_addr_reg[49]_i_1_n_3 ,\end_addr_reg[49]_i_1_n_4 ,\end_addr_reg[49]_i_1_n_5 ,\end_addr_reg[49]_i_1_n_6 ,\end_addr_reg[49]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:40]),
        .S(Q[47:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[57]_i_1_n_0 ,\end_addr_reg[57]_i_1_n_1 ,\end_addr_reg[57]_i_1_n_2 ,\end_addr_reg[57]_i_1_n_3 ,\end_addr_reg[57]_i_1_n_4 ,\end_addr_reg[57]_i_1_n_5 ,\end_addr_reg[57]_i_1_n_6 ,\end_addr_reg[57]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:48]),
        .S(Q[55:48]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [7:5],\end_addr_reg[63]_i_1_n_3 ,\end_addr_reg[63]_i_1_n_4 ,\end_addr_reg[63]_i_1_n_5 ,\end_addr_reg[63]_i_1_n_6 ,\end_addr_reg[63]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [7:6],\data_p1_reg[63]_0 [61:56]}),
        .S({1'b0,1'b0,Q[61:56]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[9]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[9]_i_1_n_0 ,\end_addr_reg[9]_i_1_n_1 ,\end_addr_reg[9]_i_1_n_2 ,\end_addr_reg[9]_i_1_n_3 ,\end_addr_reg[9]_i_1_n_4 ,\end_addr_reg[9]_i_1_n_5 ,\end_addr_reg[9]_i_1_n_6 ,\end_addr_reg[9]_i_1_n_7 }),
        .DI(Q[7:0]),
        .O(\data_p1_reg[63]_0 [7:0]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hFFF7FF00)) 
    req_handling_i_1
       (.I0(p_13_in),
        .I1(CO),
        .I2(req_valid),
        .I3(next_req),
        .I4(req_handling_reg),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_req),
        .I1(p_13_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[9] ),
        .I1(\sect_len_buf_reg[9]_0 ),
        .I2(full_n_reg),
        .I3(\could_multi_bursts.addr_buf_reg[2] ),
        .I4(req_handling_reg),
        .O(p_13_in));
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_13_in),
        .I1(CO),
        .I2(req_handling_reg),
        .I3(req_valid),
        .O(next_req));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(Q[0]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(Q[1]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(Q[2]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(Q[3]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(Q[4]),
        .O(\data_p1_reg[11]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(Q[5]),
        .O(\data_p1_reg[11]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(Q[6]),
        .O(\data_p1_reg[11]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(Q[7]),
        .O(\data_p1_reg[11]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(Q[8]),
        .O(\data_p1_reg[11]_0 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(Q[9]),
        .O(\data_p1_reg[11]_0 [9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_req),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice_13
   (s_ready_t_reg_0,
    next_req,
    E,
    p_13_in,
    D,
    Q,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    full_n_reg,
    S,
    \data_p1_reg[11]_0 ,
    \data_p1_reg[63]_0 ,
    \state_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ARVALID_Dummy,
    sect_cnt0,
    last_sect_buf_reg,
    CO,
    req_handling_reg,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    ost_ctrl_ready,
    \could_multi_bursts.addr_buf_reg[2] ,
    m_axi_gmem0_ARREADY,
    last_sect_buf_reg_0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[9] ,
    \end_addr_reg[17] ,
    \end_addr_reg[25] ,
    \end_addr_reg[33] ,
    \data_p2_reg[95]_1 );
  output s_ready_t_reg_0;
  output next_req;
  output [0:0]E;
  output p_13_in;
  output [51:0]D;
  output [91:0]Q;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output [0:0]full_n_reg;
  output [1:0]S;
  output [9:0]\data_p1_reg[11]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  output \state_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ARVALID_Dummy;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [0:0]CO;
  input req_handling_reg;
  input \sect_len_buf_reg[3] ;
  input [5:0]\sect_len_buf_reg[3]_0 ;
  input [5:0]\sect_len_buf_reg[3]_1 ;
  input ost_ctrl_ready;
  input \could_multi_bursts.addr_buf_reg[2] ;
  input m_axi_gmem0_ARREADY;
  input [3:0]last_sect_buf_reg_0;
  input [91:0]\data_p2_reg[95]_0 ;
  input [7:0]\end_addr_reg[9] ;
  input [7:0]\end_addr_reg[17] ;
  input [7:0]\end_addr_reg[25] ;
  input [5:0]\end_addr_reg[33] ;
  input [0:0]\data_p2_reg[95]_1 ;

  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [91:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.addr_buf_reg[2] ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1__1_n_0 ;
  wire \data_p1[67]_i_1__1_n_0 ;
  wire \data_p1[68]_i_1__0_n_0 ;
  wire \data_p1[69]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[71]_i_1__0_n_0 ;
  wire \data_p1[72]_i_1__0_n_0 ;
  wire \data_p1[73]_i_1__0_n_0 ;
  wire \data_p1[74]_i_1__0_n_0 ;
  wire \data_p1[75]_i_1__0_n_0 ;
  wire \data_p1[76]_i_1__0_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[78]_i_1__0_n_0 ;
  wire \data_p1[79]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[80]_i_1__0_n_0 ;
  wire \data_p1[81]_i_1__0_n_0 ;
  wire \data_p1[82]_i_1__0_n_0 ;
  wire \data_p1[83]_i_1__0_n_0 ;
  wire \data_p1[84]_i_1__0_n_0 ;
  wire \data_p1[85]_i_1__0_n_0 ;
  wire \data_p1[86]_i_1__0_n_0 ;
  wire \data_p1[87]_i_1__0_n_0 ;
  wire \data_p1[88]_i_1__0_n_0 ;
  wire \data_p1[89]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[90]_i_1__0_n_0 ;
  wire \data_p1[91]_i_1__0_n_0 ;
  wire \data_p1[92]_i_1__0_n_0 ;
  wire \data_p1[93]_i_1__0_n_0 ;
  wire \data_p1[94]_i_1__0_n_0 ;
  wire \data_p1[95]_i_2__0_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [9:0]\data_p1_reg[11]_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [95:2]data_p2;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire [0:0]\data_p2_reg[95]_1 ;
  wire [7:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__0_n_0 ;
  wire \end_addr_reg[17]_i_1__0_n_1 ;
  wire \end_addr_reg[17]_i_1__0_n_2 ;
  wire \end_addr_reg[17]_i_1__0_n_3 ;
  wire \end_addr_reg[17]_i_1__0_n_4 ;
  wire \end_addr_reg[17]_i_1__0_n_5 ;
  wire \end_addr_reg[17]_i_1__0_n_6 ;
  wire \end_addr_reg[17]_i_1__0_n_7 ;
  wire [7:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__0_n_0 ;
  wire \end_addr_reg[25]_i_1__0_n_1 ;
  wire \end_addr_reg[25]_i_1__0_n_2 ;
  wire \end_addr_reg[25]_i_1__0_n_3 ;
  wire \end_addr_reg[25]_i_1__0_n_4 ;
  wire \end_addr_reg[25]_i_1__0_n_5 ;
  wire \end_addr_reg[25]_i_1__0_n_6 ;
  wire \end_addr_reg[25]_i_1__0_n_7 ;
  wire [5:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__0_n_0 ;
  wire \end_addr_reg[33]_i_1__0_n_1 ;
  wire \end_addr_reg[33]_i_1__0_n_2 ;
  wire \end_addr_reg[33]_i_1__0_n_3 ;
  wire \end_addr_reg[33]_i_1__0_n_4 ;
  wire \end_addr_reg[33]_i_1__0_n_5 ;
  wire \end_addr_reg[33]_i_1__0_n_6 ;
  wire \end_addr_reg[33]_i_1__0_n_7 ;
  wire \end_addr_reg[41]_i_1__0_n_0 ;
  wire \end_addr_reg[41]_i_1__0_n_1 ;
  wire \end_addr_reg[41]_i_1__0_n_2 ;
  wire \end_addr_reg[41]_i_1__0_n_3 ;
  wire \end_addr_reg[41]_i_1__0_n_4 ;
  wire \end_addr_reg[41]_i_1__0_n_5 ;
  wire \end_addr_reg[41]_i_1__0_n_6 ;
  wire \end_addr_reg[41]_i_1__0_n_7 ;
  wire \end_addr_reg[49]_i_1__0_n_0 ;
  wire \end_addr_reg[49]_i_1__0_n_1 ;
  wire \end_addr_reg[49]_i_1__0_n_2 ;
  wire \end_addr_reg[49]_i_1__0_n_3 ;
  wire \end_addr_reg[49]_i_1__0_n_4 ;
  wire \end_addr_reg[49]_i_1__0_n_5 ;
  wire \end_addr_reg[49]_i_1__0_n_6 ;
  wire \end_addr_reg[49]_i_1__0_n_7 ;
  wire \end_addr_reg[57]_i_1__0_n_0 ;
  wire \end_addr_reg[57]_i_1__0_n_1 ;
  wire \end_addr_reg[57]_i_1__0_n_2 ;
  wire \end_addr_reg[57]_i_1__0_n_3 ;
  wire \end_addr_reg[57]_i_1__0_n_4 ;
  wire \end_addr_reg[57]_i_1__0_n_5 ;
  wire \end_addr_reg[57]_i_1__0_n_6 ;
  wire \end_addr_reg[57]_i_1__0_n_7 ;
  wire \end_addr_reg[63]_i_1__0_n_3 ;
  wire \end_addr_reg[63]_i_1__0_n_4 ;
  wire \end_addr_reg[63]_i_1__0_n_5 ;
  wire \end_addr_reg[63]_i_1__0_n_6 ;
  wire \end_addr_reg[63]_i_1__0_n_7 ;
  wire [7:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__0_n_0 ;
  wire \end_addr_reg[9]_i_1__0_n_1 ;
  wire \end_addr_reg[9]_i_1__0_n_2 ;
  wire \end_addr_reg[9]_i_1__0_n_3 ;
  wire \end_addr_reg[9]_i_1__0_n_4 ;
  wire \end_addr_reg[9]_i_1__0_n_5 ;
  wire \end_addr_reg[9]_i_1__0_n_6 ;
  wire \end_addr_reg[9]_i_1__0_n_7 ;
  wire [0:0]full_n_reg;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire m_axi_gmem0_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_13_in;
  wire req_handling_reg;
  wire req_valid;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire \sect_len_buf_reg[3] ;
  wire [5:0]\sect_len_buf_reg[3]_0 ;
  wire [5:0]\sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [7:5]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [7:6]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_len_buf_reg[3] ),
        .I2(\could_multi_bursts.addr_buf_reg[2] ),
        .I3(m_axi_gmem0_ARREADY),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__0 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__0 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1__0 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1__0 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1__0 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__0 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1__0 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1__0 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__0 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1__0 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1__0 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1__0 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1__0 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1__0 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1__0 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1__0 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1__0 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1__0 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1__0 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1__0 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1__0 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1__0 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1__0 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1__0 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__0 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_0 ),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_0 ),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_0 ),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__0_n_0 ),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_0 ),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_0 ),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_0 ),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_0 ),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__0_n_0 ),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__0_n_0 ),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__0_n_0 ),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__0_n_0 ),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__0_n_0 ),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__0_n_0 ),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__0_n_0 ),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__0_n_0 ),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__0_n_0 ),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_0 ),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[17]_i_1__0_n_0 ,\end_addr_reg[17]_i_1__0_n_1 ,\end_addr_reg[17]_i_1__0_n_2 ,\end_addr_reg[17]_i_1__0_n_3 ,\end_addr_reg[17]_i_1__0_n_4 ,\end_addr_reg[17]_i_1__0_n_5 ,\end_addr_reg[17]_i_1__0_n_6 ,\end_addr_reg[17]_i_1__0_n_7 }),
        .DI(Q[15:8]),
        .O(\data_p1_reg[63]_0 [15:8]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[25]_i_1__0_n_0 ,\end_addr_reg[25]_i_1__0_n_1 ,\end_addr_reg[25]_i_1__0_n_2 ,\end_addr_reg[25]_i_1__0_n_3 ,\end_addr_reg[25]_i_1__0_n_4 ,\end_addr_reg[25]_i_1__0_n_5 ,\end_addr_reg[25]_i_1__0_n_6 ,\end_addr_reg[25]_i_1__0_n_7 }),
        .DI(Q[23:16]),
        .O(\data_p1_reg[63]_0 [23:16]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[33]_i_1__0_n_0 ,\end_addr_reg[33]_i_1__0_n_1 ,\end_addr_reg[33]_i_1__0_n_2 ,\end_addr_reg[33]_i_1__0_n_3 ,\end_addr_reg[33]_i_1__0_n_4 ,\end_addr_reg[33]_i_1__0_n_5 ,\end_addr_reg[33]_i_1__0_n_6 ,\end_addr_reg[33]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,Q[29:24]}),
        .O(\data_p1_reg[63]_0 [31:24]),
        .S({Q[31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[41]_i_1__0_n_0 ,\end_addr_reg[41]_i_1__0_n_1 ,\end_addr_reg[41]_i_1__0_n_2 ,\end_addr_reg[41]_i_1__0_n_3 ,\end_addr_reg[41]_i_1__0_n_4 ,\end_addr_reg[41]_i_1__0_n_5 ,\end_addr_reg[41]_i_1__0_n_6 ,\end_addr_reg[41]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:32]),
        .S(Q[39:32]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[49]_i_1__0_n_0 ,\end_addr_reg[49]_i_1__0_n_1 ,\end_addr_reg[49]_i_1__0_n_2 ,\end_addr_reg[49]_i_1__0_n_3 ,\end_addr_reg[49]_i_1__0_n_4 ,\end_addr_reg[49]_i_1__0_n_5 ,\end_addr_reg[49]_i_1__0_n_6 ,\end_addr_reg[49]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:40]),
        .S(Q[47:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[57]_i_1__0_n_0 ,\end_addr_reg[57]_i_1__0_n_1 ,\end_addr_reg[57]_i_1__0_n_2 ,\end_addr_reg[57]_i_1__0_n_3 ,\end_addr_reg[57]_i_1__0_n_4 ,\end_addr_reg[57]_i_1__0_n_5 ,\end_addr_reg[57]_i_1__0_n_6 ,\end_addr_reg[57]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:48]),
        .S(Q[55:48]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [7:5],\end_addr_reg[63]_i_1__0_n_3 ,\end_addr_reg[63]_i_1__0_n_4 ,\end_addr_reg[63]_i_1__0_n_5 ,\end_addr_reg[63]_i_1__0_n_6 ,\end_addr_reg[63]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [7:6],\data_p1_reg[63]_0 [61:56]}),
        .S({1'b0,1'b0,Q[61:56]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[9]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[9]_i_1__0_n_0 ,\end_addr_reg[9]_i_1__0_n_1 ,\end_addr_reg[9]_i_1__0_n_2 ,\end_addr_reg[9]_i_1__0_n_3 ,\end_addr_reg[9]_i_1__0_n_4 ,\end_addr_reg[9]_i_1__0_n_5 ,\end_addr_reg[9]_i_1__0_n_6 ,\end_addr_reg[9]_i_1__0_n_7 }),
        .DI(Q[7:0]),
        .O(\data_p1_reg[63]_0 [7:0]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1__0
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFF7FF00)) 
    req_handling_i_1__0
       (.I0(p_13_in),
        .I1(CO),
        .I2(req_valid),
        .I3(next_req),
        .I4(req_handling_reg),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_req),
        .I1(p_13_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(full_n_reg),
        .I3(\sect_len_buf_reg[3] ),
        .I4(req_handling_reg),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_3__0 
       (.I0(\sect_len_buf_reg[3]_0 [4]),
        .I1(\sect_len_buf_reg[3]_1 [4]),
        .I2(\sect_len_buf_reg[3]_0 [3]),
        .I3(\sect_len_buf_reg[3]_1 [3]),
        .I4(\sect_len_buf_reg[3]_1 [5]),
        .I5(\sect_len_buf_reg[3]_0 [5]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_4__0 
       (.I0(\sect_len_buf_reg[3]_0 [1]),
        .I1(\sect_len_buf_reg[3]_1 [1]),
        .I2(\sect_len_buf_reg[3]_0 [0]),
        .I3(\sect_len_buf_reg[3]_1 [0]),
        .I4(\sect_len_buf_reg[3]_1 [2]),
        .I5(\sect_len_buf_reg[3]_0 [2]),
        .O(\sect_len_buf_reg[5] ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1__0 
       (.I0(p_13_in),
        .I1(CO),
        .I2(req_handling_reg),
        .I3(req_valid),
        .O(next_req));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1__0 
       (.I0(Q[0]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1__0 
       (.I0(Q[1]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1__0 
       (.I0(Q[2]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1__0 
       (.I0(Q[3]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1__0 
       (.I0(Q[4]),
        .O(\data_p1_reg[11]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1__0 
       (.I0(Q[5]),
        .O(\data_p1_reg[11]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1__0 
       (.I0(Q[6]),
        .O(\data_p1_reg[11]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1__0 
       (.I0(Q[7]),
        .O(\data_p1_reg[11]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1__0 
       (.I0(Q[8]),
        .O(\data_p1_reg[11]_0 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1__0 
       (.I0(Q[9]),
        .O(\data_p1_reg[11]_0 [9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__1 
       (.I0(req_valid),
        .I1(ARVALID_Dummy),
        .I2(state),
        .I3(next_req),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[2] ,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[67]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \state[0]_i_2 ,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem0_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[2] ;
  output m_axi_gmem0_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input \state[0]_i_2 ;
  input [65:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem0_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \last_cnt_reg[2] ;
  wire load_p1;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__6_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[0]_i_2 ;
  wire \state[1]_i_1__5_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem0_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem0_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem0_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__6
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem0_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__6_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_0),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__5 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_gmem0_AWREADY),
        .I5(m_axi_gmem0_AWVALID),
        .O(\state[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\state[0]_i_2 ),
        .O(\last_cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__5 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem0_AWVALID),
        .I3(state),
        .I4(m_axi_gmem0_AWREADY),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(m_axi_gmem0_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    ap_rst_n_inv,
    ap_clk,
    p_4_in,
    m_axi_gmem0_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input p_4_in;
  input m_axi_gmem0_BVALID;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem0_BVALID;
  wire [1:0]next__0;
  wire p_4_in;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem0_BVALID),
        .I1(p_4_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(p_4_in),
        .I2(m_axi_gmem0_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem0_BVALID),
        .I2(p_4_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_4_in),
        .I3(m_axi_gmem0_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(p_4_in),
        .I3(m_axi_gmem0_BVALID),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_gmem0_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_gmem0_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem0_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem0_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem0_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__2 
       (.I0(m_axi_gmem0_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem0_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__2 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem0_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem0_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem0_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl
   (pop,
    push,
    valid_length,
    \dout_reg[92]_0 ,
    \dout_reg[78]_0 ,
    \dout_reg[70]_0 ,
    \dout_reg[86]_0 ,
    \dout_reg[93]_0 ,
    full_n_reg,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    write_result_U0_m_axi_gmem0_AWVALID,
    \mem_reg[67][94]_srl32__0_0 ,
    addr,
    ap_clk,
    Q,
    ap_rst_n_inv);
  output pop;
  output push;
  output valid_length;
  output [90:0]\dout_reg[92]_0 ;
  output [7:0]\dout_reg[78]_0 ;
  output [6:0]\dout_reg[70]_0 ;
  output [7:0]\dout_reg[86]_0 ;
  output [6:0]\dout_reg[93]_0 ;
  output full_n_reg;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input write_result_U0_m_axi_gmem0_AWVALID;
  input [92:0]\mem_reg[67][94]_srl32__0_0 ;
  input [5:0]addr;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [5:0]addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout[0]_i_1_n_0 ;
  wire \dout[10]_i_1_n_0 ;
  wire \dout[11]_i_1_n_0 ;
  wire \dout[12]_i_1_n_0 ;
  wire \dout[13]_i_1_n_0 ;
  wire \dout[14]_i_1_n_0 ;
  wire \dout[15]_i_1_n_0 ;
  wire \dout[16]_i_1_n_0 ;
  wire \dout[17]_i_1_n_0 ;
  wire \dout[18]_i_1_n_0 ;
  wire \dout[19]_i_1_n_0 ;
  wire \dout[1]_i_1_n_0 ;
  wire \dout[20]_i_1_n_0 ;
  wire \dout[21]_i_1_n_0 ;
  wire \dout[22]_i_1_n_0 ;
  wire \dout[23]_i_1_n_0 ;
  wire \dout[24]_i_1_n_0 ;
  wire \dout[25]_i_1_n_0 ;
  wire \dout[26]_i_1_n_0 ;
  wire \dout[27]_i_1_n_0 ;
  wire \dout[28]_i_1_n_0 ;
  wire \dout[29]_i_1_n_0 ;
  wire \dout[2]_i_1_n_0 ;
  wire \dout[30]_i_1_n_0 ;
  wire \dout[31]_i_1_n_0 ;
  wire \dout[32]_i_1_n_0 ;
  wire \dout[33]_i_1_n_0 ;
  wire \dout[34]_i_1_n_0 ;
  wire \dout[35]_i_1_n_0 ;
  wire \dout[36]_i_1_n_0 ;
  wire \dout[37]_i_1_n_0 ;
  wire \dout[38]_i_1_n_0 ;
  wire \dout[39]_i_1_n_0 ;
  wire \dout[3]_i_1_n_0 ;
  wire \dout[40]_i_1_n_0 ;
  wire \dout[41]_i_1_n_0 ;
  wire \dout[42]_i_1_n_0 ;
  wire \dout[43]_i_1_n_0 ;
  wire \dout[44]_i_1_n_0 ;
  wire \dout[45]_i_1_n_0 ;
  wire \dout[46]_i_1_n_0 ;
  wire \dout[47]_i_1_n_0 ;
  wire \dout[48]_i_1_n_0 ;
  wire \dout[49]_i_1_n_0 ;
  wire \dout[4]_i_1_n_0 ;
  wire \dout[50]_i_1_n_0 ;
  wire \dout[51]_i_1_n_0 ;
  wire \dout[52]_i_1_n_0 ;
  wire \dout[53]_i_1_n_0 ;
  wire \dout[54]_i_1_n_0 ;
  wire \dout[55]_i_1_n_0 ;
  wire \dout[56]_i_1_n_0 ;
  wire \dout[57]_i_1_n_0 ;
  wire \dout[58]_i_1_n_0 ;
  wire \dout[59]_i_1_n_0 ;
  wire \dout[5]_i_1_n_0 ;
  wire \dout[60]_i_1_n_0 ;
  wire \dout[61]_i_1_n_0 ;
  wire \dout[64]_i_1_n_0 ;
  wire \dout[65]_i_1_n_0 ;
  wire \dout[66]_i_1_n_0 ;
  wire \dout[67]_i_1_n_0 ;
  wire \dout[68]_i_1_n_0 ;
  wire \dout[69]_i_1_n_0 ;
  wire \dout[6]_i_1_n_0 ;
  wire \dout[70]_i_1_n_0 ;
  wire \dout[71]_i_1_n_0 ;
  wire \dout[72]_i_1_n_0 ;
  wire \dout[73]_i_1_n_0 ;
  wire \dout[74]_i_1_n_0 ;
  wire \dout[75]_i_1_n_0 ;
  wire \dout[76]_i_1_n_0 ;
  wire \dout[77]_i_1_n_0 ;
  wire \dout[78]_i_1_n_0 ;
  wire \dout[79]_i_1_n_0 ;
  wire \dout[7]_i_1_n_0 ;
  wire \dout[80]_i_1_n_0 ;
  wire \dout[81]_i_1_n_0 ;
  wire \dout[82]_i_1_n_0 ;
  wire \dout[83]_i_1_n_0 ;
  wire \dout[84]_i_1_n_0 ;
  wire \dout[85]_i_1_n_0 ;
  wire \dout[86]_i_1_n_0 ;
  wire \dout[87]_i_1_n_0 ;
  wire \dout[88]_i_1_n_0 ;
  wire \dout[89]_i_1_n_0 ;
  wire \dout[8]_i_1_n_0 ;
  wire \dout[90]_i_1_n_0 ;
  wire \dout[91]_i_1_n_0 ;
  wire \dout[92]_i_1_n_0 ;
  wire \dout[93]_i_1_n_0 ;
  wire \dout[94]_i_2_n_0 ;
  wire \dout[9]_i_1_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [6:0]\dout_reg[70]_0 ;
  wire [7:0]\dout_reg[78]_0 ;
  wire [7:0]\dout_reg[86]_0 ;
  wire [90:0]\dout_reg[92]_0 ;
  wire [6:0]\dout_reg[93]_0 ;
  wire full_n_reg;
  wire \mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \mem_reg[14][0]_srl15_i_6_n_0 ;
  wire \mem_reg[14][0]_srl15_i_7_n_0 ;
  wire \mem_reg[14][0]_srl15_i_8_n_0 ;
  wire \mem_reg[14][0]_srl15_i_9_n_0 ;
  wire \mem_reg[67][0]_mux_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_1 ;
  wire \mem_reg[67][0]_srl32__1_n_0 ;
  wire \mem_reg[67][0]_srl32_n_0 ;
  wire \mem_reg[67][0]_srl32_n_1 ;
  wire \mem_reg[67][10]_mux_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_1 ;
  wire \mem_reg[67][10]_srl32__1_n_0 ;
  wire \mem_reg[67][10]_srl32_n_0 ;
  wire \mem_reg[67][10]_srl32_n_1 ;
  wire \mem_reg[67][11]_mux_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_1 ;
  wire \mem_reg[67][11]_srl32__1_n_0 ;
  wire \mem_reg[67][11]_srl32_n_0 ;
  wire \mem_reg[67][11]_srl32_n_1 ;
  wire \mem_reg[67][12]_mux_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_1 ;
  wire \mem_reg[67][12]_srl32__1_n_0 ;
  wire \mem_reg[67][12]_srl32_n_0 ;
  wire \mem_reg[67][12]_srl32_n_1 ;
  wire \mem_reg[67][13]_mux_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_1 ;
  wire \mem_reg[67][13]_srl32__1_n_0 ;
  wire \mem_reg[67][13]_srl32_n_0 ;
  wire \mem_reg[67][13]_srl32_n_1 ;
  wire \mem_reg[67][14]_mux_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_1 ;
  wire \mem_reg[67][14]_srl32__1_n_0 ;
  wire \mem_reg[67][14]_srl32_n_0 ;
  wire \mem_reg[67][14]_srl32_n_1 ;
  wire \mem_reg[67][15]_mux_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_1 ;
  wire \mem_reg[67][15]_srl32__1_n_0 ;
  wire \mem_reg[67][15]_srl32_n_0 ;
  wire \mem_reg[67][15]_srl32_n_1 ;
  wire \mem_reg[67][16]_mux_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_1 ;
  wire \mem_reg[67][16]_srl32__1_n_0 ;
  wire \mem_reg[67][16]_srl32_n_0 ;
  wire \mem_reg[67][16]_srl32_n_1 ;
  wire \mem_reg[67][17]_mux_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_1 ;
  wire \mem_reg[67][17]_srl32__1_n_0 ;
  wire \mem_reg[67][17]_srl32_n_0 ;
  wire \mem_reg[67][17]_srl32_n_1 ;
  wire \mem_reg[67][18]_mux_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_1 ;
  wire \mem_reg[67][18]_srl32__1_n_0 ;
  wire \mem_reg[67][18]_srl32_n_0 ;
  wire \mem_reg[67][18]_srl32_n_1 ;
  wire \mem_reg[67][19]_mux_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_1 ;
  wire \mem_reg[67][19]_srl32__1_n_0 ;
  wire \mem_reg[67][19]_srl32_n_0 ;
  wire \mem_reg[67][19]_srl32_n_1 ;
  wire \mem_reg[67][1]_mux_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_1 ;
  wire \mem_reg[67][1]_srl32__1_n_0 ;
  wire \mem_reg[67][1]_srl32_n_0 ;
  wire \mem_reg[67][1]_srl32_n_1 ;
  wire \mem_reg[67][20]_mux_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_1 ;
  wire \mem_reg[67][20]_srl32__1_n_0 ;
  wire \mem_reg[67][20]_srl32_n_0 ;
  wire \mem_reg[67][20]_srl32_n_1 ;
  wire \mem_reg[67][21]_mux_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_1 ;
  wire \mem_reg[67][21]_srl32__1_n_0 ;
  wire \mem_reg[67][21]_srl32_n_0 ;
  wire \mem_reg[67][21]_srl32_n_1 ;
  wire \mem_reg[67][22]_mux_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_1 ;
  wire \mem_reg[67][22]_srl32__1_n_0 ;
  wire \mem_reg[67][22]_srl32_n_0 ;
  wire \mem_reg[67][22]_srl32_n_1 ;
  wire \mem_reg[67][23]_mux_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_1 ;
  wire \mem_reg[67][23]_srl32__1_n_0 ;
  wire \mem_reg[67][23]_srl32_n_0 ;
  wire \mem_reg[67][23]_srl32_n_1 ;
  wire \mem_reg[67][24]_mux_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_1 ;
  wire \mem_reg[67][24]_srl32__1_n_0 ;
  wire \mem_reg[67][24]_srl32_n_0 ;
  wire \mem_reg[67][24]_srl32_n_1 ;
  wire \mem_reg[67][25]_mux_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_1 ;
  wire \mem_reg[67][25]_srl32__1_n_0 ;
  wire \mem_reg[67][25]_srl32_n_0 ;
  wire \mem_reg[67][25]_srl32_n_1 ;
  wire \mem_reg[67][26]_mux_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_1 ;
  wire \mem_reg[67][26]_srl32__1_n_0 ;
  wire \mem_reg[67][26]_srl32_n_0 ;
  wire \mem_reg[67][26]_srl32_n_1 ;
  wire \mem_reg[67][27]_mux_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_1 ;
  wire \mem_reg[67][27]_srl32__1_n_0 ;
  wire \mem_reg[67][27]_srl32_n_0 ;
  wire \mem_reg[67][27]_srl32_n_1 ;
  wire \mem_reg[67][28]_mux_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_1 ;
  wire \mem_reg[67][28]_srl32__1_n_0 ;
  wire \mem_reg[67][28]_srl32_n_0 ;
  wire \mem_reg[67][28]_srl32_n_1 ;
  wire \mem_reg[67][29]_mux_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_1 ;
  wire \mem_reg[67][29]_srl32__1_n_0 ;
  wire \mem_reg[67][29]_srl32_n_0 ;
  wire \mem_reg[67][29]_srl32_n_1 ;
  wire \mem_reg[67][2]_mux_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_1 ;
  wire \mem_reg[67][2]_srl32__1_n_0 ;
  wire \mem_reg[67][2]_srl32_n_0 ;
  wire \mem_reg[67][2]_srl32_n_1 ;
  wire \mem_reg[67][30]_mux_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_1 ;
  wire \mem_reg[67][30]_srl32__1_n_0 ;
  wire \mem_reg[67][30]_srl32_n_0 ;
  wire \mem_reg[67][30]_srl32_n_1 ;
  wire \mem_reg[67][31]_mux_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_1 ;
  wire \mem_reg[67][31]_srl32__1_n_0 ;
  wire \mem_reg[67][31]_srl32_n_0 ;
  wire \mem_reg[67][31]_srl32_n_1 ;
  wire \mem_reg[67][32]_mux_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_1 ;
  wire \mem_reg[67][32]_srl32__1_n_0 ;
  wire \mem_reg[67][32]_srl32_n_0 ;
  wire \mem_reg[67][32]_srl32_n_1 ;
  wire \mem_reg[67][33]_mux_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_1 ;
  wire \mem_reg[67][33]_srl32__1_n_0 ;
  wire \mem_reg[67][33]_srl32_n_0 ;
  wire \mem_reg[67][33]_srl32_n_1 ;
  wire \mem_reg[67][34]_mux_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_1 ;
  wire \mem_reg[67][34]_srl32__1_n_0 ;
  wire \mem_reg[67][34]_srl32_n_0 ;
  wire \mem_reg[67][34]_srl32_n_1 ;
  wire \mem_reg[67][35]_mux_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_1 ;
  wire \mem_reg[67][35]_srl32__1_n_0 ;
  wire \mem_reg[67][35]_srl32_n_0 ;
  wire \mem_reg[67][35]_srl32_n_1 ;
  wire \mem_reg[67][36]_mux_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_1 ;
  wire \mem_reg[67][36]_srl32__1_n_0 ;
  wire \mem_reg[67][36]_srl32_n_0 ;
  wire \mem_reg[67][36]_srl32_n_1 ;
  wire \mem_reg[67][37]_mux_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_1 ;
  wire \mem_reg[67][37]_srl32__1_n_0 ;
  wire \mem_reg[67][37]_srl32_n_0 ;
  wire \mem_reg[67][37]_srl32_n_1 ;
  wire \mem_reg[67][38]_mux_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_1 ;
  wire \mem_reg[67][38]_srl32__1_n_0 ;
  wire \mem_reg[67][38]_srl32_n_0 ;
  wire \mem_reg[67][38]_srl32_n_1 ;
  wire \mem_reg[67][39]_mux_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_1 ;
  wire \mem_reg[67][39]_srl32__1_n_0 ;
  wire \mem_reg[67][39]_srl32_n_0 ;
  wire \mem_reg[67][39]_srl32_n_1 ;
  wire \mem_reg[67][3]_mux_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_1 ;
  wire \mem_reg[67][3]_srl32__1_n_0 ;
  wire \mem_reg[67][3]_srl32_n_0 ;
  wire \mem_reg[67][3]_srl32_n_1 ;
  wire \mem_reg[67][40]_mux_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_1 ;
  wire \mem_reg[67][40]_srl32__1_n_0 ;
  wire \mem_reg[67][40]_srl32_n_0 ;
  wire \mem_reg[67][40]_srl32_n_1 ;
  wire \mem_reg[67][41]_mux_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_1 ;
  wire \mem_reg[67][41]_srl32__1_n_0 ;
  wire \mem_reg[67][41]_srl32_n_0 ;
  wire \mem_reg[67][41]_srl32_n_1 ;
  wire \mem_reg[67][42]_mux_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_1 ;
  wire \mem_reg[67][42]_srl32__1_n_0 ;
  wire \mem_reg[67][42]_srl32_n_0 ;
  wire \mem_reg[67][42]_srl32_n_1 ;
  wire \mem_reg[67][43]_mux_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_1 ;
  wire \mem_reg[67][43]_srl32__1_n_0 ;
  wire \mem_reg[67][43]_srl32_n_0 ;
  wire \mem_reg[67][43]_srl32_n_1 ;
  wire \mem_reg[67][44]_mux_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_1 ;
  wire \mem_reg[67][44]_srl32__1_n_0 ;
  wire \mem_reg[67][44]_srl32_n_0 ;
  wire \mem_reg[67][44]_srl32_n_1 ;
  wire \mem_reg[67][45]_mux_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_1 ;
  wire \mem_reg[67][45]_srl32__1_n_0 ;
  wire \mem_reg[67][45]_srl32_n_0 ;
  wire \mem_reg[67][45]_srl32_n_1 ;
  wire \mem_reg[67][46]_mux_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_1 ;
  wire \mem_reg[67][46]_srl32__1_n_0 ;
  wire \mem_reg[67][46]_srl32_n_0 ;
  wire \mem_reg[67][46]_srl32_n_1 ;
  wire \mem_reg[67][47]_mux_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_1 ;
  wire \mem_reg[67][47]_srl32__1_n_0 ;
  wire \mem_reg[67][47]_srl32_n_0 ;
  wire \mem_reg[67][47]_srl32_n_1 ;
  wire \mem_reg[67][48]_mux_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_1 ;
  wire \mem_reg[67][48]_srl32__1_n_0 ;
  wire \mem_reg[67][48]_srl32_n_0 ;
  wire \mem_reg[67][48]_srl32_n_1 ;
  wire \mem_reg[67][49]_mux_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_1 ;
  wire \mem_reg[67][49]_srl32__1_n_0 ;
  wire \mem_reg[67][49]_srl32_n_0 ;
  wire \mem_reg[67][49]_srl32_n_1 ;
  wire \mem_reg[67][4]_mux_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_1 ;
  wire \mem_reg[67][4]_srl32__1_n_0 ;
  wire \mem_reg[67][4]_srl32_n_0 ;
  wire \mem_reg[67][4]_srl32_n_1 ;
  wire \mem_reg[67][50]_mux_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_1 ;
  wire \mem_reg[67][50]_srl32__1_n_0 ;
  wire \mem_reg[67][50]_srl32_n_0 ;
  wire \mem_reg[67][50]_srl32_n_1 ;
  wire \mem_reg[67][51]_mux_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_1 ;
  wire \mem_reg[67][51]_srl32__1_n_0 ;
  wire \mem_reg[67][51]_srl32_n_0 ;
  wire \mem_reg[67][51]_srl32_n_1 ;
  wire \mem_reg[67][52]_mux_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_1 ;
  wire \mem_reg[67][52]_srl32__1_n_0 ;
  wire \mem_reg[67][52]_srl32_n_0 ;
  wire \mem_reg[67][52]_srl32_n_1 ;
  wire \mem_reg[67][53]_mux_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_1 ;
  wire \mem_reg[67][53]_srl32__1_n_0 ;
  wire \mem_reg[67][53]_srl32_n_0 ;
  wire \mem_reg[67][53]_srl32_n_1 ;
  wire \mem_reg[67][54]_mux_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_1 ;
  wire \mem_reg[67][54]_srl32__1_n_0 ;
  wire \mem_reg[67][54]_srl32_n_0 ;
  wire \mem_reg[67][54]_srl32_n_1 ;
  wire \mem_reg[67][55]_mux_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_1 ;
  wire \mem_reg[67][55]_srl32__1_n_0 ;
  wire \mem_reg[67][55]_srl32_n_0 ;
  wire \mem_reg[67][55]_srl32_n_1 ;
  wire \mem_reg[67][56]_mux_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_1 ;
  wire \mem_reg[67][56]_srl32__1_n_0 ;
  wire \mem_reg[67][56]_srl32_n_0 ;
  wire \mem_reg[67][56]_srl32_n_1 ;
  wire \mem_reg[67][57]_mux_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_1 ;
  wire \mem_reg[67][57]_srl32__1_n_0 ;
  wire \mem_reg[67][57]_srl32_n_0 ;
  wire \mem_reg[67][57]_srl32_n_1 ;
  wire \mem_reg[67][58]_mux_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_1 ;
  wire \mem_reg[67][58]_srl32__1_n_0 ;
  wire \mem_reg[67][58]_srl32_n_0 ;
  wire \mem_reg[67][58]_srl32_n_1 ;
  wire \mem_reg[67][59]_mux_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_1 ;
  wire \mem_reg[67][59]_srl32__1_n_0 ;
  wire \mem_reg[67][59]_srl32_n_0 ;
  wire \mem_reg[67][59]_srl32_n_1 ;
  wire \mem_reg[67][5]_mux_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_1 ;
  wire \mem_reg[67][5]_srl32__1_n_0 ;
  wire \mem_reg[67][5]_srl32_n_0 ;
  wire \mem_reg[67][5]_srl32_n_1 ;
  wire \mem_reg[67][60]_mux_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_1 ;
  wire \mem_reg[67][60]_srl32__1_n_0 ;
  wire \mem_reg[67][60]_srl32_n_0 ;
  wire \mem_reg[67][60]_srl32_n_1 ;
  wire \mem_reg[67][61]_mux_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_1 ;
  wire \mem_reg[67][61]_srl32__1_n_0 ;
  wire \mem_reg[67][61]_srl32_n_0 ;
  wire \mem_reg[67][61]_srl32_n_1 ;
  wire \mem_reg[67][64]_mux_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_1 ;
  wire \mem_reg[67][64]_srl32__1_n_0 ;
  wire \mem_reg[67][64]_srl32_n_0 ;
  wire \mem_reg[67][64]_srl32_n_1 ;
  wire \mem_reg[67][65]_mux_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_1 ;
  wire \mem_reg[67][65]_srl32__1_n_0 ;
  wire \mem_reg[67][65]_srl32_n_0 ;
  wire \mem_reg[67][65]_srl32_n_1 ;
  wire \mem_reg[67][66]_mux_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_1 ;
  wire \mem_reg[67][66]_srl32__1_n_0 ;
  wire \mem_reg[67][66]_srl32_n_0 ;
  wire \mem_reg[67][66]_srl32_n_1 ;
  wire \mem_reg[67][67]_mux_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_1 ;
  wire \mem_reg[67][67]_srl32__1_n_0 ;
  wire \mem_reg[67][67]_srl32_n_0 ;
  wire \mem_reg[67][67]_srl32_n_1 ;
  wire \mem_reg[67][68]_mux_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_1 ;
  wire \mem_reg[67][68]_srl32__1_n_0 ;
  wire \mem_reg[67][68]_srl32_n_0 ;
  wire \mem_reg[67][68]_srl32_n_1 ;
  wire \mem_reg[67][69]_mux_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_1 ;
  wire \mem_reg[67][69]_srl32__1_n_0 ;
  wire \mem_reg[67][69]_srl32_n_0 ;
  wire \mem_reg[67][69]_srl32_n_1 ;
  wire \mem_reg[67][6]_mux_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_1 ;
  wire \mem_reg[67][6]_srl32__1_n_0 ;
  wire \mem_reg[67][6]_srl32_n_0 ;
  wire \mem_reg[67][6]_srl32_n_1 ;
  wire \mem_reg[67][70]_mux_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_1 ;
  wire \mem_reg[67][70]_srl32__1_n_0 ;
  wire \mem_reg[67][70]_srl32_n_0 ;
  wire \mem_reg[67][70]_srl32_n_1 ;
  wire \mem_reg[67][71]_mux_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_1 ;
  wire \mem_reg[67][71]_srl32__1_n_0 ;
  wire \mem_reg[67][71]_srl32_n_0 ;
  wire \mem_reg[67][71]_srl32_n_1 ;
  wire \mem_reg[67][72]_mux_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_1 ;
  wire \mem_reg[67][72]_srl32__1_n_0 ;
  wire \mem_reg[67][72]_srl32_n_0 ;
  wire \mem_reg[67][72]_srl32_n_1 ;
  wire \mem_reg[67][73]_mux_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_1 ;
  wire \mem_reg[67][73]_srl32__1_n_0 ;
  wire \mem_reg[67][73]_srl32_n_0 ;
  wire \mem_reg[67][73]_srl32_n_1 ;
  wire \mem_reg[67][74]_mux_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_1 ;
  wire \mem_reg[67][74]_srl32__1_n_0 ;
  wire \mem_reg[67][74]_srl32_n_0 ;
  wire \mem_reg[67][74]_srl32_n_1 ;
  wire \mem_reg[67][75]_mux_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_1 ;
  wire \mem_reg[67][75]_srl32__1_n_0 ;
  wire \mem_reg[67][75]_srl32_n_0 ;
  wire \mem_reg[67][75]_srl32_n_1 ;
  wire \mem_reg[67][76]_mux_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_1 ;
  wire \mem_reg[67][76]_srl32__1_n_0 ;
  wire \mem_reg[67][76]_srl32_n_0 ;
  wire \mem_reg[67][76]_srl32_n_1 ;
  wire \mem_reg[67][77]_mux_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_1 ;
  wire \mem_reg[67][77]_srl32__1_n_0 ;
  wire \mem_reg[67][77]_srl32_n_0 ;
  wire \mem_reg[67][77]_srl32_n_1 ;
  wire \mem_reg[67][78]_mux_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_1 ;
  wire \mem_reg[67][78]_srl32__1_n_0 ;
  wire \mem_reg[67][78]_srl32_n_0 ;
  wire \mem_reg[67][78]_srl32_n_1 ;
  wire \mem_reg[67][79]_mux_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_1 ;
  wire \mem_reg[67][79]_srl32__1_n_0 ;
  wire \mem_reg[67][79]_srl32_n_0 ;
  wire \mem_reg[67][79]_srl32_n_1 ;
  wire \mem_reg[67][7]_mux_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_1 ;
  wire \mem_reg[67][7]_srl32__1_n_0 ;
  wire \mem_reg[67][7]_srl32_n_0 ;
  wire \mem_reg[67][7]_srl32_n_1 ;
  wire \mem_reg[67][80]_mux_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_1 ;
  wire \mem_reg[67][80]_srl32__1_n_0 ;
  wire \mem_reg[67][80]_srl32_n_0 ;
  wire \mem_reg[67][80]_srl32_n_1 ;
  wire \mem_reg[67][81]_mux_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_1 ;
  wire \mem_reg[67][81]_srl32__1_n_0 ;
  wire \mem_reg[67][81]_srl32_n_0 ;
  wire \mem_reg[67][81]_srl32_n_1 ;
  wire \mem_reg[67][82]_mux_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_1 ;
  wire \mem_reg[67][82]_srl32__1_n_0 ;
  wire \mem_reg[67][82]_srl32_n_0 ;
  wire \mem_reg[67][82]_srl32_n_1 ;
  wire \mem_reg[67][83]_mux_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_1 ;
  wire \mem_reg[67][83]_srl32__1_n_0 ;
  wire \mem_reg[67][83]_srl32_n_0 ;
  wire \mem_reg[67][83]_srl32_n_1 ;
  wire \mem_reg[67][84]_mux_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_1 ;
  wire \mem_reg[67][84]_srl32__1_n_0 ;
  wire \mem_reg[67][84]_srl32_n_0 ;
  wire \mem_reg[67][84]_srl32_n_1 ;
  wire \mem_reg[67][85]_mux_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_1 ;
  wire \mem_reg[67][85]_srl32__1_n_0 ;
  wire \mem_reg[67][85]_srl32_n_0 ;
  wire \mem_reg[67][85]_srl32_n_1 ;
  wire \mem_reg[67][86]_mux_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_1 ;
  wire \mem_reg[67][86]_srl32__1_n_0 ;
  wire \mem_reg[67][86]_srl32_n_0 ;
  wire \mem_reg[67][86]_srl32_n_1 ;
  wire \mem_reg[67][87]_mux_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_1 ;
  wire \mem_reg[67][87]_srl32__1_n_0 ;
  wire \mem_reg[67][87]_srl32_n_0 ;
  wire \mem_reg[67][87]_srl32_n_1 ;
  wire \mem_reg[67][88]_mux_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_1 ;
  wire \mem_reg[67][88]_srl32__1_n_0 ;
  wire \mem_reg[67][88]_srl32_n_0 ;
  wire \mem_reg[67][88]_srl32_n_1 ;
  wire \mem_reg[67][89]_mux_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_1 ;
  wire \mem_reg[67][89]_srl32__1_n_0 ;
  wire \mem_reg[67][89]_srl32_n_0 ;
  wire \mem_reg[67][89]_srl32_n_1 ;
  wire \mem_reg[67][8]_mux_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_1 ;
  wire \mem_reg[67][8]_srl32__1_n_0 ;
  wire \mem_reg[67][8]_srl32_n_0 ;
  wire \mem_reg[67][8]_srl32_n_1 ;
  wire \mem_reg[67][90]_mux_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_1 ;
  wire \mem_reg[67][90]_srl32__1_n_0 ;
  wire \mem_reg[67][90]_srl32_n_0 ;
  wire \mem_reg[67][90]_srl32_n_1 ;
  wire \mem_reg[67][91]_mux_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_1 ;
  wire \mem_reg[67][91]_srl32__1_n_0 ;
  wire \mem_reg[67][91]_srl32_n_0 ;
  wire \mem_reg[67][91]_srl32_n_1 ;
  wire \mem_reg[67][92]_mux_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_1 ;
  wire \mem_reg[67][92]_srl32__1_n_0 ;
  wire \mem_reg[67][92]_srl32_n_0 ;
  wire \mem_reg[67][92]_srl32_n_1 ;
  wire \mem_reg[67][93]_mux_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_1 ;
  wire \mem_reg[67][93]_srl32__1_n_0 ;
  wire \mem_reg[67][93]_srl32_n_0 ;
  wire \mem_reg[67][93]_srl32_n_1 ;
  wire \mem_reg[67][94]_mux_n_0 ;
  wire [92:0]\mem_reg[67][94]_srl32__0_0 ;
  wire \mem_reg[67][94]_srl32__0_n_0 ;
  wire \mem_reg[67][94]_srl32__0_n_1 ;
  wire \mem_reg[67][94]_srl32__1_n_0 ;
  wire \mem_reg[67][94]_srl32_n_0 ;
  wire \mem_reg[67][94]_srl32_n_1 ;
  wire \mem_reg[67][9]_mux_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_1 ;
  wire \mem_reg[67][9]_srl32__1_n_0 ;
  wire \mem_reg[67][9]_srl32_n_0 ;
  wire \mem_reg[67][9]_srl32_n_1 ;
  wire pop;
  wire push;
  wire tmp_valid_reg;
  wire valid_length;
  wire [30:29]wreq_len;
  wire write_result_U0_m_axi_gmem0_AWVALID;
  wire wrsp_ready;
  wire \NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[0]_i_1 
       (.I0(\mem_reg[67][0]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][0]_mux_n_0 ),
        .O(\dout[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[10]_i_1 
       (.I0(\mem_reg[67][10]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][10]_mux_n_0 ),
        .O(\dout[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[11]_i_1 
       (.I0(\mem_reg[67][11]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][11]_mux_n_0 ),
        .O(\dout[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[12]_i_1 
       (.I0(\mem_reg[67][12]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][12]_mux_n_0 ),
        .O(\dout[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[13]_i_1 
       (.I0(\mem_reg[67][13]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][13]_mux_n_0 ),
        .O(\dout[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[14]_i_1 
       (.I0(\mem_reg[67][14]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][14]_mux_n_0 ),
        .O(\dout[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[15]_i_1 
       (.I0(\mem_reg[67][15]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][15]_mux_n_0 ),
        .O(\dout[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[16]_i_1 
       (.I0(\mem_reg[67][16]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][16]_mux_n_0 ),
        .O(\dout[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[17]_i_1 
       (.I0(\mem_reg[67][17]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][17]_mux_n_0 ),
        .O(\dout[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[18]_i_1 
       (.I0(\mem_reg[67][18]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][18]_mux_n_0 ),
        .O(\dout[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[19]_i_1 
       (.I0(\mem_reg[67][19]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][19]_mux_n_0 ),
        .O(\dout[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[1]_i_1 
       (.I0(\mem_reg[67][1]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][1]_mux_n_0 ),
        .O(\dout[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[20]_i_1 
       (.I0(\mem_reg[67][20]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][20]_mux_n_0 ),
        .O(\dout[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[21]_i_1 
       (.I0(\mem_reg[67][21]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][21]_mux_n_0 ),
        .O(\dout[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[22]_i_1 
       (.I0(\mem_reg[67][22]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][22]_mux_n_0 ),
        .O(\dout[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[23]_i_1 
       (.I0(\mem_reg[67][23]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][23]_mux_n_0 ),
        .O(\dout[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[24]_i_1 
       (.I0(\mem_reg[67][24]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][24]_mux_n_0 ),
        .O(\dout[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[25]_i_1 
       (.I0(\mem_reg[67][25]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][25]_mux_n_0 ),
        .O(\dout[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[26]_i_1 
       (.I0(\mem_reg[67][26]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][26]_mux_n_0 ),
        .O(\dout[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[27]_i_1 
       (.I0(\mem_reg[67][27]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][27]_mux_n_0 ),
        .O(\dout[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[28]_i_1 
       (.I0(\mem_reg[67][28]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][28]_mux_n_0 ),
        .O(\dout[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[29]_i_1 
       (.I0(\mem_reg[67][29]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][29]_mux_n_0 ),
        .O(\dout[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[2]_i_1 
       (.I0(\mem_reg[67][2]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][2]_mux_n_0 ),
        .O(\dout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[30]_i_1 
       (.I0(\mem_reg[67][30]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][30]_mux_n_0 ),
        .O(\dout[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[31]_i_1 
       (.I0(\mem_reg[67][31]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][31]_mux_n_0 ),
        .O(\dout[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[32]_i_1 
       (.I0(\mem_reg[67][32]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][32]_mux_n_0 ),
        .O(\dout[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[33]_i_1 
       (.I0(\mem_reg[67][33]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][33]_mux_n_0 ),
        .O(\dout[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[34]_i_1 
       (.I0(\mem_reg[67][34]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][34]_mux_n_0 ),
        .O(\dout[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[35]_i_1 
       (.I0(\mem_reg[67][35]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][35]_mux_n_0 ),
        .O(\dout[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[36]_i_1 
       (.I0(\mem_reg[67][36]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][36]_mux_n_0 ),
        .O(\dout[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[37]_i_1 
       (.I0(\mem_reg[67][37]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][37]_mux_n_0 ),
        .O(\dout[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[38]_i_1 
       (.I0(\mem_reg[67][38]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][38]_mux_n_0 ),
        .O(\dout[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[39]_i_1 
       (.I0(\mem_reg[67][39]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][39]_mux_n_0 ),
        .O(\dout[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[3]_i_1 
       (.I0(\mem_reg[67][3]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][3]_mux_n_0 ),
        .O(\dout[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[40]_i_1 
       (.I0(\mem_reg[67][40]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][40]_mux_n_0 ),
        .O(\dout[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[41]_i_1 
       (.I0(\mem_reg[67][41]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][41]_mux_n_0 ),
        .O(\dout[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[42]_i_1 
       (.I0(\mem_reg[67][42]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][42]_mux_n_0 ),
        .O(\dout[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[43]_i_1 
       (.I0(\mem_reg[67][43]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][43]_mux_n_0 ),
        .O(\dout[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[44]_i_1 
       (.I0(\mem_reg[67][44]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][44]_mux_n_0 ),
        .O(\dout[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[45]_i_1 
       (.I0(\mem_reg[67][45]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][45]_mux_n_0 ),
        .O(\dout[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[46]_i_1 
       (.I0(\mem_reg[67][46]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][46]_mux_n_0 ),
        .O(\dout[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[47]_i_1 
       (.I0(\mem_reg[67][47]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][47]_mux_n_0 ),
        .O(\dout[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[48]_i_1 
       (.I0(\mem_reg[67][48]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][48]_mux_n_0 ),
        .O(\dout[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[49]_i_1 
       (.I0(\mem_reg[67][49]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][49]_mux_n_0 ),
        .O(\dout[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[4]_i_1 
       (.I0(\mem_reg[67][4]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][4]_mux_n_0 ),
        .O(\dout[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[50]_i_1 
       (.I0(\mem_reg[67][50]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][50]_mux_n_0 ),
        .O(\dout[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[51]_i_1 
       (.I0(\mem_reg[67][51]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][51]_mux_n_0 ),
        .O(\dout[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[52]_i_1 
       (.I0(\mem_reg[67][52]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][52]_mux_n_0 ),
        .O(\dout[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[53]_i_1 
       (.I0(\mem_reg[67][53]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][53]_mux_n_0 ),
        .O(\dout[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[54]_i_1 
       (.I0(\mem_reg[67][54]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][54]_mux_n_0 ),
        .O(\dout[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[55]_i_1 
       (.I0(\mem_reg[67][55]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][55]_mux_n_0 ),
        .O(\dout[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[56]_i_1 
       (.I0(\mem_reg[67][56]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][56]_mux_n_0 ),
        .O(\dout[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[57]_i_1 
       (.I0(\mem_reg[67][57]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][57]_mux_n_0 ),
        .O(\dout[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[58]_i_1 
       (.I0(\mem_reg[67][58]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][58]_mux_n_0 ),
        .O(\dout[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[59]_i_1 
       (.I0(\mem_reg[67][59]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][59]_mux_n_0 ),
        .O(\dout[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[5]_i_1 
       (.I0(\mem_reg[67][5]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][5]_mux_n_0 ),
        .O(\dout[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[60]_i_1 
       (.I0(\mem_reg[67][60]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][60]_mux_n_0 ),
        .O(\dout[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[61]_i_1 
       (.I0(\mem_reg[67][61]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][61]_mux_n_0 ),
        .O(\dout[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[64]_i_1 
       (.I0(\mem_reg[67][64]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][64]_mux_n_0 ),
        .O(\dout[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[65]_i_1 
       (.I0(\mem_reg[67][65]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][65]_mux_n_0 ),
        .O(\dout[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[66]_i_1 
       (.I0(\mem_reg[67][66]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][66]_mux_n_0 ),
        .O(\dout[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[67]_i_1 
       (.I0(\mem_reg[67][67]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][67]_mux_n_0 ),
        .O(\dout[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[68]_i_1 
       (.I0(\mem_reg[67][68]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][68]_mux_n_0 ),
        .O(\dout[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[69]_i_1 
       (.I0(\mem_reg[67][69]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][69]_mux_n_0 ),
        .O(\dout[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[6]_i_1 
       (.I0(\mem_reg[67][6]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][6]_mux_n_0 ),
        .O(\dout[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[70]_i_1 
       (.I0(\mem_reg[67][70]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][70]_mux_n_0 ),
        .O(\dout[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[71]_i_1 
       (.I0(\mem_reg[67][71]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][71]_mux_n_0 ),
        .O(\dout[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[72]_i_1 
       (.I0(\mem_reg[67][72]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][72]_mux_n_0 ),
        .O(\dout[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[73]_i_1 
       (.I0(\mem_reg[67][73]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][73]_mux_n_0 ),
        .O(\dout[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[74]_i_1 
       (.I0(\mem_reg[67][74]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][74]_mux_n_0 ),
        .O(\dout[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[75]_i_1 
       (.I0(\mem_reg[67][75]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][75]_mux_n_0 ),
        .O(\dout[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[76]_i_1 
       (.I0(\mem_reg[67][76]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][76]_mux_n_0 ),
        .O(\dout[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[77]_i_1 
       (.I0(\mem_reg[67][77]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][77]_mux_n_0 ),
        .O(\dout[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[78]_i_1 
       (.I0(\mem_reg[67][78]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][78]_mux_n_0 ),
        .O(\dout[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[79]_i_1 
       (.I0(\mem_reg[67][79]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][79]_mux_n_0 ),
        .O(\dout[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[7]_i_1 
       (.I0(\mem_reg[67][7]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][7]_mux_n_0 ),
        .O(\dout[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[80]_i_1 
       (.I0(\mem_reg[67][80]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][80]_mux_n_0 ),
        .O(\dout[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[81]_i_1 
       (.I0(\mem_reg[67][81]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][81]_mux_n_0 ),
        .O(\dout[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[82]_i_1 
       (.I0(\mem_reg[67][82]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][82]_mux_n_0 ),
        .O(\dout[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[83]_i_1 
       (.I0(\mem_reg[67][83]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][83]_mux_n_0 ),
        .O(\dout[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[84]_i_1 
       (.I0(\mem_reg[67][84]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][84]_mux_n_0 ),
        .O(\dout[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[85]_i_1 
       (.I0(\mem_reg[67][85]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][85]_mux_n_0 ),
        .O(\dout[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[86]_i_1 
       (.I0(\mem_reg[67][86]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][86]_mux_n_0 ),
        .O(\dout[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[87]_i_1 
       (.I0(\mem_reg[67][87]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][87]_mux_n_0 ),
        .O(\dout[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[88]_i_1 
       (.I0(\mem_reg[67][88]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][88]_mux_n_0 ),
        .O(\dout[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[89]_i_1 
       (.I0(\mem_reg[67][89]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][89]_mux_n_0 ),
        .O(\dout[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[8]_i_1 
       (.I0(\mem_reg[67][8]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][8]_mux_n_0 ),
        .O(\dout[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[90]_i_1 
       (.I0(\mem_reg[67][90]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][90]_mux_n_0 ),
        .O(\dout[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[91]_i_1 
       (.I0(\mem_reg[67][91]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][91]_mux_n_0 ),
        .O(\dout[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[92]_i_1 
       (.I0(\mem_reg[67][92]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][92]_mux_n_0 ),
        .O(\dout[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[93]_i_1 
       (.I0(\mem_reg[67][93]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][93]_mux_n_0 ),
        .O(\dout[93]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[94]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[94]_i_2 
       (.I0(\mem_reg[67][94]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][94]_mux_n_0 ),
        .O(\dout[94]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[9]_i_1 
       (.I0(\mem_reg[67][9]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][9]_mux_n_0 ),
        .O(\dout[9]_i_1_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[0]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[10]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[11]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[12]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[13]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[14]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[15]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[16]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[17]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[18]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[19]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[1]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[20]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[21]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[22]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[23]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[24]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[25]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[26]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[27]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[28]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[29]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[2]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[30]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[31]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[32]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[33]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[34]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[35]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[36]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[37]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[38]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[39]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[3]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[40]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[41]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[42]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[43]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[44]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[45]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[46]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[47]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[48]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[49]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[4]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[50]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[51]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[52]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[53]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[54]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[55]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[56]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[57]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[58]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[59]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[5]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[60]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[61]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[64]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[65]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[66]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[67]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[68]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[69]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[6]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[70]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[71]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[72]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[73]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[74]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[75]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[76]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[77]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[78]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[79]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[7]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[80]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[81]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[82]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[83]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[84]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[85]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[86]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[87]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[88]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[89]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[8]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[90]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[91]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[92]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[93]_i_1_n_0 ),
        .Q(wreq_len[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[94]_i_2_n_0 ),
        .Q(wreq_len[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[9]_i_1_n_0 ),
        .Q(\dout_reg[92]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\mem_reg[14][0]_srl15_i_3_n_0 ),
        .I1(\dout_reg[92]_0 [76]),
        .I2(\dout_reg[92]_0 [77]),
        .I3(\mem_reg[14][0]_srl15_i_4_n_0 ),
        .I4(\mem_reg[14][0]_srl15_i_5_n_0 ),
        .O(valid_length));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_6_n_0 ),
        .I1(\dout_reg[92]_0 [67]),
        .I2(\dout_reg[92]_0 [66]),
        .I3(\dout_reg[92]_0 [65]),
        .I4(\dout_reg[92]_0 [64]),
        .O(\mem_reg[14][0]_srl15_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_7_n_0 ),
        .I1(\mem_reg[14][0]_srl15_i_8_n_0 ),
        .I2(\dout_reg[92]_0 [90]),
        .I3(wreq_len[29]),
        .I4(\dout_reg[92]_0 [79]),
        .I5(\mem_reg[14][0]_srl15_i_9_n_0 ),
        .O(\mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\dout_reg[92]_0 [68]),
        .I1(\dout_reg[92]_0 [69]),
        .I2(\dout_reg[92]_0 [70]),
        .I3(\dout_reg[92]_0 [71]),
        .O(\mem_reg[14][0]_srl15_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_6 
       (.I0(\dout_reg[92]_0 [75]),
        .I1(\dout_reg[92]_0 [74]),
        .I2(\dout_reg[92]_0 [73]),
        .I3(\dout_reg[92]_0 [72]),
        .I4(\dout_reg[92]_0 [62]),
        .I5(\dout_reg[92]_0 [63]),
        .O(\mem_reg[14][0]_srl15_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_7 
       (.I0(\dout_reg[92]_0 [85]),
        .I1(\dout_reg[92]_0 [82]),
        .I2(\dout_reg[92]_0 [87]),
        .I3(\dout_reg[92]_0 [84]),
        .O(\mem_reg[14][0]_srl15_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_8 
       (.I0(\dout_reg[92]_0 [81]),
        .I1(\dout_reg[92]_0 [78]),
        .I2(\dout_reg[92]_0 [83]),
        .I3(\dout_reg[92]_0 [80]),
        .O(\mem_reg[14][0]_srl15_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_9 
       (.I0(\dout_reg[92]_0 [89]),
        .I1(\dout_reg[92]_0 [86]),
        .I2(wreq_len[30]),
        .I3(\dout_reg[92]_0 [88]),
        .O(\mem_reg[14][0]_srl15_i_9_n_0 ));
  MUXF7 \mem_reg[67][0]_mux 
       (.I0(\mem_reg[67][0]_srl32_n_0 ),
        .I1(\mem_reg[67][0]_srl32__0_n_0 ),
        .O(\mem_reg[67][0]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [0]),
        .Q(\mem_reg[67][0]_srl32_n_0 ),
        .Q31(\mem_reg[67][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32_n_1 ),
        .Q(\mem_reg[67][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32__0_n_1 ),
        .Q(\mem_reg[67][0]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][10]_mux 
       (.I0(\mem_reg[67][10]_srl32_n_0 ),
        .I1(\mem_reg[67][10]_srl32__0_n_0 ),
        .O(\mem_reg[67][10]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [10]),
        .Q(\mem_reg[67][10]_srl32_n_0 ),
        .Q31(\mem_reg[67][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32_n_1 ),
        .Q(\mem_reg[67][10]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][10]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32__0_n_1 ),
        .Q(\mem_reg[67][10]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][11]_mux 
       (.I0(\mem_reg[67][11]_srl32_n_0 ),
        .I1(\mem_reg[67][11]_srl32__0_n_0 ),
        .O(\mem_reg[67][11]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [11]),
        .Q(\mem_reg[67][11]_srl32_n_0 ),
        .Q31(\mem_reg[67][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32_n_1 ),
        .Q(\mem_reg[67][11]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][11]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32__0_n_1 ),
        .Q(\mem_reg[67][11]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][12]_mux 
       (.I0(\mem_reg[67][12]_srl32_n_0 ),
        .I1(\mem_reg[67][12]_srl32__0_n_0 ),
        .O(\mem_reg[67][12]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [12]),
        .Q(\mem_reg[67][12]_srl32_n_0 ),
        .Q31(\mem_reg[67][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32_n_1 ),
        .Q(\mem_reg[67][12]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][12]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32__0_n_1 ),
        .Q(\mem_reg[67][12]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][13]_mux 
       (.I0(\mem_reg[67][13]_srl32_n_0 ),
        .I1(\mem_reg[67][13]_srl32__0_n_0 ),
        .O(\mem_reg[67][13]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [13]),
        .Q(\mem_reg[67][13]_srl32_n_0 ),
        .Q31(\mem_reg[67][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32_n_1 ),
        .Q(\mem_reg[67][13]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][13]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32__0_n_1 ),
        .Q(\mem_reg[67][13]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][14]_mux 
       (.I0(\mem_reg[67][14]_srl32_n_0 ),
        .I1(\mem_reg[67][14]_srl32__0_n_0 ),
        .O(\mem_reg[67][14]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [14]),
        .Q(\mem_reg[67][14]_srl32_n_0 ),
        .Q31(\mem_reg[67][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32_n_1 ),
        .Q(\mem_reg[67][14]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][14]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32__0_n_1 ),
        .Q(\mem_reg[67][14]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][15]_mux 
       (.I0(\mem_reg[67][15]_srl32_n_0 ),
        .I1(\mem_reg[67][15]_srl32__0_n_0 ),
        .O(\mem_reg[67][15]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [15]),
        .Q(\mem_reg[67][15]_srl32_n_0 ),
        .Q31(\mem_reg[67][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32_n_1 ),
        .Q(\mem_reg[67][15]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][15]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32__0_n_1 ),
        .Q(\mem_reg[67][15]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][16]_mux 
       (.I0(\mem_reg[67][16]_srl32_n_0 ),
        .I1(\mem_reg[67][16]_srl32__0_n_0 ),
        .O(\mem_reg[67][16]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [16]),
        .Q(\mem_reg[67][16]_srl32_n_0 ),
        .Q31(\mem_reg[67][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32_n_1 ),
        .Q(\mem_reg[67][16]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][16]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32__0_n_1 ),
        .Q(\mem_reg[67][16]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][17]_mux 
       (.I0(\mem_reg[67][17]_srl32_n_0 ),
        .I1(\mem_reg[67][17]_srl32__0_n_0 ),
        .O(\mem_reg[67][17]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [17]),
        .Q(\mem_reg[67][17]_srl32_n_0 ),
        .Q31(\mem_reg[67][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32_n_1 ),
        .Q(\mem_reg[67][17]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][17]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32__0_n_1 ),
        .Q(\mem_reg[67][17]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][18]_mux 
       (.I0(\mem_reg[67][18]_srl32_n_0 ),
        .I1(\mem_reg[67][18]_srl32__0_n_0 ),
        .O(\mem_reg[67][18]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [18]),
        .Q(\mem_reg[67][18]_srl32_n_0 ),
        .Q31(\mem_reg[67][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32_n_1 ),
        .Q(\mem_reg[67][18]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][18]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32__0_n_1 ),
        .Q(\mem_reg[67][18]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][19]_mux 
       (.I0(\mem_reg[67][19]_srl32_n_0 ),
        .I1(\mem_reg[67][19]_srl32__0_n_0 ),
        .O(\mem_reg[67][19]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [19]),
        .Q(\mem_reg[67][19]_srl32_n_0 ),
        .Q31(\mem_reg[67][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32_n_1 ),
        .Q(\mem_reg[67][19]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][19]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32__0_n_1 ),
        .Q(\mem_reg[67][19]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][1]_mux 
       (.I0(\mem_reg[67][1]_srl32_n_0 ),
        .I1(\mem_reg[67][1]_srl32__0_n_0 ),
        .O(\mem_reg[67][1]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [1]),
        .Q(\mem_reg[67][1]_srl32_n_0 ),
        .Q31(\mem_reg[67][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32_n_1 ),
        .Q(\mem_reg[67][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32__0_n_1 ),
        .Q(\mem_reg[67][1]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][20]_mux 
       (.I0(\mem_reg[67][20]_srl32_n_0 ),
        .I1(\mem_reg[67][20]_srl32__0_n_0 ),
        .O(\mem_reg[67][20]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [20]),
        .Q(\mem_reg[67][20]_srl32_n_0 ),
        .Q31(\mem_reg[67][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32_n_1 ),
        .Q(\mem_reg[67][20]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][20]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32__0_n_1 ),
        .Q(\mem_reg[67][20]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][21]_mux 
       (.I0(\mem_reg[67][21]_srl32_n_0 ),
        .I1(\mem_reg[67][21]_srl32__0_n_0 ),
        .O(\mem_reg[67][21]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [21]),
        .Q(\mem_reg[67][21]_srl32_n_0 ),
        .Q31(\mem_reg[67][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32_n_1 ),
        .Q(\mem_reg[67][21]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][21]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32__0_n_1 ),
        .Q(\mem_reg[67][21]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][22]_mux 
       (.I0(\mem_reg[67][22]_srl32_n_0 ),
        .I1(\mem_reg[67][22]_srl32__0_n_0 ),
        .O(\mem_reg[67][22]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [22]),
        .Q(\mem_reg[67][22]_srl32_n_0 ),
        .Q31(\mem_reg[67][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32_n_1 ),
        .Q(\mem_reg[67][22]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][22]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32__0_n_1 ),
        .Q(\mem_reg[67][22]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][23]_mux 
       (.I0(\mem_reg[67][23]_srl32_n_0 ),
        .I1(\mem_reg[67][23]_srl32__0_n_0 ),
        .O(\mem_reg[67][23]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [23]),
        .Q(\mem_reg[67][23]_srl32_n_0 ),
        .Q31(\mem_reg[67][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32_n_1 ),
        .Q(\mem_reg[67][23]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][23]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32__0_n_1 ),
        .Q(\mem_reg[67][23]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][24]_mux 
       (.I0(\mem_reg[67][24]_srl32_n_0 ),
        .I1(\mem_reg[67][24]_srl32__0_n_0 ),
        .O(\mem_reg[67][24]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [24]),
        .Q(\mem_reg[67][24]_srl32_n_0 ),
        .Q31(\mem_reg[67][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32_n_1 ),
        .Q(\mem_reg[67][24]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][24]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32__0_n_1 ),
        .Q(\mem_reg[67][24]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][25]_mux 
       (.I0(\mem_reg[67][25]_srl32_n_0 ),
        .I1(\mem_reg[67][25]_srl32__0_n_0 ),
        .O(\mem_reg[67][25]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [25]),
        .Q(\mem_reg[67][25]_srl32_n_0 ),
        .Q31(\mem_reg[67][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32_n_1 ),
        .Q(\mem_reg[67][25]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][25]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32__0_n_1 ),
        .Q(\mem_reg[67][25]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][26]_mux 
       (.I0(\mem_reg[67][26]_srl32_n_0 ),
        .I1(\mem_reg[67][26]_srl32__0_n_0 ),
        .O(\mem_reg[67][26]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [26]),
        .Q(\mem_reg[67][26]_srl32_n_0 ),
        .Q31(\mem_reg[67][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32_n_1 ),
        .Q(\mem_reg[67][26]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][26]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32__0_n_1 ),
        .Q(\mem_reg[67][26]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][27]_mux 
       (.I0(\mem_reg[67][27]_srl32_n_0 ),
        .I1(\mem_reg[67][27]_srl32__0_n_0 ),
        .O(\mem_reg[67][27]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [27]),
        .Q(\mem_reg[67][27]_srl32_n_0 ),
        .Q31(\mem_reg[67][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32_n_1 ),
        .Q(\mem_reg[67][27]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][27]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32__0_n_1 ),
        .Q(\mem_reg[67][27]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][28]_mux 
       (.I0(\mem_reg[67][28]_srl32_n_0 ),
        .I1(\mem_reg[67][28]_srl32__0_n_0 ),
        .O(\mem_reg[67][28]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [28]),
        .Q(\mem_reg[67][28]_srl32_n_0 ),
        .Q31(\mem_reg[67][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32_n_1 ),
        .Q(\mem_reg[67][28]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][28]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32__0_n_1 ),
        .Q(\mem_reg[67][28]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][29]_mux 
       (.I0(\mem_reg[67][29]_srl32_n_0 ),
        .I1(\mem_reg[67][29]_srl32__0_n_0 ),
        .O(\mem_reg[67][29]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [29]),
        .Q(\mem_reg[67][29]_srl32_n_0 ),
        .Q31(\mem_reg[67][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32_n_1 ),
        .Q(\mem_reg[67][29]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][29]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32__0_n_1 ),
        .Q(\mem_reg[67][29]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][2]_mux 
       (.I0(\mem_reg[67][2]_srl32_n_0 ),
        .I1(\mem_reg[67][2]_srl32__0_n_0 ),
        .O(\mem_reg[67][2]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [2]),
        .Q(\mem_reg[67][2]_srl32_n_0 ),
        .Q31(\mem_reg[67][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32_n_1 ),
        .Q(\mem_reg[67][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32__0_n_1 ),
        .Q(\mem_reg[67][2]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][30]_mux 
       (.I0(\mem_reg[67][30]_srl32_n_0 ),
        .I1(\mem_reg[67][30]_srl32__0_n_0 ),
        .O(\mem_reg[67][30]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [30]),
        .Q(\mem_reg[67][30]_srl32_n_0 ),
        .Q31(\mem_reg[67][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32_n_1 ),
        .Q(\mem_reg[67][30]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][30]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32__0_n_1 ),
        .Q(\mem_reg[67][30]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][31]_mux 
       (.I0(\mem_reg[67][31]_srl32_n_0 ),
        .I1(\mem_reg[67][31]_srl32__0_n_0 ),
        .O(\mem_reg[67][31]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [31]),
        .Q(\mem_reg[67][31]_srl32_n_0 ),
        .Q31(\mem_reg[67][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32_n_1 ),
        .Q(\mem_reg[67][31]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][31]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32__0_n_1 ),
        .Q(\mem_reg[67][31]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][32]_mux 
       (.I0(\mem_reg[67][32]_srl32_n_0 ),
        .I1(\mem_reg[67][32]_srl32__0_n_0 ),
        .O(\mem_reg[67][32]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [32]),
        .Q(\mem_reg[67][32]_srl32_n_0 ),
        .Q31(\mem_reg[67][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32_n_1 ),
        .Q(\mem_reg[67][32]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][32]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32__0_n_1 ),
        .Q(\mem_reg[67][32]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][33]_mux 
       (.I0(\mem_reg[67][33]_srl32_n_0 ),
        .I1(\mem_reg[67][33]_srl32__0_n_0 ),
        .O(\mem_reg[67][33]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [33]),
        .Q(\mem_reg[67][33]_srl32_n_0 ),
        .Q31(\mem_reg[67][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32_n_1 ),
        .Q(\mem_reg[67][33]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][33]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32__0_n_1 ),
        .Q(\mem_reg[67][33]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][34]_mux 
       (.I0(\mem_reg[67][34]_srl32_n_0 ),
        .I1(\mem_reg[67][34]_srl32__0_n_0 ),
        .O(\mem_reg[67][34]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [34]),
        .Q(\mem_reg[67][34]_srl32_n_0 ),
        .Q31(\mem_reg[67][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32_n_1 ),
        .Q(\mem_reg[67][34]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][34]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32__0_n_1 ),
        .Q(\mem_reg[67][34]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][35]_mux 
       (.I0(\mem_reg[67][35]_srl32_n_0 ),
        .I1(\mem_reg[67][35]_srl32__0_n_0 ),
        .O(\mem_reg[67][35]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [35]),
        .Q(\mem_reg[67][35]_srl32_n_0 ),
        .Q31(\mem_reg[67][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32_n_1 ),
        .Q(\mem_reg[67][35]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][35]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32__0_n_1 ),
        .Q(\mem_reg[67][35]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][36]_mux 
       (.I0(\mem_reg[67][36]_srl32_n_0 ),
        .I1(\mem_reg[67][36]_srl32__0_n_0 ),
        .O(\mem_reg[67][36]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [36]),
        .Q(\mem_reg[67][36]_srl32_n_0 ),
        .Q31(\mem_reg[67][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32_n_1 ),
        .Q(\mem_reg[67][36]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][36]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32__0_n_1 ),
        .Q(\mem_reg[67][36]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][37]_mux 
       (.I0(\mem_reg[67][37]_srl32_n_0 ),
        .I1(\mem_reg[67][37]_srl32__0_n_0 ),
        .O(\mem_reg[67][37]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [37]),
        .Q(\mem_reg[67][37]_srl32_n_0 ),
        .Q31(\mem_reg[67][37]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32_n_1 ),
        .Q(\mem_reg[67][37]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][37]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32__0_n_1 ),
        .Q(\mem_reg[67][37]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][38]_mux 
       (.I0(\mem_reg[67][38]_srl32_n_0 ),
        .I1(\mem_reg[67][38]_srl32__0_n_0 ),
        .O(\mem_reg[67][38]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [38]),
        .Q(\mem_reg[67][38]_srl32_n_0 ),
        .Q31(\mem_reg[67][38]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32_n_1 ),
        .Q(\mem_reg[67][38]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][38]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32__0_n_1 ),
        .Q(\mem_reg[67][38]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][39]_mux 
       (.I0(\mem_reg[67][39]_srl32_n_0 ),
        .I1(\mem_reg[67][39]_srl32__0_n_0 ),
        .O(\mem_reg[67][39]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [39]),
        .Q(\mem_reg[67][39]_srl32_n_0 ),
        .Q31(\mem_reg[67][39]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32_n_1 ),
        .Q(\mem_reg[67][39]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][39]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32__0_n_1 ),
        .Q(\mem_reg[67][39]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][3]_mux 
       (.I0(\mem_reg[67][3]_srl32_n_0 ),
        .I1(\mem_reg[67][3]_srl32__0_n_0 ),
        .O(\mem_reg[67][3]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [3]),
        .Q(\mem_reg[67][3]_srl32_n_0 ),
        .Q31(\mem_reg[67][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32_n_1 ),
        .Q(\mem_reg[67][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32__0_n_1 ),
        .Q(\mem_reg[67][3]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][40]_mux 
       (.I0(\mem_reg[67][40]_srl32_n_0 ),
        .I1(\mem_reg[67][40]_srl32__0_n_0 ),
        .O(\mem_reg[67][40]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [40]),
        .Q(\mem_reg[67][40]_srl32_n_0 ),
        .Q31(\mem_reg[67][40]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32_n_1 ),
        .Q(\mem_reg[67][40]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][40]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32__0_n_1 ),
        .Q(\mem_reg[67][40]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][41]_mux 
       (.I0(\mem_reg[67][41]_srl32_n_0 ),
        .I1(\mem_reg[67][41]_srl32__0_n_0 ),
        .O(\mem_reg[67][41]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [41]),
        .Q(\mem_reg[67][41]_srl32_n_0 ),
        .Q31(\mem_reg[67][41]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32_n_1 ),
        .Q(\mem_reg[67][41]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][41]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32__0_n_1 ),
        .Q(\mem_reg[67][41]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][42]_mux 
       (.I0(\mem_reg[67][42]_srl32_n_0 ),
        .I1(\mem_reg[67][42]_srl32__0_n_0 ),
        .O(\mem_reg[67][42]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [42]),
        .Q(\mem_reg[67][42]_srl32_n_0 ),
        .Q31(\mem_reg[67][42]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32_n_1 ),
        .Q(\mem_reg[67][42]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][42]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32__0_n_1 ),
        .Q(\mem_reg[67][42]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][43]_mux 
       (.I0(\mem_reg[67][43]_srl32_n_0 ),
        .I1(\mem_reg[67][43]_srl32__0_n_0 ),
        .O(\mem_reg[67][43]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [43]),
        .Q(\mem_reg[67][43]_srl32_n_0 ),
        .Q31(\mem_reg[67][43]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32_n_1 ),
        .Q(\mem_reg[67][43]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][43]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32__0_n_1 ),
        .Q(\mem_reg[67][43]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][44]_mux 
       (.I0(\mem_reg[67][44]_srl32_n_0 ),
        .I1(\mem_reg[67][44]_srl32__0_n_0 ),
        .O(\mem_reg[67][44]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [44]),
        .Q(\mem_reg[67][44]_srl32_n_0 ),
        .Q31(\mem_reg[67][44]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32_n_1 ),
        .Q(\mem_reg[67][44]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][44]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32__0_n_1 ),
        .Q(\mem_reg[67][44]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][45]_mux 
       (.I0(\mem_reg[67][45]_srl32_n_0 ),
        .I1(\mem_reg[67][45]_srl32__0_n_0 ),
        .O(\mem_reg[67][45]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [45]),
        .Q(\mem_reg[67][45]_srl32_n_0 ),
        .Q31(\mem_reg[67][45]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32_n_1 ),
        .Q(\mem_reg[67][45]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][45]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32__0_n_1 ),
        .Q(\mem_reg[67][45]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][46]_mux 
       (.I0(\mem_reg[67][46]_srl32_n_0 ),
        .I1(\mem_reg[67][46]_srl32__0_n_0 ),
        .O(\mem_reg[67][46]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [46]),
        .Q(\mem_reg[67][46]_srl32_n_0 ),
        .Q31(\mem_reg[67][46]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32_n_1 ),
        .Q(\mem_reg[67][46]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][46]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32__0_n_1 ),
        .Q(\mem_reg[67][46]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][47]_mux 
       (.I0(\mem_reg[67][47]_srl32_n_0 ),
        .I1(\mem_reg[67][47]_srl32__0_n_0 ),
        .O(\mem_reg[67][47]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [47]),
        .Q(\mem_reg[67][47]_srl32_n_0 ),
        .Q31(\mem_reg[67][47]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32_n_1 ),
        .Q(\mem_reg[67][47]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][47]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32__0_n_1 ),
        .Q(\mem_reg[67][47]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][48]_mux 
       (.I0(\mem_reg[67][48]_srl32_n_0 ),
        .I1(\mem_reg[67][48]_srl32__0_n_0 ),
        .O(\mem_reg[67][48]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [48]),
        .Q(\mem_reg[67][48]_srl32_n_0 ),
        .Q31(\mem_reg[67][48]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32_n_1 ),
        .Q(\mem_reg[67][48]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][48]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32__0_n_1 ),
        .Q(\mem_reg[67][48]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][49]_mux 
       (.I0(\mem_reg[67][49]_srl32_n_0 ),
        .I1(\mem_reg[67][49]_srl32__0_n_0 ),
        .O(\mem_reg[67][49]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [49]),
        .Q(\mem_reg[67][49]_srl32_n_0 ),
        .Q31(\mem_reg[67][49]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32_n_1 ),
        .Q(\mem_reg[67][49]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][49]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32__0_n_1 ),
        .Q(\mem_reg[67][49]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][4]_mux 
       (.I0(\mem_reg[67][4]_srl32_n_0 ),
        .I1(\mem_reg[67][4]_srl32__0_n_0 ),
        .O(\mem_reg[67][4]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [4]),
        .Q(\mem_reg[67][4]_srl32_n_0 ),
        .Q31(\mem_reg[67][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32_n_1 ),
        .Q(\mem_reg[67][4]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][4]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32__0_n_1 ),
        .Q(\mem_reg[67][4]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][50]_mux 
       (.I0(\mem_reg[67][50]_srl32_n_0 ),
        .I1(\mem_reg[67][50]_srl32__0_n_0 ),
        .O(\mem_reg[67][50]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [50]),
        .Q(\mem_reg[67][50]_srl32_n_0 ),
        .Q31(\mem_reg[67][50]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32_n_1 ),
        .Q(\mem_reg[67][50]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][50]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32__0_n_1 ),
        .Q(\mem_reg[67][50]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][51]_mux 
       (.I0(\mem_reg[67][51]_srl32_n_0 ),
        .I1(\mem_reg[67][51]_srl32__0_n_0 ),
        .O(\mem_reg[67][51]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [51]),
        .Q(\mem_reg[67][51]_srl32_n_0 ),
        .Q31(\mem_reg[67][51]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32_n_1 ),
        .Q(\mem_reg[67][51]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][51]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32__0_n_1 ),
        .Q(\mem_reg[67][51]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][52]_mux 
       (.I0(\mem_reg[67][52]_srl32_n_0 ),
        .I1(\mem_reg[67][52]_srl32__0_n_0 ),
        .O(\mem_reg[67][52]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [52]),
        .Q(\mem_reg[67][52]_srl32_n_0 ),
        .Q31(\mem_reg[67][52]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32_n_1 ),
        .Q(\mem_reg[67][52]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][52]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32__0_n_1 ),
        .Q(\mem_reg[67][52]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][53]_mux 
       (.I0(\mem_reg[67][53]_srl32_n_0 ),
        .I1(\mem_reg[67][53]_srl32__0_n_0 ),
        .O(\mem_reg[67][53]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [53]),
        .Q(\mem_reg[67][53]_srl32_n_0 ),
        .Q31(\mem_reg[67][53]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32_n_1 ),
        .Q(\mem_reg[67][53]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][53]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32__0_n_1 ),
        .Q(\mem_reg[67][53]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][54]_mux 
       (.I0(\mem_reg[67][54]_srl32_n_0 ),
        .I1(\mem_reg[67][54]_srl32__0_n_0 ),
        .O(\mem_reg[67][54]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [54]),
        .Q(\mem_reg[67][54]_srl32_n_0 ),
        .Q31(\mem_reg[67][54]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32_n_1 ),
        .Q(\mem_reg[67][54]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][54]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32__0_n_1 ),
        .Q(\mem_reg[67][54]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][55]_mux 
       (.I0(\mem_reg[67][55]_srl32_n_0 ),
        .I1(\mem_reg[67][55]_srl32__0_n_0 ),
        .O(\mem_reg[67][55]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [55]),
        .Q(\mem_reg[67][55]_srl32_n_0 ),
        .Q31(\mem_reg[67][55]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32_n_1 ),
        .Q(\mem_reg[67][55]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][55]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32__0_n_1 ),
        .Q(\mem_reg[67][55]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][56]_mux 
       (.I0(\mem_reg[67][56]_srl32_n_0 ),
        .I1(\mem_reg[67][56]_srl32__0_n_0 ),
        .O(\mem_reg[67][56]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [56]),
        .Q(\mem_reg[67][56]_srl32_n_0 ),
        .Q31(\mem_reg[67][56]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32_n_1 ),
        .Q(\mem_reg[67][56]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][56]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32__0_n_1 ),
        .Q(\mem_reg[67][56]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][57]_mux 
       (.I0(\mem_reg[67][57]_srl32_n_0 ),
        .I1(\mem_reg[67][57]_srl32__0_n_0 ),
        .O(\mem_reg[67][57]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [57]),
        .Q(\mem_reg[67][57]_srl32_n_0 ),
        .Q31(\mem_reg[67][57]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32_n_1 ),
        .Q(\mem_reg[67][57]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][57]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32__0_n_1 ),
        .Q(\mem_reg[67][57]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][58]_mux 
       (.I0(\mem_reg[67][58]_srl32_n_0 ),
        .I1(\mem_reg[67][58]_srl32__0_n_0 ),
        .O(\mem_reg[67][58]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [58]),
        .Q(\mem_reg[67][58]_srl32_n_0 ),
        .Q31(\mem_reg[67][58]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32_n_1 ),
        .Q(\mem_reg[67][58]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][58]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32__0_n_1 ),
        .Q(\mem_reg[67][58]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][59]_mux 
       (.I0(\mem_reg[67][59]_srl32_n_0 ),
        .I1(\mem_reg[67][59]_srl32__0_n_0 ),
        .O(\mem_reg[67][59]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [59]),
        .Q(\mem_reg[67][59]_srl32_n_0 ),
        .Q31(\mem_reg[67][59]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32_n_1 ),
        .Q(\mem_reg[67][59]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][59]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32__0_n_1 ),
        .Q(\mem_reg[67][59]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][5]_mux 
       (.I0(\mem_reg[67][5]_srl32_n_0 ),
        .I1(\mem_reg[67][5]_srl32__0_n_0 ),
        .O(\mem_reg[67][5]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [5]),
        .Q(\mem_reg[67][5]_srl32_n_0 ),
        .Q31(\mem_reg[67][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32_n_1 ),
        .Q(\mem_reg[67][5]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][5]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32__0_n_1 ),
        .Q(\mem_reg[67][5]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][60]_mux 
       (.I0(\mem_reg[67][60]_srl32_n_0 ),
        .I1(\mem_reg[67][60]_srl32__0_n_0 ),
        .O(\mem_reg[67][60]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [60]),
        .Q(\mem_reg[67][60]_srl32_n_0 ),
        .Q31(\mem_reg[67][60]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32_n_1 ),
        .Q(\mem_reg[67][60]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][60]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32__0_n_1 ),
        .Q(\mem_reg[67][60]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][61]_mux 
       (.I0(\mem_reg[67][61]_srl32_n_0 ),
        .I1(\mem_reg[67][61]_srl32__0_n_0 ),
        .O(\mem_reg[67][61]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [61]),
        .Q(\mem_reg[67][61]_srl32_n_0 ),
        .Q31(\mem_reg[67][61]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32_n_1 ),
        .Q(\mem_reg[67][61]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][61]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32__0_n_1 ),
        .Q(\mem_reg[67][61]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][64]_mux 
       (.I0(\mem_reg[67][64]_srl32_n_0 ),
        .I1(\mem_reg[67][64]_srl32__0_n_0 ),
        .O(\mem_reg[67][64]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [62]),
        .Q(\mem_reg[67][64]_srl32_n_0 ),
        .Q31(\mem_reg[67][64]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32_n_1 ),
        .Q(\mem_reg[67][64]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][64]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32__0_n_1 ),
        .Q(\mem_reg[67][64]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][65]_mux 
       (.I0(\mem_reg[67][65]_srl32_n_0 ),
        .I1(\mem_reg[67][65]_srl32__0_n_0 ),
        .O(\mem_reg[67][65]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [63]),
        .Q(\mem_reg[67][65]_srl32_n_0 ),
        .Q31(\mem_reg[67][65]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32_n_1 ),
        .Q(\mem_reg[67][65]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][65]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32__0_n_1 ),
        .Q(\mem_reg[67][65]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][66]_mux 
       (.I0(\mem_reg[67][66]_srl32_n_0 ),
        .I1(\mem_reg[67][66]_srl32__0_n_0 ),
        .O(\mem_reg[67][66]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [64]),
        .Q(\mem_reg[67][66]_srl32_n_0 ),
        .Q31(\mem_reg[67][66]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32_n_1 ),
        .Q(\mem_reg[67][66]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][66]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32__0_n_1 ),
        .Q(\mem_reg[67][66]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][67]_mux 
       (.I0(\mem_reg[67][67]_srl32_n_0 ),
        .I1(\mem_reg[67][67]_srl32__0_n_0 ),
        .O(\mem_reg[67][67]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [65]),
        .Q(\mem_reg[67][67]_srl32_n_0 ),
        .Q31(\mem_reg[67][67]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32_n_1 ),
        .Q(\mem_reg[67][67]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][67]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32__0_n_1 ),
        .Q(\mem_reg[67][67]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][68]_mux 
       (.I0(\mem_reg[67][68]_srl32_n_0 ),
        .I1(\mem_reg[67][68]_srl32__0_n_0 ),
        .O(\mem_reg[67][68]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [66]),
        .Q(\mem_reg[67][68]_srl32_n_0 ),
        .Q31(\mem_reg[67][68]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32_n_1 ),
        .Q(\mem_reg[67][68]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][68]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32__0_n_1 ),
        .Q(\mem_reg[67][68]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][69]_mux 
       (.I0(\mem_reg[67][69]_srl32_n_0 ),
        .I1(\mem_reg[67][69]_srl32__0_n_0 ),
        .O(\mem_reg[67][69]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [67]),
        .Q(\mem_reg[67][69]_srl32_n_0 ),
        .Q31(\mem_reg[67][69]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32_n_1 ),
        .Q(\mem_reg[67][69]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][69]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_n_1 ),
        .Q(\mem_reg[67][69]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][6]_mux 
       (.I0(\mem_reg[67][6]_srl32_n_0 ),
        .I1(\mem_reg[67][6]_srl32__0_n_0 ),
        .O(\mem_reg[67][6]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [6]),
        .Q(\mem_reg[67][6]_srl32_n_0 ),
        .Q31(\mem_reg[67][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32_n_1 ),
        .Q(\mem_reg[67][6]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][6]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32__0_n_1 ),
        .Q(\mem_reg[67][6]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][70]_mux 
       (.I0(\mem_reg[67][70]_srl32_n_0 ),
        .I1(\mem_reg[67][70]_srl32__0_n_0 ),
        .O(\mem_reg[67][70]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [68]),
        .Q(\mem_reg[67][70]_srl32_n_0 ),
        .Q31(\mem_reg[67][70]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32_n_1 ),
        .Q(\mem_reg[67][70]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][70]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32__0_n_1 ),
        .Q(\mem_reg[67][70]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][71]_mux 
       (.I0(\mem_reg[67][71]_srl32_n_0 ),
        .I1(\mem_reg[67][71]_srl32__0_n_0 ),
        .O(\mem_reg[67][71]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [69]),
        .Q(\mem_reg[67][71]_srl32_n_0 ),
        .Q31(\mem_reg[67][71]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32_n_1 ),
        .Q(\mem_reg[67][71]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][71]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32__0_n_1 ),
        .Q(\mem_reg[67][71]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][72]_mux 
       (.I0(\mem_reg[67][72]_srl32_n_0 ),
        .I1(\mem_reg[67][72]_srl32__0_n_0 ),
        .O(\mem_reg[67][72]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [70]),
        .Q(\mem_reg[67][72]_srl32_n_0 ),
        .Q31(\mem_reg[67][72]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32_n_1 ),
        .Q(\mem_reg[67][72]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][72]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32__0_n_1 ),
        .Q(\mem_reg[67][72]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][73]_mux 
       (.I0(\mem_reg[67][73]_srl32_n_0 ),
        .I1(\mem_reg[67][73]_srl32__0_n_0 ),
        .O(\mem_reg[67][73]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [71]),
        .Q(\mem_reg[67][73]_srl32_n_0 ),
        .Q31(\mem_reg[67][73]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32_n_1 ),
        .Q(\mem_reg[67][73]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][73]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32__0_n_1 ),
        .Q(\mem_reg[67][73]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][74]_mux 
       (.I0(\mem_reg[67][74]_srl32_n_0 ),
        .I1(\mem_reg[67][74]_srl32__0_n_0 ),
        .O(\mem_reg[67][74]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [72]),
        .Q(\mem_reg[67][74]_srl32_n_0 ),
        .Q31(\mem_reg[67][74]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32_n_1 ),
        .Q(\mem_reg[67][74]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][74]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32__0_n_1 ),
        .Q(\mem_reg[67][74]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][75]_mux 
       (.I0(\mem_reg[67][75]_srl32_n_0 ),
        .I1(\mem_reg[67][75]_srl32__0_n_0 ),
        .O(\mem_reg[67][75]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [73]),
        .Q(\mem_reg[67][75]_srl32_n_0 ),
        .Q31(\mem_reg[67][75]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32_n_1 ),
        .Q(\mem_reg[67][75]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][75]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32__0_n_1 ),
        .Q(\mem_reg[67][75]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][76]_mux 
       (.I0(\mem_reg[67][76]_srl32_n_0 ),
        .I1(\mem_reg[67][76]_srl32__0_n_0 ),
        .O(\mem_reg[67][76]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [74]),
        .Q(\mem_reg[67][76]_srl32_n_0 ),
        .Q31(\mem_reg[67][76]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32_n_1 ),
        .Q(\mem_reg[67][76]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][76]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32__0_n_1 ),
        .Q(\mem_reg[67][76]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][77]_mux 
       (.I0(\mem_reg[67][77]_srl32_n_0 ),
        .I1(\mem_reg[67][77]_srl32__0_n_0 ),
        .O(\mem_reg[67][77]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [75]),
        .Q(\mem_reg[67][77]_srl32_n_0 ),
        .Q31(\mem_reg[67][77]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32_n_1 ),
        .Q(\mem_reg[67][77]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][77]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32__0_n_1 ),
        .Q(\mem_reg[67][77]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][78]_mux 
       (.I0(\mem_reg[67][78]_srl32_n_0 ),
        .I1(\mem_reg[67][78]_srl32__0_n_0 ),
        .O(\mem_reg[67][78]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [76]),
        .Q(\mem_reg[67][78]_srl32_n_0 ),
        .Q31(\mem_reg[67][78]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32_n_1 ),
        .Q(\mem_reg[67][78]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][78]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32__0_n_1 ),
        .Q(\mem_reg[67][78]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][79]_mux 
       (.I0(\mem_reg[67][79]_srl32_n_0 ),
        .I1(\mem_reg[67][79]_srl32__0_n_0 ),
        .O(\mem_reg[67][79]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [77]),
        .Q(\mem_reg[67][79]_srl32_n_0 ),
        .Q31(\mem_reg[67][79]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32_n_1 ),
        .Q(\mem_reg[67][79]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][79]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32__0_n_1 ),
        .Q(\mem_reg[67][79]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][7]_mux 
       (.I0(\mem_reg[67][7]_srl32_n_0 ),
        .I1(\mem_reg[67][7]_srl32__0_n_0 ),
        .O(\mem_reg[67][7]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [7]),
        .Q(\mem_reg[67][7]_srl32_n_0 ),
        .Q31(\mem_reg[67][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32_n_1 ),
        .Q(\mem_reg[67][7]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][7]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32__0_n_1 ),
        .Q(\mem_reg[67][7]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][80]_mux 
       (.I0(\mem_reg[67][80]_srl32_n_0 ),
        .I1(\mem_reg[67][80]_srl32__0_n_0 ),
        .O(\mem_reg[67][80]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [78]),
        .Q(\mem_reg[67][80]_srl32_n_0 ),
        .Q31(\mem_reg[67][80]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32_n_1 ),
        .Q(\mem_reg[67][80]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][80]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32__0_n_1 ),
        .Q(\mem_reg[67][80]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][81]_mux 
       (.I0(\mem_reg[67][81]_srl32_n_0 ),
        .I1(\mem_reg[67][81]_srl32__0_n_0 ),
        .O(\mem_reg[67][81]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [79]),
        .Q(\mem_reg[67][81]_srl32_n_0 ),
        .Q31(\mem_reg[67][81]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32_n_1 ),
        .Q(\mem_reg[67][81]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][81]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32__0_n_1 ),
        .Q(\mem_reg[67][81]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][82]_mux 
       (.I0(\mem_reg[67][82]_srl32_n_0 ),
        .I1(\mem_reg[67][82]_srl32__0_n_0 ),
        .O(\mem_reg[67][82]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [80]),
        .Q(\mem_reg[67][82]_srl32_n_0 ),
        .Q31(\mem_reg[67][82]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32_n_1 ),
        .Q(\mem_reg[67][82]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][82]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32__0_n_1 ),
        .Q(\mem_reg[67][82]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][83]_mux 
       (.I0(\mem_reg[67][83]_srl32_n_0 ),
        .I1(\mem_reg[67][83]_srl32__0_n_0 ),
        .O(\mem_reg[67][83]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [81]),
        .Q(\mem_reg[67][83]_srl32_n_0 ),
        .Q31(\mem_reg[67][83]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32_n_1 ),
        .Q(\mem_reg[67][83]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][83]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32__0_n_1 ),
        .Q(\mem_reg[67][83]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][84]_mux 
       (.I0(\mem_reg[67][84]_srl32_n_0 ),
        .I1(\mem_reg[67][84]_srl32__0_n_0 ),
        .O(\mem_reg[67][84]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [82]),
        .Q(\mem_reg[67][84]_srl32_n_0 ),
        .Q31(\mem_reg[67][84]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32_n_1 ),
        .Q(\mem_reg[67][84]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][84]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32__0_n_1 ),
        .Q(\mem_reg[67][84]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][85]_mux 
       (.I0(\mem_reg[67][85]_srl32_n_0 ),
        .I1(\mem_reg[67][85]_srl32__0_n_0 ),
        .O(\mem_reg[67][85]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [83]),
        .Q(\mem_reg[67][85]_srl32_n_0 ),
        .Q31(\mem_reg[67][85]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32_n_1 ),
        .Q(\mem_reg[67][85]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][85]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32__0_n_1 ),
        .Q(\mem_reg[67][85]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][86]_mux 
       (.I0(\mem_reg[67][86]_srl32_n_0 ),
        .I1(\mem_reg[67][86]_srl32__0_n_0 ),
        .O(\mem_reg[67][86]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [84]),
        .Q(\mem_reg[67][86]_srl32_n_0 ),
        .Q31(\mem_reg[67][86]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32_n_1 ),
        .Q(\mem_reg[67][86]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][86]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32__0_n_1 ),
        .Q(\mem_reg[67][86]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][87]_mux 
       (.I0(\mem_reg[67][87]_srl32_n_0 ),
        .I1(\mem_reg[67][87]_srl32__0_n_0 ),
        .O(\mem_reg[67][87]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [85]),
        .Q(\mem_reg[67][87]_srl32_n_0 ),
        .Q31(\mem_reg[67][87]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32_n_1 ),
        .Q(\mem_reg[67][87]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][87]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32__0_n_1 ),
        .Q(\mem_reg[67][87]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][88]_mux 
       (.I0(\mem_reg[67][88]_srl32_n_0 ),
        .I1(\mem_reg[67][88]_srl32__0_n_0 ),
        .O(\mem_reg[67][88]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [86]),
        .Q(\mem_reg[67][88]_srl32_n_0 ),
        .Q31(\mem_reg[67][88]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32_n_1 ),
        .Q(\mem_reg[67][88]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][88]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32__0_n_1 ),
        .Q(\mem_reg[67][88]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][89]_mux 
       (.I0(\mem_reg[67][89]_srl32_n_0 ),
        .I1(\mem_reg[67][89]_srl32__0_n_0 ),
        .O(\mem_reg[67][89]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [87]),
        .Q(\mem_reg[67][89]_srl32_n_0 ),
        .Q31(\mem_reg[67][89]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32_n_1 ),
        .Q(\mem_reg[67][89]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][89]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32__0_n_1 ),
        .Q(\mem_reg[67][89]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][8]_mux 
       (.I0(\mem_reg[67][8]_srl32_n_0 ),
        .I1(\mem_reg[67][8]_srl32__0_n_0 ),
        .O(\mem_reg[67][8]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [8]),
        .Q(\mem_reg[67][8]_srl32_n_0 ),
        .Q31(\mem_reg[67][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32_n_1 ),
        .Q(\mem_reg[67][8]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][8]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32__0_n_1 ),
        .Q(\mem_reg[67][8]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][90]_mux 
       (.I0(\mem_reg[67][90]_srl32_n_0 ),
        .I1(\mem_reg[67][90]_srl32__0_n_0 ),
        .O(\mem_reg[67][90]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [88]),
        .Q(\mem_reg[67][90]_srl32_n_0 ),
        .Q31(\mem_reg[67][90]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32_n_1 ),
        .Q(\mem_reg[67][90]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][90]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32__0_n_1 ),
        .Q(\mem_reg[67][90]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][91]_mux 
       (.I0(\mem_reg[67][91]_srl32_n_0 ),
        .I1(\mem_reg[67][91]_srl32__0_n_0 ),
        .O(\mem_reg[67][91]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [89]),
        .Q(\mem_reg[67][91]_srl32_n_0 ),
        .Q31(\mem_reg[67][91]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32_n_1 ),
        .Q(\mem_reg[67][91]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][91]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32__0_n_1 ),
        .Q(\mem_reg[67][91]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][92]_mux 
       (.I0(\mem_reg[67][92]_srl32_n_0 ),
        .I1(\mem_reg[67][92]_srl32__0_n_0 ),
        .O(\mem_reg[67][92]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [90]),
        .Q(\mem_reg[67][92]_srl32_n_0 ),
        .Q31(\mem_reg[67][92]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32_n_1 ),
        .Q(\mem_reg[67][92]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][92]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32__0_n_1 ),
        .Q(\mem_reg[67][92]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][93]_mux 
       (.I0(\mem_reg[67][93]_srl32_n_0 ),
        .I1(\mem_reg[67][93]_srl32__0_n_0 ),
        .O(\mem_reg[67][93]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [91]),
        .Q(\mem_reg[67][93]_srl32_n_0 ),
        .Q31(\mem_reg[67][93]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32_n_1 ),
        .Q(\mem_reg[67][93]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][93]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32__0_n_1 ),
        .Q(\mem_reg[67][93]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][94]_mux 
       (.I0(\mem_reg[67][94]_srl32_n_0 ),
        .I1(\mem_reg[67][94]_srl32__0_n_0 ),
        .O(\mem_reg[67][94]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [92]),
        .Q(\mem_reg[67][94]_srl32_n_0 ),
        .Q31(\mem_reg[67][94]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32_n_1 ),
        .Q(\mem_reg[67][94]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][94]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_n_1 ),
        .Q(\mem_reg[67][94]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][9]_mux 
       (.I0(\mem_reg[67][9]_srl32_n_0 ),
        .I1(\mem_reg[67][9]_srl32__0_n_0 ),
        .O(\mem_reg[67][9]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [9]),
        .Q(\mem_reg[67][9]_srl32_n_0 ),
        .Q31(\mem_reg[67][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__0 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32_n_1 ),
        .Q(\mem_reg[67][9]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][9]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__1 
       (.A(addr[4:0]),
        .CE(write_result_U0_m_axi_gmem0_AWVALID),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32__0_n_1 ),
        .Q(\mem_reg[67][9]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(\dout_reg[92]_0 [76]),
        .O(\dout_reg[78]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(\dout_reg[92]_0 [75]),
        .O(\dout_reg[78]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3
       (.I0(\dout_reg[92]_0 [74]),
        .O(\dout_reg[78]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4
       (.I0(\dout_reg[92]_0 [73]),
        .O(\dout_reg[78]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_5
       (.I0(\dout_reg[92]_0 [72]),
        .O(\dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_6
       (.I0(\dout_reg[92]_0 [71]),
        .O(\dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_7
       (.I0(\dout_reg[92]_0 [70]),
        .O(\dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_8
       (.I0(\dout_reg[92]_0 [69]),
        .O(\dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1
       (.I0(\dout_reg[92]_0 [84]),
        .O(\dout_reg[86]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2
       (.I0(\dout_reg[92]_0 [83]),
        .O(\dout_reg[86]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3
       (.I0(\dout_reg[92]_0 [82]),
        .O(\dout_reg[86]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4
       (.I0(\dout_reg[92]_0 [81]),
        .O(\dout_reg[86]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_5
       (.I0(\dout_reg[92]_0 [80]),
        .O(\dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_6
       (.I0(\dout_reg[92]_0 [79]),
        .O(\dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_7
       (.I0(\dout_reg[92]_0 [78]),
        .O(\dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_8
       (.I0(\dout_reg[92]_0 [77]),
        .O(\dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1
       (.I0(wreq_len[29]),
        .O(\dout_reg[93]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2
       (.I0(\dout_reg[92]_0 [90]),
        .O(\dout_reg[93]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3
       (.I0(\dout_reg[92]_0 [89]),
        .O(\dout_reg[93]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4
       (.I0(\dout_reg[92]_0 [88]),
        .O(\dout_reg[93]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_5
       (.I0(\dout_reg[92]_0 [87]),
        .O(\dout_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_6
       (.I0(\dout_reg[92]_0 [86]),
        .O(\dout_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_7
       (.I0(\dout_reg[92]_0 [85]),
        .O(\dout_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[92]_0 [68]),
        .O(\dout_reg[70]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[92]_0 [67]),
        .O(\dout_reg[70]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(\dout_reg[92]_0 [66]),
        .O(\dout_reg[70]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4
       (.I0(\dout_reg[92]_0 [65]),
        .O(\dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_5
       (.I0(\dout_reg[92]_0 [64]),
        .O(\dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_6
       (.I0(\dout_reg[92]_0 [63]),
        .O(\dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_7
       (.I0(\dout_reg[92]_0 [62]),
        .O(\dout_reg[70]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1
       (.I0(valid_length),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(full_n_reg));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl_7
   (pop,
    \dout_reg[92]_0 ,
    \dout_reg[78]_0 ,
    \dout_reg[70]_0 ,
    \dout_reg[86]_0 ,
    \dout_reg[93]_0 ,
    s_ready_t_reg,
    full_n_reg,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    E,
    gmem0_ARREADY,
    \ap_CS_fsm_reg[2] ,
    \mem_reg[67][94]_srl32__0_0 ,
    addr,
    ap_clk,
    Q,
    ap_rst_n_inv);
  output pop;
  output [90:0]\dout_reg[92]_0 ;
  output [7:0]\dout_reg[78]_0 ;
  output [6:0]\dout_reg[70]_0 ;
  output [7:0]\dout_reg[86]_0 ;
  output [6:0]\dout_reg[93]_0 ;
  output s_ready_t_reg;
  output full_n_reg;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input [0:0]E;
  input gmem0_ARREADY;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [92:0]\mem_reg[67][94]_srl32__0_0 ;
  input [5:0]addr;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [5:0]addr;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout[0]_i_1__0_n_0 ;
  wire \dout[10]_i_1__0_n_0 ;
  wire \dout[11]_i_1__0_n_0 ;
  wire \dout[12]_i_1__0_n_0 ;
  wire \dout[13]_i_1__0_n_0 ;
  wire \dout[14]_i_1__0_n_0 ;
  wire \dout[15]_i_1__0_n_0 ;
  wire \dout[16]_i_1__0_n_0 ;
  wire \dout[17]_i_1__0_n_0 ;
  wire \dout[18]_i_1__0_n_0 ;
  wire \dout[19]_i_1__0_n_0 ;
  wire \dout[1]_i_1__0_n_0 ;
  wire \dout[20]_i_1__0_n_0 ;
  wire \dout[21]_i_1__0_n_0 ;
  wire \dout[22]_i_1__0_n_0 ;
  wire \dout[23]_i_1__0_n_0 ;
  wire \dout[24]_i_1__0_n_0 ;
  wire \dout[25]_i_1__0_n_0 ;
  wire \dout[26]_i_1__0_n_0 ;
  wire \dout[27]_i_1__0_n_0 ;
  wire \dout[28]_i_1__0_n_0 ;
  wire \dout[29]_i_1__0_n_0 ;
  wire \dout[2]_i_1__0_n_0 ;
  wire \dout[30]_i_1__0_n_0 ;
  wire \dout[31]_i_1__0_n_0 ;
  wire \dout[32]_i_1__0_n_0 ;
  wire \dout[33]_i_1__0_n_0 ;
  wire \dout[34]_i_1__0_n_0 ;
  wire \dout[35]_i_1__0_n_0 ;
  wire \dout[36]_i_1__0_n_0 ;
  wire \dout[37]_i_1__0_n_0 ;
  wire \dout[38]_i_1__0_n_0 ;
  wire \dout[39]_i_1__0_n_0 ;
  wire \dout[3]_i_1__0_n_0 ;
  wire \dout[40]_i_1__0_n_0 ;
  wire \dout[41]_i_1__0_n_0 ;
  wire \dout[42]_i_1__0_n_0 ;
  wire \dout[43]_i_1__0_n_0 ;
  wire \dout[44]_i_1__0_n_0 ;
  wire \dout[45]_i_1__0_n_0 ;
  wire \dout[46]_i_1__0_n_0 ;
  wire \dout[47]_i_1__0_n_0 ;
  wire \dout[48]_i_1__0_n_0 ;
  wire \dout[49]_i_1__0_n_0 ;
  wire \dout[4]_i_1__0_n_0 ;
  wire \dout[50]_i_1__0_n_0 ;
  wire \dout[51]_i_1__0_n_0 ;
  wire \dout[52]_i_1__0_n_0 ;
  wire \dout[53]_i_1__0_n_0 ;
  wire \dout[54]_i_1__0_n_0 ;
  wire \dout[55]_i_1__0_n_0 ;
  wire \dout[56]_i_1__0_n_0 ;
  wire \dout[57]_i_1__0_n_0 ;
  wire \dout[58]_i_1__0_n_0 ;
  wire \dout[59]_i_1__0_n_0 ;
  wire \dout[5]_i_1__0_n_0 ;
  wire \dout[60]_i_1__0_n_0 ;
  wire \dout[61]_i_1__0_n_0 ;
  wire \dout[64]_i_1__0_n_0 ;
  wire \dout[65]_i_1__0_n_0 ;
  wire \dout[66]_i_1__0_n_0 ;
  wire \dout[67]_i_1__0_n_0 ;
  wire \dout[68]_i_1__0_n_0 ;
  wire \dout[69]_i_1__0_n_0 ;
  wire \dout[6]_i_1__0_n_0 ;
  wire \dout[70]_i_1__0_n_0 ;
  wire \dout[71]_i_1__0_n_0 ;
  wire \dout[72]_i_1__0_n_0 ;
  wire \dout[73]_i_1__0_n_0 ;
  wire \dout[74]_i_1__0_n_0 ;
  wire \dout[75]_i_1__0_n_0 ;
  wire \dout[76]_i_1__0_n_0 ;
  wire \dout[77]_i_1__0_n_0 ;
  wire \dout[78]_i_1__0_n_0 ;
  wire \dout[79]_i_1__0_n_0 ;
  wire \dout[7]_i_1__0_n_0 ;
  wire \dout[80]_i_1__0_n_0 ;
  wire \dout[81]_i_1__0_n_0 ;
  wire \dout[82]_i_1__0_n_0 ;
  wire \dout[83]_i_1__0_n_0 ;
  wire \dout[84]_i_1__0_n_0 ;
  wire \dout[85]_i_1__0_n_0 ;
  wire \dout[86]_i_1__0_n_0 ;
  wire \dout[87]_i_1__0_n_0 ;
  wire \dout[88]_i_1__0_n_0 ;
  wire \dout[89]_i_1__0_n_0 ;
  wire \dout[8]_i_1__0_n_0 ;
  wire \dout[90]_i_1__0_n_0 ;
  wire \dout[91]_i_1__0_n_0 ;
  wire \dout[92]_i_1__0_n_0 ;
  wire \dout[93]_i_1__0_n_0 ;
  wire \dout[94]_i_2__0_n_0 ;
  wire \dout[9]_i_1__0_n_0 ;
  wire \dout_reg[0]_0 ;
  wire [6:0]\dout_reg[70]_0 ;
  wire [7:0]\dout_reg[78]_0 ;
  wire [7:0]\dout_reg[86]_0 ;
  wire [90:0]\dout_reg[92]_0 ;
  wire [6:0]\dout_reg[93]_0 ;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire \mem_reg[67][0]_mux_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_1 ;
  wire \mem_reg[67][0]_srl32__1_n_0 ;
  wire \mem_reg[67][0]_srl32_n_0 ;
  wire \mem_reg[67][0]_srl32_n_1 ;
  wire \mem_reg[67][10]_mux_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_1 ;
  wire \mem_reg[67][10]_srl32__1_n_0 ;
  wire \mem_reg[67][10]_srl32_n_0 ;
  wire \mem_reg[67][10]_srl32_n_1 ;
  wire \mem_reg[67][11]_mux_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_1 ;
  wire \mem_reg[67][11]_srl32__1_n_0 ;
  wire \mem_reg[67][11]_srl32_n_0 ;
  wire \mem_reg[67][11]_srl32_n_1 ;
  wire \mem_reg[67][12]_mux_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_1 ;
  wire \mem_reg[67][12]_srl32__1_n_0 ;
  wire \mem_reg[67][12]_srl32_n_0 ;
  wire \mem_reg[67][12]_srl32_n_1 ;
  wire \mem_reg[67][13]_mux_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_1 ;
  wire \mem_reg[67][13]_srl32__1_n_0 ;
  wire \mem_reg[67][13]_srl32_n_0 ;
  wire \mem_reg[67][13]_srl32_n_1 ;
  wire \mem_reg[67][14]_mux_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_1 ;
  wire \mem_reg[67][14]_srl32__1_n_0 ;
  wire \mem_reg[67][14]_srl32_n_0 ;
  wire \mem_reg[67][14]_srl32_n_1 ;
  wire \mem_reg[67][15]_mux_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_1 ;
  wire \mem_reg[67][15]_srl32__1_n_0 ;
  wire \mem_reg[67][15]_srl32_n_0 ;
  wire \mem_reg[67][15]_srl32_n_1 ;
  wire \mem_reg[67][16]_mux_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_1 ;
  wire \mem_reg[67][16]_srl32__1_n_0 ;
  wire \mem_reg[67][16]_srl32_n_0 ;
  wire \mem_reg[67][16]_srl32_n_1 ;
  wire \mem_reg[67][17]_mux_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_1 ;
  wire \mem_reg[67][17]_srl32__1_n_0 ;
  wire \mem_reg[67][17]_srl32_n_0 ;
  wire \mem_reg[67][17]_srl32_n_1 ;
  wire \mem_reg[67][18]_mux_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_1 ;
  wire \mem_reg[67][18]_srl32__1_n_0 ;
  wire \mem_reg[67][18]_srl32_n_0 ;
  wire \mem_reg[67][18]_srl32_n_1 ;
  wire \mem_reg[67][19]_mux_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_1 ;
  wire \mem_reg[67][19]_srl32__1_n_0 ;
  wire \mem_reg[67][19]_srl32_n_0 ;
  wire \mem_reg[67][19]_srl32_n_1 ;
  wire \mem_reg[67][1]_mux_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_1 ;
  wire \mem_reg[67][1]_srl32__1_n_0 ;
  wire \mem_reg[67][1]_srl32_n_0 ;
  wire \mem_reg[67][1]_srl32_n_1 ;
  wire \mem_reg[67][20]_mux_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_1 ;
  wire \mem_reg[67][20]_srl32__1_n_0 ;
  wire \mem_reg[67][20]_srl32_n_0 ;
  wire \mem_reg[67][20]_srl32_n_1 ;
  wire \mem_reg[67][21]_mux_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_1 ;
  wire \mem_reg[67][21]_srl32__1_n_0 ;
  wire \mem_reg[67][21]_srl32_n_0 ;
  wire \mem_reg[67][21]_srl32_n_1 ;
  wire \mem_reg[67][22]_mux_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_1 ;
  wire \mem_reg[67][22]_srl32__1_n_0 ;
  wire \mem_reg[67][22]_srl32_n_0 ;
  wire \mem_reg[67][22]_srl32_n_1 ;
  wire \mem_reg[67][23]_mux_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_1 ;
  wire \mem_reg[67][23]_srl32__1_n_0 ;
  wire \mem_reg[67][23]_srl32_n_0 ;
  wire \mem_reg[67][23]_srl32_n_1 ;
  wire \mem_reg[67][24]_mux_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_1 ;
  wire \mem_reg[67][24]_srl32__1_n_0 ;
  wire \mem_reg[67][24]_srl32_n_0 ;
  wire \mem_reg[67][24]_srl32_n_1 ;
  wire \mem_reg[67][25]_mux_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_1 ;
  wire \mem_reg[67][25]_srl32__1_n_0 ;
  wire \mem_reg[67][25]_srl32_n_0 ;
  wire \mem_reg[67][25]_srl32_n_1 ;
  wire \mem_reg[67][26]_mux_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_1 ;
  wire \mem_reg[67][26]_srl32__1_n_0 ;
  wire \mem_reg[67][26]_srl32_n_0 ;
  wire \mem_reg[67][26]_srl32_n_1 ;
  wire \mem_reg[67][27]_mux_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_1 ;
  wire \mem_reg[67][27]_srl32__1_n_0 ;
  wire \mem_reg[67][27]_srl32_n_0 ;
  wire \mem_reg[67][27]_srl32_n_1 ;
  wire \mem_reg[67][28]_mux_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_1 ;
  wire \mem_reg[67][28]_srl32__1_n_0 ;
  wire \mem_reg[67][28]_srl32_n_0 ;
  wire \mem_reg[67][28]_srl32_n_1 ;
  wire \mem_reg[67][29]_mux_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_1 ;
  wire \mem_reg[67][29]_srl32__1_n_0 ;
  wire \mem_reg[67][29]_srl32_n_0 ;
  wire \mem_reg[67][29]_srl32_n_1 ;
  wire \mem_reg[67][2]_mux_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_1 ;
  wire \mem_reg[67][2]_srl32__1_n_0 ;
  wire \mem_reg[67][2]_srl32_n_0 ;
  wire \mem_reg[67][2]_srl32_n_1 ;
  wire \mem_reg[67][30]_mux_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_1 ;
  wire \mem_reg[67][30]_srl32__1_n_0 ;
  wire \mem_reg[67][30]_srl32_n_0 ;
  wire \mem_reg[67][30]_srl32_n_1 ;
  wire \mem_reg[67][31]_mux_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_1 ;
  wire \mem_reg[67][31]_srl32__1_n_0 ;
  wire \mem_reg[67][31]_srl32_n_0 ;
  wire \mem_reg[67][31]_srl32_n_1 ;
  wire \mem_reg[67][32]_mux_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_1 ;
  wire \mem_reg[67][32]_srl32__1_n_0 ;
  wire \mem_reg[67][32]_srl32_n_0 ;
  wire \mem_reg[67][32]_srl32_n_1 ;
  wire \mem_reg[67][33]_mux_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_1 ;
  wire \mem_reg[67][33]_srl32__1_n_0 ;
  wire \mem_reg[67][33]_srl32_n_0 ;
  wire \mem_reg[67][33]_srl32_n_1 ;
  wire \mem_reg[67][34]_mux_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_1 ;
  wire \mem_reg[67][34]_srl32__1_n_0 ;
  wire \mem_reg[67][34]_srl32_n_0 ;
  wire \mem_reg[67][34]_srl32_n_1 ;
  wire \mem_reg[67][35]_mux_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_1 ;
  wire \mem_reg[67][35]_srl32__1_n_0 ;
  wire \mem_reg[67][35]_srl32_n_0 ;
  wire \mem_reg[67][35]_srl32_n_1 ;
  wire \mem_reg[67][36]_mux_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_1 ;
  wire \mem_reg[67][36]_srl32__1_n_0 ;
  wire \mem_reg[67][36]_srl32_n_0 ;
  wire \mem_reg[67][36]_srl32_n_1 ;
  wire \mem_reg[67][37]_mux_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_1 ;
  wire \mem_reg[67][37]_srl32__1_n_0 ;
  wire \mem_reg[67][37]_srl32_n_0 ;
  wire \mem_reg[67][37]_srl32_n_1 ;
  wire \mem_reg[67][38]_mux_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_1 ;
  wire \mem_reg[67][38]_srl32__1_n_0 ;
  wire \mem_reg[67][38]_srl32_n_0 ;
  wire \mem_reg[67][38]_srl32_n_1 ;
  wire \mem_reg[67][39]_mux_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_1 ;
  wire \mem_reg[67][39]_srl32__1_n_0 ;
  wire \mem_reg[67][39]_srl32_n_0 ;
  wire \mem_reg[67][39]_srl32_n_1 ;
  wire \mem_reg[67][3]_mux_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_1 ;
  wire \mem_reg[67][3]_srl32__1_n_0 ;
  wire \mem_reg[67][3]_srl32_n_0 ;
  wire \mem_reg[67][3]_srl32_n_1 ;
  wire \mem_reg[67][40]_mux_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_1 ;
  wire \mem_reg[67][40]_srl32__1_n_0 ;
  wire \mem_reg[67][40]_srl32_n_0 ;
  wire \mem_reg[67][40]_srl32_n_1 ;
  wire \mem_reg[67][41]_mux_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_1 ;
  wire \mem_reg[67][41]_srl32__1_n_0 ;
  wire \mem_reg[67][41]_srl32_n_0 ;
  wire \mem_reg[67][41]_srl32_n_1 ;
  wire \mem_reg[67][42]_mux_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_1 ;
  wire \mem_reg[67][42]_srl32__1_n_0 ;
  wire \mem_reg[67][42]_srl32_n_0 ;
  wire \mem_reg[67][42]_srl32_n_1 ;
  wire \mem_reg[67][43]_mux_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_1 ;
  wire \mem_reg[67][43]_srl32__1_n_0 ;
  wire \mem_reg[67][43]_srl32_n_0 ;
  wire \mem_reg[67][43]_srl32_n_1 ;
  wire \mem_reg[67][44]_mux_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_1 ;
  wire \mem_reg[67][44]_srl32__1_n_0 ;
  wire \mem_reg[67][44]_srl32_n_0 ;
  wire \mem_reg[67][44]_srl32_n_1 ;
  wire \mem_reg[67][45]_mux_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_1 ;
  wire \mem_reg[67][45]_srl32__1_n_0 ;
  wire \mem_reg[67][45]_srl32_n_0 ;
  wire \mem_reg[67][45]_srl32_n_1 ;
  wire \mem_reg[67][46]_mux_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_1 ;
  wire \mem_reg[67][46]_srl32__1_n_0 ;
  wire \mem_reg[67][46]_srl32_n_0 ;
  wire \mem_reg[67][46]_srl32_n_1 ;
  wire \mem_reg[67][47]_mux_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_1 ;
  wire \mem_reg[67][47]_srl32__1_n_0 ;
  wire \mem_reg[67][47]_srl32_n_0 ;
  wire \mem_reg[67][47]_srl32_n_1 ;
  wire \mem_reg[67][48]_mux_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_1 ;
  wire \mem_reg[67][48]_srl32__1_n_0 ;
  wire \mem_reg[67][48]_srl32_n_0 ;
  wire \mem_reg[67][48]_srl32_n_1 ;
  wire \mem_reg[67][49]_mux_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_1 ;
  wire \mem_reg[67][49]_srl32__1_n_0 ;
  wire \mem_reg[67][49]_srl32_n_0 ;
  wire \mem_reg[67][49]_srl32_n_1 ;
  wire \mem_reg[67][4]_mux_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_1 ;
  wire \mem_reg[67][4]_srl32__1_n_0 ;
  wire \mem_reg[67][4]_srl32_n_0 ;
  wire \mem_reg[67][4]_srl32_n_1 ;
  wire \mem_reg[67][50]_mux_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_1 ;
  wire \mem_reg[67][50]_srl32__1_n_0 ;
  wire \mem_reg[67][50]_srl32_n_0 ;
  wire \mem_reg[67][50]_srl32_n_1 ;
  wire \mem_reg[67][51]_mux_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_1 ;
  wire \mem_reg[67][51]_srl32__1_n_0 ;
  wire \mem_reg[67][51]_srl32_n_0 ;
  wire \mem_reg[67][51]_srl32_n_1 ;
  wire \mem_reg[67][52]_mux_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_1 ;
  wire \mem_reg[67][52]_srl32__1_n_0 ;
  wire \mem_reg[67][52]_srl32_n_0 ;
  wire \mem_reg[67][52]_srl32_n_1 ;
  wire \mem_reg[67][53]_mux_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_1 ;
  wire \mem_reg[67][53]_srl32__1_n_0 ;
  wire \mem_reg[67][53]_srl32_n_0 ;
  wire \mem_reg[67][53]_srl32_n_1 ;
  wire \mem_reg[67][54]_mux_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_1 ;
  wire \mem_reg[67][54]_srl32__1_n_0 ;
  wire \mem_reg[67][54]_srl32_n_0 ;
  wire \mem_reg[67][54]_srl32_n_1 ;
  wire \mem_reg[67][55]_mux_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_1 ;
  wire \mem_reg[67][55]_srl32__1_n_0 ;
  wire \mem_reg[67][55]_srl32_n_0 ;
  wire \mem_reg[67][55]_srl32_n_1 ;
  wire \mem_reg[67][56]_mux_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_1 ;
  wire \mem_reg[67][56]_srl32__1_n_0 ;
  wire \mem_reg[67][56]_srl32_n_0 ;
  wire \mem_reg[67][56]_srl32_n_1 ;
  wire \mem_reg[67][57]_mux_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_1 ;
  wire \mem_reg[67][57]_srl32__1_n_0 ;
  wire \mem_reg[67][57]_srl32_n_0 ;
  wire \mem_reg[67][57]_srl32_n_1 ;
  wire \mem_reg[67][58]_mux_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_1 ;
  wire \mem_reg[67][58]_srl32__1_n_0 ;
  wire \mem_reg[67][58]_srl32_n_0 ;
  wire \mem_reg[67][58]_srl32_n_1 ;
  wire \mem_reg[67][59]_mux_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_1 ;
  wire \mem_reg[67][59]_srl32__1_n_0 ;
  wire \mem_reg[67][59]_srl32_n_0 ;
  wire \mem_reg[67][59]_srl32_n_1 ;
  wire \mem_reg[67][5]_mux_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_1 ;
  wire \mem_reg[67][5]_srl32__1_n_0 ;
  wire \mem_reg[67][5]_srl32_n_0 ;
  wire \mem_reg[67][5]_srl32_n_1 ;
  wire \mem_reg[67][60]_mux_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_1 ;
  wire \mem_reg[67][60]_srl32__1_n_0 ;
  wire \mem_reg[67][60]_srl32_n_0 ;
  wire \mem_reg[67][60]_srl32_n_1 ;
  wire \mem_reg[67][61]_mux_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_1 ;
  wire \mem_reg[67][61]_srl32__1_n_0 ;
  wire \mem_reg[67][61]_srl32_n_0 ;
  wire \mem_reg[67][61]_srl32_n_1 ;
  wire \mem_reg[67][64]_mux_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_1 ;
  wire \mem_reg[67][64]_srl32__1_n_0 ;
  wire \mem_reg[67][64]_srl32_n_0 ;
  wire \mem_reg[67][64]_srl32_n_1 ;
  wire \mem_reg[67][65]_mux_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_1 ;
  wire \mem_reg[67][65]_srl32__1_n_0 ;
  wire \mem_reg[67][65]_srl32_n_0 ;
  wire \mem_reg[67][65]_srl32_n_1 ;
  wire \mem_reg[67][66]_mux_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_1 ;
  wire \mem_reg[67][66]_srl32__1_n_0 ;
  wire \mem_reg[67][66]_srl32_n_0 ;
  wire \mem_reg[67][66]_srl32_n_1 ;
  wire \mem_reg[67][67]_mux_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_1 ;
  wire \mem_reg[67][67]_srl32__1_n_0 ;
  wire \mem_reg[67][67]_srl32_n_0 ;
  wire \mem_reg[67][67]_srl32_n_1 ;
  wire \mem_reg[67][68]_mux_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_1 ;
  wire \mem_reg[67][68]_srl32__1_n_0 ;
  wire \mem_reg[67][68]_srl32_n_0 ;
  wire \mem_reg[67][68]_srl32_n_1 ;
  wire \mem_reg[67][69]_mux_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_1 ;
  wire \mem_reg[67][69]_srl32__1_n_0 ;
  wire \mem_reg[67][69]_srl32_n_0 ;
  wire \mem_reg[67][69]_srl32_n_1 ;
  wire \mem_reg[67][6]_mux_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_1 ;
  wire \mem_reg[67][6]_srl32__1_n_0 ;
  wire \mem_reg[67][6]_srl32_n_0 ;
  wire \mem_reg[67][6]_srl32_n_1 ;
  wire \mem_reg[67][70]_mux_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_1 ;
  wire \mem_reg[67][70]_srl32__1_n_0 ;
  wire \mem_reg[67][70]_srl32_n_0 ;
  wire \mem_reg[67][70]_srl32_n_1 ;
  wire \mem_reg[67][71]_mux_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_1 ;
  wire \mem_reg[67][71]_srl32__1_n_0 ;
  wire \mem_reg[67][71]_srl32_n_0 ;
  wire \mem_reg[67][71]_srl32_n_1 ;
  wire \mem_reg[67][72]_mux_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_1 ;
  wire \mem_reg[67][72]_srl32__1_n_0 ;
  wire \mem_reg[67][72]_srl32_n_0 ;
  wire \mem_reg[67][72]_srl32_n_1 ;
  wire \mem_reg[67][73]_mux_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_1 ;
  wire \mem_reg[67][73]_srl32__1_n_0 ;
  wire \mem_reg[67][73]_srl32_n_0 ;
  wire \mem_reg[67][73]_srl32_n_1 ;
  wire \mem_reg[67][74]_mux_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_1 ;
  wire \mem_reg[67][74]_srl32__1_n_0 ;
  wire \mem_reg[67][74]_srl32_n_0 ;
  wire \mem_reg[67][74]_srl32_n_1 ;
  wire \mem_reg[67][75]_mux_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_1 ;
  wire \mem_reg[67][75]_srl32__1_n_0 ;
  wire \mem_reg[67][75]_srl32_n_0 ;
  wire \mem_reg[67][75]_srl32_n_1 ;
  wire \mem_reg[67][76]_mux_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_1 ;
  wire \mem_reg[67][76]_srl32__1_n_0 ;
  wire \mem_reg[67][76]_srl32_n_0 ;
  wire \mem_reg[67][76]_srl32_n_1 ;
  wire \mem_reg[67][77]_mux_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_1 ;
  wire \mem_reg[67][77]_srl32__1_n_0 ;
  wire \mem_reg[67][77]_srl32_n_0 ;
  wire \mem_reg[67][77]_srl32_n_1 ;
  wire \mem_reg[67][78]_mux_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_1 ;
  wire \mem_reg[67][78]_srl32__1_n_0 ;
  wire \mem_reg[67][78]_srl32_n_0 ;
  wire \mem_reg[67][78]_srl32_n_1 ;
  wire \mem_reg[67][79]_mux_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_1 ;
  wire \mem_reg[67][79]_srl32__1_n_0 ;
  wire \mem_reg[67][79]_srl32_n_0 ;
  wire \mem_reg[67][79]_srl32_n_1 ;
  wire \mem_reg[67][7]_mux_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_1 ;
  wire \mem_reg[67][7]_srl32__1_n_0 ;
  wire \mem_reg[67][7]_srl32_n_0 ;
  wire \mem_reg[67][7]_srl32_n_1 ;
  wire \mem_reg[67][80]_mux_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_1 ;
  wire \mem_reg[67][80]_srl32__1_n_0 ;
  wire \mem_reg[67][80]_srl32_n_0 ;
  wire \mem_reg[67][80]_srl32_n_1 ;
  wire \mem_reg[67][81]_mux_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_1 ;
  wire \mem_reg[67][81]_srl32__1_n_0 ;
  wire \mem_reg[67][81]_srl32_n_0 ;
  wire \mem_reg[67][81]_srl32_n_1 ;
  wire \mem_reg[67][82]_mux_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_1 ;
  wire \mem_reg[67][82]_srl32__1_n_0 ;
  wire \mem_reg[67][82]_srl32_n_0 ;
  wire \mem_reg[67][82]_srl32_n_1 ;
  wire \mem_reg[67][83]_mux_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_1 ;
  wire \mem_reg[67][83]_srl32__1_n_0 ;
  wire \mem_reg[67][83]_srl32_n_0 ;
  wire \mem_reg[67][83]_srl32_n_1 ;
  wire \mem_reg[67][84]_mux_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_1 ;
  wire \mem_reg[67][84]_srl32__1_n_0 ;
  wire \mem_reg[67][84]_srl32_n_0 ;
  wire \mem_reg[67][84]_srl32_n_1 ;
  wire \mem_reg[67][85]_mux_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_1 ;
  wire \mem_reg[67][85]_srl32__1_n_0 ;
  wire \mem_reg[67][85]_srl32_n_0 ;
  wire \mem_reg[67][85]_srl32_n_1 ;
  wire \mem_reg[67][86]_mux_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_1 ;
  wire \mem_reg[67][86]_srl32__1_n_0 ;
  wire \mem_reg[67][86]_srl32_n_0 ;
  wire \mem_reg[67][86]_srl32_n_1 ;
  wire \mem_reg[67][87]_mux_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_1 ;
  wire \mem_reg[67][87]_srl32__1_n_0 ;
  wire \mem_reg[67][87]_srl32_n_0 ;
  wire \mem_reg[67][87]_srl32_n_1 ;
  wire \mem_reg[67][88]_mux_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_1 ;
  wire \mem_reg[67][88]_srl32__1_n_0 ;
  wire \mem_reg[67][88]_srl32_n_0 ;
  wire \mem_reg[67][88]_srl32_n_1 ;
  wire \mem_reg[67][89]_mux_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_1 ;
  wire \mem_reg[67][89]_srl32__1_n_0 ;
  wire \mem_reg[67][89]_srl32_n_0 ;
  wire \mem_reg[67][89]_srl32_n_1 ;
  wire \mem_reg[67][8]_mux_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_1 ;
  wire \mem_reg[67][8]_srl32__1_n_0 ;
  wire \mem_reg[67][8]_srl32_n_0 ;
  wire \mem_reg[67][8]_srl32_n_1 ;
  wire \mem_reg[67][90]_mux_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_1 ;
  wire \mem_reg[67][90]_srl32__1_n_0 ;
  wire \mem_reg[67][90]_srl32_n_0 ;
  wire \mem_reg[67][90]_srl32_n_1 ;
  wire \mem_reg[67][91]_mux_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_1 ;
  wire \mem_reg[67][91]_srl32__1_n_0 ;
  wire \mem_reg[67][91]_srl32_n_0 ;
  wire \mem_reg[67][91]_srl32_n_1 ;
  wire \mem_reg[67][92]_mux_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_1 ;
  wire \mem_reg[67][92]_srl32__1_n_0 ;
  wire \mem_reg[67][92]_srl32_n_0 ;
  wire \mem_reg[67][92]_srl32_n_1 ;
  wire \mem_reg[67][93]_mux_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_1 ;
  wire \mem_reg[67][93]_srl32__1_n_0 ;
  wire \mem_reg[67][93]_srl32_n_0 ;
  wire \mem_reg[67][93]_srl32_n_1 ;
  wire \mem_reg[67][94]_mux_n_0 ;
  wire [92:0]\mem_reg[67][94]_srl32__0_0 ;
  wire \mem_reg[67][94]_srl32__0_n_0 ;
  wire \mem_reg[67][94]_srl32__0_n_1 ;
  wire \mem_reg[67][94]_srl32__1_n_0 ;
  wire \mem_reg[67][94]_srl32_n_0 ;
  wire \mem_reg[67][94]_srl32_n_1 ;
  wire \mem_reg[67][9]_mux_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_1 ;
  wire \mem_reg[67][9]_srl32__1_n_0 ;
  wire \mem_reg[67][9]_srl32_n_0 ;
  wire \mem_reg[67][9]_srl32_n_1 ;
  wire pop;
  wire [30:29]rreq_len;
  wire rreq_valid;
  wire s_ready_t_reg;
  wire tmp_valid0;
  wire tmp_valid_i_3_n_0;
  wire tmp_valid_i_4_n_0;
  wire tmp_valid_i_5_n_0;
  wire tmp_valid_i_6_n_0;
  wire tmp_valid_i_7_n_0;
  wire tmp_valid_i_8_n_0;
  wire tmp_valid_i_9_n_0;
  wire tmp_valid_reg;
  wire \NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[0]_i_1__0 
       (.I0(\mem_reg[67][0]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][0]_mux_n_0 ),
        .O(\dout[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[10]_i_1__0 
       (.I0(\mem_reg[67][10]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][10]_mux_n_0 ),
        .O(\dout[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[11]_i_1__0 
       (.I0(\mem_reg[67][11]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][11]_mux_n_0 ),
        .O(\dout[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[12]_i_1__0 
       (.I0(\mem_reg[67][12]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][12]_mux_n_0 ),
        .O(\dout[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[13]_i_1__0 
       (.I0(\mem_reg[67][13]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][13]_mux_n_0 ),
        .O(\dout[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[14]_i_1__0 
       (.I0(\mem_reg[67][14]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][14]_mux_n_0 ),
        .O(\dout[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[15]_i_1__0 
       (.I0(\mem_reg[67][15]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][15]_mux_n_0 ),
        .O(\dout[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[16]_i_1__0 
       (.I0(\mem_reg[67][16]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][16]_mux_n_0 ),
        .O(\dout[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[17]_i_1__0 
       (.I0(\mem_reg[67][17]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][17]_mux_n_0 ),
        .O(\dout[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[18]_i_1__0 
       (.I0(\mem_reg[67][18]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][18]_mux_n_0 ),
        .O(\dout[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[19]_i_1__0 
       (.I0(\mem_reg[67][19]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][19]_mux_n_0 ),
        .O(\dout[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[1]_i_1__0 
       (.I0(\mem_reg[67][1]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][1]_mux_n_0 ),
        .O(\dout[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[20]_i_1__0 
       (.I0(\mem_reg[67][20]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][20]_mux_n_0 ),
        .O(\dout[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[21]_i_1__0 
       (.I0(\mem_reg[67][21]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][21]_mux_n_0 ),
        .O(\dout[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[22]_i_1__0 
       (.I0(\mem_reg[67][22]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][22]_mux_n_0 ),
        .O(\dout[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[23]_i_1__0 
       (.I0(\mem_reg[67][23]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][23]_mux_n_0 ),
        .O(\dout[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[24]_i_1__0 
       (.I0(\mem_reg[67][24]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][24]_mux_n_0 ),
        .O(\dout[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[25]_i_1__0 
       (.I0(\mem_reg[67][25]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][25]_mux_n_0 ),
        .O(\dout[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[26]_i_1__0 
       (.I0(\mem_reg[67][26]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][26]_mux_n_0 ),
        .O(\dout[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[27]_i_1__0 
       (.I0(\mem_reg[67][27]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][27]_mux_n_0 ),
        .O(\dout[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[28]_i_1__0 
       (.I0(\mem_reg[67][28]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][28]_mux_n_0 ),
        .O(\dout[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[29]_i_1__0 
       (.I0(\mem_reg[67][29]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][29]_mux_n_0 ),
        .O(\dout[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[2]_i_1__0 
       (.I0(\mem_reg[67][2]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][2]_mux_n_0 ),
        .O(\dout[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[30]_i_1__0 
       (.I0(\mem_reg[67][30]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][30]_mux_n_0 ),
        .O(\dout[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[31]_i_1__0 
       (.I0(\mem_reg[67][31]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][31]_mux_n_0 ),
        .O(\dout[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[32]_i_1__0 
       (.I0(\mem_reg[67][32]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][32]_mux_n_0 ),
        .O(\dout[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[33]_i_1__0 
       (.I0(\mem_reg[67][33]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][33]_mux_n_0 ),
        .O(\dout[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[34]_i_1__0 
       (.I0(\mem_reg[67][34]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][34]_mux_n_0 ),
        .O(\dout[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[35]_i_1__0 
       (.I0(\mem_reg[67][35]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][35]_mux_n_0 ),
        .O(\dout[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[36]_i_1__0 
       (.I0(\mem_reg[67][36]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][36]_mux_n_0 ),
        .O(\dout[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[37]_i_1__0 
       (.I0(\mem_reg[67][37]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][37]_mux_n_0 ),
        .O(\dout[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[38]_i_1__0 
       (.I0(\mem_reg[67][38]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][38]_mux_n_0 ),
        .O(\dout[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[39]_i_1__0 
       (.I0(\mem_reg[67][39]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][39]_mux_n_0 ),
        .O(\dout[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[3]_i_1__0 
       (.I0(\mem_reg[67][3]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][3]_mux_n_0 ),
        .O(\dout[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[40]_i_1__0 
       (.I0(\mem_reg[67][40]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][40]_mux_n_0 ),
        .O(\dout[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[41]_i_1__0 
       (.I0(\mem_reg[67][41]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][41]_mux_n_0 ),
        .O(\dout[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[42]_i_1__0 
       (.I0(\mem_reg[67][42]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][42]_mux_n_0 ),
        .O(\dout[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[43]_i_1__0 
       (.I0(\mem_reg[67][43]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][43]_mux_n_0 ),
        .O(\dout[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[44]_i_1__0 
       (.I0(\mem_reg[67][44]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][44]_mux_n_0 ),
        .O(\dout[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[45]_i_1__0 
       (.I0(\mem_reg[67][45]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][45]_mux_n_0 ),
        .O(\dout[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[46]_i_1__0 
       (.I0(\mem_reg[67][46]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][46]_mux_n_0 ),
        .O(\dout[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[47]_i_1__0 
       (.I0(\mem_reg[67][47]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][47]_mux_n_0 ),
        .O(\dout[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[48]_i_1__0 
       (.I0(\mem_reg[67][48]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][48]_mux_n_0 ),
        .O(\dout[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[49]_i_1__0 
       (.I0(\mem_reg[67][49]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][49]_mux_n_0 ),
        .O(\dout[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[4]_i_1__0 
       (.I0(\mem_reg[67][4]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][4]_mux_n_0 ),
        .O(\dout[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[50]_i_1__0 
       (.I0(\mem_reg[67][50]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][50]_mux_n_0 ),
        .O(\dout[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[51]_i_1__0 
       (.I0(\mem_reg[67][51]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][51]_mux_n_0 ),
        .O(\dout[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[52]_i_1__0 
       (.I0(\mem_reg[67][52]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][52]_mux_n_0 ),
        .O(\dout[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[53]_i_1__0 
       (.I0(\mem_reg[67][53]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][53]_mux_n_0 ),
        .O(\dout[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[54]_i_1__0 
       (.I0(\mem_reg[67][54]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][54]_mux_n_0 ),
        .O(\dout[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[55]_i_1__0 
       (.I0(\mem_reg[67][55]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][55]_mux_n_0 ),
        .O(\dout[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[56]_i_1__0 
       (.I0(\mem_reg[67][56]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][56]_mux_n_0 ),
        .O(\dout[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[57]_i_1__0 
       (.I0(\mem_reg[67][57]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][57]_mux_n_0 ),
        .O(\dout[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[58]_i_1__0 
       (.I0(\mem_reg[67][58]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][58]_mux_n_0 ),
        .O(\dout[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[59]_i_1__0 
       (.I0(\mem_reg[67][59]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][59]_mux_n_0 ),
        .O(\dout[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[5]_i_1__0 
       (.I0(\mem_reg[67][5]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][5]_mux_n_0 ),
        .O(\dout[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[60]_i_1__0 
       (.I0(\mem_reg[67][60]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][60]_mux_n_0 ),
        .O(\dout[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[61]_i_1__0 
       (.I0(\mem_reg[67][61]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][61]_mux_n_0 ),
        .O(\dout[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[64]_i_1__0 
       (.I0(\mem_reg[67][64]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][64]_mux_n_0 ),
        .O(\dout[64]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[65]_i_1__0 
       (.I0(\mem_reg[67][65]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][65]_mux_n_0 ),
        .O(\dout[65]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[66]_i_1__0 
       (.I0(\mem_reg[67][66]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][66]_mux_n_0 ),
        .O(\dout[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[67]_i_1__0 
       (.I0(\mem_reg[67][67]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][67]_mux_n_0 ),
        .O(\dout[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[68]_i_1__0 
       (.I0(\mem_reg[67][68]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][68]_mux_n_0 ),
        .O(\dout[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[69]_i_1__0 
       (.I0(\mem_reg[67][69]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][69]_mux_n_0 ),
        .O(\dout[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[6]_i_1__0 
       (.I0(\mem_reg[67][6]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][6]_mux_n_0 ),
        .O(\dout[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[70]_i_1__0 
       (.I0(\mem_reg[67][70]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][70]_mux_n_0 ),
        .O(\dout[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[71]_i_1__0 
       (.I0(\mem_reg[67][71]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][71]_mux_n_0 ),
        .O(\dout[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[72]_i_1__0 
       (.I0(\mem_reg[67][72]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][72]_mux_n_0 ),
        .O(\dout[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[73]_i_1__0 
       (.I0(\mem_reg[67][73]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][73]_mux_n_0 ),
        .O(\dout[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[74]_i_1__0 
       (.I0(\mem_reg[67][74]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][74]_mux_n_0 ),
        .O(\dout[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[75]_i_1__0 
       (.I0(\mem_reg[67][75]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][75]_mux_n_0 ),
        .O(\dout[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[76]_i_1__0 
       (.I0(\mem_reg[67][76]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][76]_mux_n_0 ),
        .O(\dout[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[77]_i_1__0 
       (.I0(\mem_reg[67][77]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][77]_mux_n_0 ),
        .O(\dout[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[78]_i_1__0 
       (.I0(\mem_reg[67][78]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][78]_mux_n_0 ),
        .O(\dout[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[79]_i_1__0 
       (.I0(\mem_reg[67][79]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][79]_mux_n_0 ),
        .O(\dout[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[7]_i_1__0 
       (.I0(\mem_reg[67][7]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][7]_mux_n_0 ),
        .O(\dout[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[80]_i_1__0 
       (.I0(\mem_reg[67][80]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][80]_mux_n_0 ),
        .O(\dout[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[81]_i_1__0 
       (.I0(\mem_reg[67][81]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][81]_mux_n_0 ),
        .O(\dout[81]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[82]_i_1__0 
       (.I0(\mem_reg[67][82]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][82]_mux_n_0 ),
        .O(\dout[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[83]_i_1__0 
       (.I0(\mem_reg[67][83]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][83]_mux_n_0 ),
        .O(\dout[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[84]_i_1__0 
       (.I0(\mem_reg[67][84]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][84]_mux_n_0 ),
        .O(\dout[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[85]_i_1__0 
       (.I0(\mem_reg[67][85]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][85]_mux_n_0 ),
        .O(\dout[85]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[86]_i_1__0 
       (.I0(\mem_reg[67][86]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][86]_mux_n_0 ),
        .O(\dout[86]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[87]_i_1__0 
       (.I0(\mem_reg[67][87]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][87]_mux_n_0 ),
        .O(\dout[87]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[88]_i_1__0 
       (.I0(\mem_reg[67][88]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][88]_mux_n_0 ),
        .O(\dout[88]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[89]_i_1__0 
       (.I0(\mem_reg[67][89]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][89]_mux_n_0 ),
        .O(\dout[89]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[8]_i_1__0 
       (.I0(\mem_reg[67][8]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][8]_mux_n_0 ),
        .O(\dout[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[90]_i_1__0 
       (.I0(\mem_reg[67][90]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][90]_mux_n_0 ),
        .O(\dout[90]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[91]_i_1__0 
       (.I0(\mem_reg[67][91]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][91]_mux_n_0 ),
        .O(\dout[91]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[92]_i_1__0 
       (.I0(\mem_reg[67][92]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][92]_mux_n_0 ),
        .O(\dout[92]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[93]_i_1__0 
       (.I0(\mem_reg[67][93]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][93]_mux_n_0 ),
        .O(\dout[93]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[94]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[94]_i_2__0 
       (.I0(\mem_reg[67][94]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][94]_mux_n_0 ),
        .O(\dout[94]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[9]_i_1__0 
       (.I0(\mem_reg[67][9]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][9]_mux_n_0 ),
        .O(\dout[9]_i_1__0_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[0]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[10]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[11]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[12]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[13]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[14]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[15]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[16]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[17]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[18]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[19]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[1]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[20]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[21]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[22]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[23]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[24]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[25]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[26]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[27]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[28]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[29]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[2]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[30]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[31]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[32]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[33]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[34]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[35]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[36]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[37]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[38]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[39]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[3]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[40]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[41]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[42]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[43]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[44]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[45]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[46]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[47]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[48]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[49]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[4]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[50]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[51]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[52]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[53]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[54]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[55]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[56]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[57]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[58]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[59]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[5]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[60]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[61]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[64]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[65]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[66]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[67]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[68]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[69]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[6]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[70]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[71]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[72]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[73]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[74]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[75]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[76]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[77]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[78]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[79]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[7]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[80]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[81]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[82]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[83]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[84]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[85]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[86]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[87]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[88]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[89]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[8]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[90]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[91]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[92]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[93]_i_1__0_n_0 ),
        .Q(rreq_len[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[94]_i_2__0_n_0 ),
        .Q(rreq_len[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[9]_i_1__0_n_0 ),
        .Q(\dout_reg[92]_0 [9]),
        .R(ap_rst_n_inv));
  MUXF7 \mem_reg[67][0]_mux 
       (.I0(\mem_reg[67][0]_srl32_n_0 ),
        .I1(\mem_reg[67][0]_srl32__0_n_0 ),
        .O(\mem_reg[67][0]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [0]),
        .Q(\mem_reg[67][0]_srl32_n_0 ),
        .Q31(\mem_reg[67][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32_n_1 ),
        .Q(\mem_reg[67][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32__0_n_1 ),
        .Q(\mem_reg[67][0]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[67][0]_srl32_i_1__0 
       (.I0(gmem0_ARREADY),
        .I1(\ap_CS_fsm_reg[2] ),
        .O(full_n_reg));
  MUXF7 \mem_reg[67][10]_mux 
       (.I0(\mem_reg[67][10]_srl32_n_0 ),
        .I1(\mem_reg[67][10]_srl32__0_n_0 ),
        .O(\mem_reg[67][10]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [10]),
        .Q(\mem_reg[67][10]_srl32_n_0 ),
        .Q31(\mem_reg[67][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32_n_1 ),
        .Q(\mem_reg[67][10]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][10]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32__0_n_1 ),
        .Q(\mem_reg[67][10]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][11]_mux 
       (.I0(\mem_reg[67][11]_srl32_n_0 ),
        .I1(\mem_reg[67][11]_srl32__0_n_0 ),
        .O(\mem_reg[67][11]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [11]),
        .Q(\mem_reg[67][11]_srl32_n_0 ),
        .Q31(\mem_reg[67][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32_n_1 ),
        .Q(\mem_reg[67][11]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][11]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32__0_n_1 ),
        .Q(\mem_reg[67][11]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][12]_mux 
       (.I0(\mem_reg[67][12]_srl32_n_0 ),
        .I1(\mem_reg[67][12]_srl32__0_n_0 ),
        .O(\mem_reg[67][12]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [12]),
        .Q(\mem_reg[67][12]_srl32_n_0 ),
        .Q31(\mem_reg[67][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32_n_1 ),
        .Q(\mem_reg[67][12]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][12]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32__0_n_1 ),
        .Q(\mem_reg[67][12]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][13]_mux 
       (.I0(\mem_reg[67][13]_srl32_n_0 ),
        .I1(\mem_reg[67][13]_srl32__0_n_0 ),
        .O(\mem_reg[67][13]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [13]),
        .Q(\mem_reg[67][13]_srl32_n_0 ),
        .Q31(\mem_reg[67][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32_n_1 ),
        .Q(\mem_reg[67][13]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][13]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32__0_n_1 ),
        .Q(\mem_reg[67][13]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][14]_mux 
       (.I0(\mem_reg[67][14]_srl32_n_0 ),
        .I1(\mem_reg[67][14]_srl32__0_n_0 ),
        .O(\mem_reg[67][14]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [14]),
        .Q(\mem_reg[67][14]_srl32_n_0 ),
        .Q31(\mem_reg[67][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32_n_1 ),
        .Q(\mem_reg[67][14]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][14]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32__0_n_1 ),
        .Q(\mem_reg[67][14]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][15]_mux 
       (.I0(\mem_reg[67][15]_srl32_n_0 ),
        .I1(\mem_reg[67][15]_srl32__0_n_0 ),
        .O(\mem_reg[67][15]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [15]),
        .Q(\mem_reg[67][15]_srl32_n_0 ),
        .Q31(\mem_reg[67][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32_n_1 ),
        .Q(\mem_reg[67][15]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][15]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32__0_n_1 ),
        .Q(\mem_reg[67][15]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][16]_mux 
       (.I0(\mem_reg[67][16]_srl32_n_0 ),
        .I1(\mem_reg[67][16]_srl32__0_n_0 ),
        .O(\mem_reg[67][16]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [16]),
        .Q(\mem_reg[67][16]_srl32_n_0 ),
        .Q31(\mem_reg[67][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32_n_1 ),
        .Q(\mem_reg[67][16]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][16]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32__0_n_1 ),
        .Q(\mem_reg[67][16]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][17]_mux 
       (.I0(\mem_reg[67][17]_srl32_n_0 ),
        .I1(\mem_reg[67][17]_srl32__0_n_0 ),
        .O(\mem_reg[67][17]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [17]),
        .Q(\mem_reg[67][17]_srl32_n_0 ),
        .Q31(\mem_reg[67][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32_n_1 ),
        .Q(\mem_reg[67][17]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][17]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32__0_n_1 ),
        .Q(\mem_reg[67][17]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][18]_mux 
       (.I0(\mem_reg[67][18]_srl32_n_0 ),
        .I1(\mem_reg[67][18]_srl32__0_n_0 ),
        .O(\mem_reg[67][18]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [18]),
        .Q(\mem_reg[67][18]_srl32_n_0 ),
        .Q31(\mem_reg[67][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32_n_1 ),
        .Q(\mem_reg[67][18]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][18]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32__0_n_1 ),
        .Q(\mem_reg[67][18]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][19]_mux 
       (.I0(\mem_reg[67][19]_srl32_n_0 ),
        .I1(\mem_reg[67][19]_srl32__0_n_0 ),
        .O(\mem_reg[67][19]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [19]),
        .Q(\mem_reg[67][19]_srl32_n_0 ),
        .Q31(\mem_reg[67][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32_n_1 ),
        .Q(\mem_reg[67][19]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][19]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32__0_n_1 ),
        .Q(\mem_reg[67][19]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][1]_mux 
       (.I0(\mem_reg[67][1]_srl32_n_0 ),
        .I1(\mem_reg[67][1]_srl32__0_n_0 ),
        .O(\mem_reg[67][1]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [1]),
        .Q(\mem_reg[67][1]_srl32_n_0 ),
        .Q31(\mem_reg[67][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32_n_1 ),
        .Q(\mem_reg[67][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32__0_n_1 ),
        .Q(\mem_reg[67][1]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][20]_mux 
       (.I0(\mem_reg[67][20]_srl32_n_0 ),
        .I1(\mem_reg[67][20]_srl32__0_n_0 ),
        .O(\mem_reg[67][20]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [20]),
        .Q(\mem_reg[67][20]_srl32_n_0 ),
        .Q31(\mem_reg[67][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32_n_1 ),
        .Q(\mem_reg[67][20]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][20]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32__0_n_1 ),
        .Q(\mem_reg[67][20]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][21]_mux 
       (.I0(\mem_reg[67][21]_srl32_n_0 ),
        .I1(\mem_reg[67][21]_srl32__0_n_0 ),
        .O(\mem_reg[67][21]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [21]),
        .Q(\mem_reg[67][21]_srl32_n_0 ),
        .Q31(\mem_reg[67][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32_n_1 ),
        .Q(\mem_reg[67][21]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][21]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32__0_n_1 ),
        .Q(\mem_reg[67][21]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][22]_mux 
       (.I0(\mem_reg[67][22]_srl32_n_0 ),
        .I1(\mem_reg[67][22]_srl32__0_n_0 ),
        .O(\mem_reg[67][22]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [22]),
        .Q(\mem_reg[67][22]_srl32_n_0 ),
        .Q31(\mem_reg[67][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32_n_1 ),
        .Q(\mem_reg[67][22]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][22]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32__0_n_1 ),
        .Q(\mem_reg[67][22]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][23]_mux 
       (.I0(\mem_reg[67][23]_srl32_n_0 ),
        .I1(\mem_reg[67][23]_srl32__0_n_0 ),
        .O(\mem_reg[67][23]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [23]),
        .Q(\mem_reg[67][23]_srl32_n_0 ),
        .Q31(\mem_reg[67][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32_n_1 ),
        .Q(\mem_reg[67][23]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][23]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32__0_n_1 ),
        .Q(\mem_reg[67][23]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][24]_mux 
       (.I0(\mem_reg[67][24]_srl32_n_0 ),
        .I1(\mem_reg[67][24]_srl32__0_n_0 ),
        .O(\mem_reg[67][24]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [24]),
        .Q(\mem_reg[67][24]_srl32_n_0 ),
        .Q31(\mem_reg[67][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32_n_1 ),
        .Q(\mem_reg[67][24]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][24]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32__0_n_1 ),
        .Q(\mem_reg[67][24]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][25]_mux 
       (.I0(\mem_reg[67][25]_srl32_n_0 ),
        .I1(\mem_reg[67][25]_srl32__0_n_0 ),
        .O(\mem_reg[67][25]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [25]),
        .Q(\mem_reg[67][25]_srl32_n_0 ),
        .Q31(\mem_reg[67][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32_n_1 ),
        .Q(\mem_reg[67][25]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][25]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32__0_n_1 ),
        .Q(\mem_reg[67][25]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][26]_mux 
       (.I0(\mem_reg[67][26]_srl32_n_0 ),
        .I1(\mem_reg[67][26]_srl32__0_n_0 ),
        .O(\mem_reg[67][26]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [26]),
        .Q(\mem_reg[67][26]_srl32_n_0 ),
        .Q31(\mem_reg[67][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32_n_1 ),
        .Q(\mem_reg[67][26]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][26]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32__0_n_1 ),
        .Q(\mem_reg[67][26]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][27]_mux 
       (.I0(\mem_reg[67][27]_srl32_n_0 ),
        .I1(\mem_reg[67][27]_srl32__0_n_0 ),
        .O(\mem_reg[67][27]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [27]),
        .Q(\mem_reg[67][27]_srl32_n_0 ),
        .Q31(\mem_reg[67][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32_n_1 ),
        .Q(\mem_reg[67][27]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][27]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32__0_n_1 ),
        .Q(\mem_reg[67][27]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][28]_mux 
       (.I0(\mem_reg[67][28]_srl32_n_0 ),
        .I1(\mem_reg[67][28]_srl32__0_n_0 ),
        .O(\mem_reg[67][28]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [28]),
        .Q(\mem_reg[67][28]_srl32_n_0 ),
        .Q31(\mem_reg[67][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32_n_1 ),
        .Q(\mem_reg[67][28]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][28]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32__0_n_1 ),
        .Q(\mem_reg[67][28]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][29]_mux 
       (.I0(\mem_reg[67][29]_srl32_n_0 ),
        .I1(\mem_reg[67][29]_srl32__0_n_0 ),
        .O(\mem_reg[67][29]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [29]),
        .Q(\mem_reg[67][29]_srl32_n_0 ),
        .Q31(\mem_reg[67][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32_n_1 ),
        .Q(\mem_reg[67][29]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][29]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32__0_n_1 ),
        .Q(\mem_reg[67][29]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][2]_mux 
       (.I0(\mem_reg[67][2]_srl32_n_0 ),
        .I1(\mem_reg[67][2]_srl32__0_n_0 ),
        .O(\mem_reg[67][2]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [2]),
        .Q(\mem_reg[67][2]_srl32_n_0 ),
        .Q31(\mem_reg[67][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32_n_1 ),
        .Q(\mem_reg[67][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32__0_n_1 ),
        .Q(\mem_reg[67][2]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][30]_mux 
       (.I0(\mem_reg[67][30]_srl32_n_0 ),
        .I1(\mem_reg[67][30]_srl32__0_n_0 ),
        .O(\mem_reg[67][30]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [30]),
        .Q(\mem_reg[67][30]_srl32_n_0 ),
        .Q31(\mem_reg[67][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32_n_1 ),
        .Q(\mem_reg[67][30]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][30]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32__0_n_1 ),
        .Q(\mem_reg[67][30]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][31]_mux 
       (.I0(\mem_reg[67][31]_srl32_n_0 ),
        .I1(\mem_reg[67][31]_srl32__0_n_0 ),
        .O(\mem_reg[67][31]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [31]),
        .Q(\mem_reg[67][31]_srl32_n_0 ),
        .Q31(\mem_reg[67][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32_n_1 ),
        .Q(\mem_reg[67][31]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][31]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32__0_n_1 ),
        .Q(\mem_reg[67][31]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][32]_mux 
       (.I0(\mem_reg[67][32]_srl32_n_0 ),
        .I1(\mem_reg[67][32]_srl32__0_n_0 ),
        .O(\mem_reg[67][32]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [32]),
        .Q(\mem_reg[67][32]_srl32_n_0 ),
        .Q31(\mem_reg[67][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32_n_1 ),
        .Q(\mem_reg[67][32]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][32]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32__0_n_1 ),
        .Q(\mem_reg[67][32]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][33]_mux 
       (.I0(\mem_reg[67][33]_srl32_n_0 ),
        .I1(\mem_reg[67][33]_srl32__0_n_0 ),
        .O(\mem_reg[67][33]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [33]),
        .Q(\mem_reg[67][33]_srl32_n_0 ),
        .Q31(\mem_reg[67][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32_n_1 ),
        .Q(\mem_reg[67][33]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][33]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32__0_n_1 ),
        .Q(\mem_reg[67][33]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][34]_mux 
       (.I0(\mem_reg[67][34]_srl32_n_0 ),
        .I1(\mem_reg[67][34]_srl32__0_n_0 ),
        .O(\mem_reg[67][34]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [34]),
        .Q(\mem_reg[67][34]_srl32_n_0 ),
        .Q31(\mem_reg[67][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32_n_1 ),
        .Q(\mem_reg[67][34]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][34]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32__0_n_1 ),
        .Q(\mem_reg[67][34]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][35]_mux 
       (.I0(\mem_reg[67][35]_srl32_n_0 ),
        .I1(\mem_reg[67][35]_srl32__0_n_0 ),
        .O(\mem_reg[67][35]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [35]),
        .Q(\mem_reg[67][35]_srl32_n_0 ),
        .Q31(\mem_reg[67][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32_n_1 ),
        .Q(\mem_reg[67][35]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][35]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32__0_n_1 ),
        .Q(\mem_reg[67][35]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][36]_mux 
       (.I0(\mem_reg[67][36]_srl32_n_0 ),
        .I1(\mem_reg[67][36]_srl32__0_n_0 ),
        .O(\mem_reg[67][36]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [36]),
        .Q(\mem_reg[67][36]_srl32_n_0 ),
        .Q31(\mem_reg[67][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32_n_1 ),
        .Q(\mem_reg[67][36]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][36]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32__0_n_1 ),
        .Q(\mem_reg[67][36]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][37]_mux 
       (.I0(\mem_reg[67][37]_srl32_n_0 ),
        .I1(\mem_reg[67][37]_srl32__0_n_0 ),
        .O(\mem_reg[67][37]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [37]),
        .Q(\mem_reg[67][37]_srl32_n_0 ),
        .Q31(\mem_reg[67][37]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32_n_1 ),
        .Q(\mem_reg[67][37]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][37]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32__0_n_1 ),
        .Q(\mem_reg[67][37]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][38]_mux 
       (.I0(\mem_reg[67][38]_srl32_n_0 ),
        .I1(\mem_reg[67][38]_srl32__0_n_0 ),
        .O(\mem_reg[67][38]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [38]),
        .Q(\mem_reg[67][38]_srl32_n_0 ),
        .Q31(\mem_reg[67][38]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32_n_1 ),
        .Q(\mem_reg[67][38]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][38]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32__0_n_1 ),
        .Q(\mem_reg[67][38]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][39]_mux 
       (.I0(\mem_reg[67][39]_srl32_n_0 ),
        .I1(\mem_reg[67][39]_srl32__0_n_0 ),
        .O(\mem_reg[67][39]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [39]),
        .Q(\mem_reg[67][39]_srl32_n_0 ),
        .Q31(\mem_reg[67][39]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32_n_1 ),
        .Q(\mem_reg[67][39]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][39]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32__0_n_1 ),
        .Q(\mem_reg[67][39]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][3]_mux 
       (.I0(\mem_reg[67][3]_srl32_n_0 ),
        .I1(\mem_reg[67][3]_srl32__0_n_0 ),
        .O(\mem_reg[67][3]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [3]),
        .Q(\mem_reg[67][3]_srl32_n_0 ),
        .Q31(\mem_reg[67][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32_n_1 ),
        .Q(\mem_reg[67][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32__0_n_1 ),
        .Q(\mem_reg[67][3]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][40]_mux 
       (.I0(\mem_reg[67][40]_srl32_n_0 ),
        .I1(\mem_reg[67][40]_srl32__0_n_0 ),
        .O(\mem_reg[67][40]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [40]),
        .Q(\mem_reg[67][40]_srl32_n_0 ),
        .Q31(\mem_reg[67][40]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32_n_1 ),
        .Q(\mem_reg[67][40]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][40]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32__0_n_1 ),
        .Q(\mem_reg[67][40]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][41]_mux 
       (.I0(\mem_reg[67][41]_srl32_n_0 ),
        .I1(\mem_reg[67][41]_srl32__0_n_0 ),
        .O(\mem_reg[67][41]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [41]),
        .Q(\mem_reg[67][41]_srl32_n_0 ),
        .Q31(\mem_reg[67][41]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32_n_1 ),
        .Q(\mem_reg[67][41]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][41]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32__0_n_1 ),
        .Q(\mem_reg[67][41]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][42]_mux 
       (.I0(\mem_reg[67][42]_srl32_n_0 ),
        .I1(\mem_reg[67][42]_srl32__0_n_0 ),
        .O(\mem_reg[67][42]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [42]),
        .Q(\mem_reg[67][42]_srl32_n_0 ),
        .Q31(\mem_reg[67][42]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32_n_1 ),
        .Q(\mem_reg[67][42]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][42]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32__0_n_1 ),
        .Q(\mem_reg[67][42]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][43]_mux 
       (.I0(\mem_reg[67][43]_srl32_n_0 ),
        .I1(\mem_reg[67][43]_srl32__0_n_0 ),
        .O(\mem_reg[67][43]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [43]),
        .Q(\mem_reg[67][43]_srl32_n_0 ),
        .Q31(\mem_reg[67][43]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32_n_1 ),
        .Q(\mem_reg[67][43]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][43]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32__0_n_1 ),
        .Q(\mem_reg[67][43]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][44]_mux 
       (.I0(\mem_reg[67][44]_srl32_n_0 ),
        .I1(\mem_reg[67][44]_srl32__0_n_0 ),
        .O(\mem_reg[67][44]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [44]),
        .Q(\mem_reg[67][44]_srl32_n_0 ),
        .Q31(\mem_reg[67][44]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32_n_1 ),
        .Q(\mem_reg[67][44]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][44]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32__0_n_1 ),
        .Q(\mem_reg[67][44]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][45]_mux 
       (.I0(\mem_reg[67][45]_srl32_n_0 ),
        .I1(\mem_reg[67][45]_srl32__0_n_0 ),
        .O(\mem_reg[67][45]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [45]),
        .Q(\mem_reg[67][45]_srl32_n_0 ),
        .Q31(\mem_reg[67][45]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32_n_1 ),
        .Q(\mem_reg[67][45]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][45]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32__0_n_1 ),
        .Q(\mem_reg[67][45]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][46]_mux 
       (.I0(\mem_reg[67][46]_srl32_n_0 ),
        .I1(\mem_reg[67][46]_srl32__0_n_0 ),
        .O(\mem_reg[67][46]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [46]),
        .Q(\mem_reg[67][46]_srl32_n_0 ),
        .Q31(\mem_reg[67][46]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32_n_1 ),
        .Q(\mem_reg[67][46]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][46]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32__0_n_1 ),
        .Q(\mem_reg[67][46]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][47]_mux 
       (.I0(\mem_reg[67][47]_srl32_n_0 ),
        .I1(\mem_reg[67][47]_srl32__0_n_0 ),
        .O(\mem_reg[67][47]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [47]),
        .Q(\mem_reg[67][47]_srl32_n_0 ),
        .Q31(\mem_reg[67][47]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32_n_1 ),
        .Q(\mem_reg[67][47]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][47]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32__0_n_1 ),
        .Q(\mem_reg[67][47]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][48]_mux 
       (.I0(\mem_reg[67][48]_srl32_n_0 ),
        .I1(\mem_reg[67][48]_srl32__0_n_0 ),
        .O(\mem_reg[67][48]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [48]),
        .Q(\mem_reg[67][48]_srl32_n_0 ),
        .Q31(\mem_reg[67][48]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32_n_1 ),
        .Q(\mem_reg[67][48]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][48]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32__0_n_1 ),
        .Q(\mem_reg[67][48]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][49]_mux 
       (.I0(\mem_reg[67][49]_srl32_n_0 ),
        .I1(\mem_reg[67][49]_srl32__0_n_0 ),
        .O(\mem_reg[67][49]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [49]),
        .Q(\mem_reg[67][49]_srl32_n_0 ),
        .Q31(\mem_reg[67][49]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32_n_1 ),
        .Q(\mem_reg[67][49]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][49]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32__0_n_1 ),
        .Q(\mem_reg[67][49]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][4]_mux 
       (.I0(\mem_reg[67][4]_srl32_n_0 ),
        .I1(\mem_reg[67][4]_srl32__0_n_0 ),
        .O(\mem_reg[67][4]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [4]),
        .Q(\mem_reg[67][4]_srl32_n_0 ),
        .Q31(\mem_reg[67][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32_n_1 ),
        .Q(\mem_reg[67][4]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][4]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32__0_n_1 ),
        .Q(\mem_reg[67][4]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][50]_mux 
       (.I0(\mem_reg[67][50]_srl32_n_0 ),
        .I1(\mem_reg[67][50]_srl32__0_n_0 ),
        .O(\mem_reg[67][50]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [50]),
        .Q(\mem_reg[67][50]_srl32_n_0 ),
        .Q31(\mem_reg[67][50]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32_n_1 ),
        .Q(\mem_reg[67][50]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][50]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32__0_n_1 ),
        .Q(\mem_reg[67][50]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][51]_mux 
       (.I0(\mem_reg[67][51]_srl32_n_0 ),
        .I1(\mem_reg[67][51]_srl32__0_n_0 ),
        .O(\mem_reg[67][51]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [51]),
        .Q(\mem_reg[67][51]_srl32_n_0 ),
        .Q31(\mem_reg[67][51]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32_n_1 ),
        .Q(\mem_reg[67][51]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][51]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32__0_n_1 ),
        .Q(\mem_reg[67][51]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][52]_mux 
       (.I0(\mem_reg[67][52]_srl32_n_0 ),
        .I1(\mem_reg[67][52]_srl32__0_n_0 ),
        .O(\mem_reg[67][52]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [52]),
        .Q(\mem_reg[67][52]_srl32_n_0 ),
        .Q31(\mem_reg[67][52]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32_n_1 ),
        .Q(\mem_reg[67][52]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][52]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32__0_n_1 ),
        .Q(\mem_reg[67][52]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][53]_mux 
       (.I0(\mem_reg[67][53]_srl32_n_0 ),
        .I1(\mem_reg[67][53]_srl32__0_n_0 ),
        .O(\mem_reg[67][53]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [53]),
        .Q(\mem_reg[67][53]_srl32_n_0 ),
        .Q31(\mem_reg[67][53]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32_n_1 ),
        .Q(\mem_reg[67][53]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][53]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32__0_n_1 ),
        .Q(\mem_reg[67][53]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][54]_mux 
       (.I0(\mem_reg[67][54]_srl32_n_0 ),
        .I1(\mem_reg[67][54]_srl32__0_n_0 ),
        .O(\mem_reg[67][54]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [54]),
        .Q(\mem_reg[67][54]_srl32_n_0 ),
        .Q31(\mem_reg[67][54]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32_n_1 ),
        .Q(\mem_reg[67][54]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][54]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32__0_n_1 ),
        .Q(\mem_reg[67][54]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][55]_mux 
       (.I0(\mem_reg[67][55]_srl32_n_0 ),
        .I1(\mem_reg[67][55]_srl32__0_n_0 ),
        .O(\mem_reg[67][55]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [55]),
        .Q(\mem_reg[67][55]_srl32_n_0 ),
        .Q31(\mem_reg[67][55]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32_n_1 ),
        .Q(\mem_reg[67][55]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][55]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32__0_n_1 ),
        .Q(\mem_reg[67][55]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][56]_mux 
       (.I0(\mem_reg[67][56]_srl32_n_0 ),
        .I1(\mem_reg[67][56]_srl32__0_n_0 ),
        .O(\mem_reg[67][56]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [56]),
        .Q(\mem_reg[67][56]_srl32_n_0 ),
        .Q31(\mem_reg[67][56]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32_n_1 ),
        .Q(\mem_reg[67][56]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][56]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32__0_n_1 ),
        .Q(\mem_reg[67][56]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][57]_mux 
       (.I0(\mem_reg[67][57]_srl32_n_0 ),
        .I1(\mem_reg[67][57]_srl32__0_n_0 ),
        .O(\mem_reg[67][57]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [57]),
        .Q(\mem_reg[67][57]_srl32_n_0 ),
        .Q31(\mem_reg[67][57]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32_n_1 ),
        .Q(\mem_reg[67][57]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][57]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32__0_n_1 ),
        .Q(\mem_reg[67][57]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][58]_mux 
       (.I0(\mem_reg[67][58]_srl32_n_0 ),
        .I1(\mem_reg[67][58]_srl32__0_n_0 ),
        .O(\mem_reg[67][58]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [58]),
        .Q(\mem_reg[67][58]_srl32_n_0 ),
        .Q31(\mem_reg[67][58]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32_n_1 ),
        .Q(\mem_reg[67][58]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][58]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32__0_n_1 ),
        .Q(\mem_reg[67][58]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][59]_mux 
       (.I0(\mem_reg[67][59]_srl32_n_0 ),
        .I1(\mem_reg[67][59]_srl32__0_n_0 ),
        .O(\mem_reg[67][59]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [59]),
        .Q(\mem_reg[67][59]_srl32_n_0 ),
        .Q31(\mem_reg[67][59]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32_n_1 ),
        .Q(\mem_reg[67][59]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][59]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32__0_n_1 ),
        .Q(\mem_reg[67][59]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][5]_mux 
       (.I0(\mem_reg[67][5]_srl32_n_0 ),
        .I1(\mem_reg[67][5]_srl32__0_n_0 ),
        .O(\mem_reg[67][5]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [5]),
        .Q(\mem_reg[67][5]_srl32_n_0 ),
        .Q31(\mem_reg[67][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32_n_1 ),
        .Q(\mem_reg[67][5]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][5]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32__0_n_1 ),
        .Q(\mem_reg[67][5]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][60]_mux 
       (.I0(\mem_reg[67][60]_srl32_n_0 ),
        .I1(\mem_reg[67][60]_srl32__0_n_0 ),
        .O(\mem_reg[67][60]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [60]),
        .Q(\mem_reg[67][60]_srl32_n_0 ),
        .Q31(\mem_reg[67][60]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32_n_1 ),
        .Q(\mem_reg[67][60]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][60]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32__0_n_1 ),
        .Q(\mem_reg[67][60]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][61]_mux 
       (.I0(\mem_reg[67][61]_srl32_n_0 ),
        .I1(\mem_reg[67][61]_srl32__0_n_0 ),
        .O(\mem_reg[67][61]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [61]),
        .Q(\mem_reg[67][61]_srl32_n_0 ),
        .Q31(\mem_reg[67][61]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32_n_1 ),
        .Q(\mem_reg[67][61]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][61]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32__0_n_1 ),
        .Q(\mem_reg[67][61]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][64]_mux 
       (.I0(\mem_reg[67][64]_srl32_n_0 ),
        .I1(\mem_reg[67][64]_srl32__0_n_0 ),
        .O(\mem_reg[67][64]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [62]),
        .Q(\mem_reg[67][64]_srl32_n_0 ),
        .Q31(\mem_reg[67][64]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32_n_1 ),
        .Q(\mem_reg[67][64]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][64]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32__0_n_1 ),
        .Q(\mem_reg[67][64]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][65]_mux 
       (.I0(\mem_reg[67][65]_srl32_n_0 ),
        .I1(\mem_reg[67][65]_srl32__0_n_0 ),
        .O(\mem_reg[67][65]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [63]),
        .Q(\mem_reg[67][65]_srl32_n_0 ),
        .Q31(\mem_reg[67][65]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32_n_1 ),
        .Q(\mem_reg[67][65]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][65]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32__0_n_1 ),
        .Q(\mem_reg[67][65]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][66]_mux 
       (.I0(\mem_reg[67][66]_srl32_n_0 ),
        .I1(\mem_reg[67][66]_srl32__0_n_0 ),
        .O(\mem_reg[67][66]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [64]),
        .Q(\mem_reg[67][66]_srl32_n_0 ),
        .Q31(\mem_reg[67][66]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32_n_1 ),
        .Q(\mem_reg[67][66]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][66]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32__0_n_1 ),
        .Q(\mem_reg[67][66]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][67]_mux 
       (.I0(\mem_reg[67][67]_srl32_n_0 ),
        .I1(\mem_reg[67][67]_srl32__0_n_0 ),
        .O(\mem_reg[67][67]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [65]),
        .Q(\mem_reg[67][67]_srl32_n_0 ),
        .Q31(\mem_reg[67][67]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32_n_1 ),
        .Q(\mem_reg[67][67]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][67]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32__0_n_1 ),
        .Q(\mem_reg[67][67]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][68]_mux 
       (.I0(\mem_reg[67][68]_srl32_n_0 ),
        .I1(\mem_reg[67][68]_srl32__0_n_0 ),
        .O(\mem_reg[67][68]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [66]),
        .Q(\mem_reg[67][68]_srl32_n_0 ),
        .Q31(\mem_reg[67][68]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32_n_1 ),
        .Q(\mem_reg[67][68]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][68]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32__0_n_1 ),
        .Q(\mem_reg[67][68]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][69]_mux 
       (.I0(\mem_reg[67][69]_srl32_n_0 ),
        .I1(\mem_reg[67][69]_srl32__0_n_0 ),
        .O(\mem_reg[67][69]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [67]),
        .Q(\mem_reg[67][69]_srl32_n_0 ),
        .Q31(\mem_reg[67][69]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32_n_1 ),
        .Q(\mem_reg[67][69]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][69]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_n_1 ),
        .Q(\mem_reg[67][69]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][6]_mux 
       (.I0(\mem_reg[67][6]_srl32_n_0 ),
        .I1(\mem_reg[67][6]_srl32__0_n_0 ),
        .O(\mem_reg[67][6]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [6]),
        .Q(\mem_reg[67][6]_srl32_n_0 ),
        .Q31(\mem_reg[67][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32_n_1 ),
        .Q(\mem_reg[67][6]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][6]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32__0_n_1 ),
        .Q(\mem_reg[67][6]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][70]_mux 
       (.I0(\mem_reg[67][70]_srl32_n_0 ),
        .I1(\mem_reg[67][70]_srl32__0_n_0 ),
        .O(\mem_reg[67][70]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [68]),
        .Q(\mem_reg[67][70]_srl32_n_0 ),
        .Q31(\mem_reg[67][70]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32_n_1 ),
        .Q(\mem_reg[67][70]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][70]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32__0_n_1 ),
        .Q(\mem_reg[67][70]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][71]_mux 
       (.I0(\mem_reg[67][71]_srl32_n_0 ),
        .I1(\mem_reg[67][71]_srl32__0_n_0 ),
        .O(\mem_reg[67][71]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [69]),
        .Q(\mem_reg[67][71]_srl32_n_0 ),
        .Q31(\mem_reg[67][71]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32_n_1 ),
        .Q(\mem_reg[67][71]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][71]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32__0_n_1 ),
        .Q(\mem_reg[67][71]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][72]_mux 
       (.I0(\mem_reg[67][72]_srl32_n_0 ),
        .I1(\mem_reg[67][72]_srl32__0_n_0 ),
        .O(\mem_reg[67][72]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [70]),
        .Q(\mem_reg[67][72]_srl32_n_0 ),
        .Q31(\mem_reg[67][72]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32_n_1 ),
        .Q(\mem_reg[67][72]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][72]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32__0_n_1 ),
        .Q(\mem_reg[67][72]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][73]_mux 
       (.I0(\mem_reg[67][73]_srl32_n_0 ),
        .I1(\mem_reg[67][73]_srl32__0_n_0 ),
        .O(\mem_reg[67][73]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [71]),
        .Q(\mem_reg[67][73]_srl32_n_0 ),
        .Q31(\mem_reg[67][73]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32_n_1 ),
        .Q(\mem_reg[67][73]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][73]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32__0_n_1 ),
        .Q(\mem_reg[67][73]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][74]_mux 
       (.I0(\mem_reg[67][74]_srl32_n_0 ),
        .I1(\mem_reg[67][74]_srl32__0_n_0 ),
        .O(\mem_reg[67][74]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [72]),
        .Q(\mem_reg[67][74]_srl32_n_0 ),
        .Q31(\mem_reg[67][74]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32_n_1 ),
        .Q(\mem_reg[67][74]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][74]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32__0_n_1 ),
        .Q(\mem_reg[67][74]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][75]_mux 
       (.I0(\mem_reg[67][75]_srl32_n_0 ),
        .I1(\mem_reg[67][75]_srl32__0_n_0 ),
        .O(\mem_reg[67][75]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [73]),
        .Q(\mem_reg[67][75]_srl32_n_0 ),
        .Q31(\mem_reg[67][75]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32_n_1 ),
        .Q(\mem_reg[67][75]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][75]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32__0_n_1 ),
        .Q(\mem_reg[67][75]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][76]_mux 
       (.I0(\mem_reg[67][76]_srl32_n_0 ),
        .I1(\mem_reg[67][76]_srl32__0_n_0 ),
        .O(\mem_reg[67][76]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [74]),
        .Q(\mem_reg[67][76]_srl32_n_0 ),
        .Q31(\mem_reg[67][76]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32_n_1 ),
        .Q(\mem_reg[67][76]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][76]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32__0_n_1 ),
        .Q(\mem_reg[67][76]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][77]_mux 
       (.I0(\mem_reg[67][77]_srl32_n_0 ),
        .I1(\mem_reg[67][77]_srl32__0_n_0 ),
        .O(\mem_reg[67][77]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [75]),
        .Q(\mem_reg[67][77]_srl32_n_0 ),
        .Q31(\mem_reg[67][77]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32_n_1 ),
        .Q(\mem_reg[67][77]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][77]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32__0_n_1 ),
        .Q(\mem_reg[67][77]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][78]_mux 
       (.I0(\mem_reg[67][78]_srl32_n_0 ),
        .I1(\mem_reg[67][78]_srl32__0_n_0 ),
        .O(\mem_reg[67][78]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [76]),
        .Q(\mem_reg[67][78]_srl32_n_0 ),
        .Q31(\mem_reg[67][78]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32_n_1 ),
        .Q(\mem_reg[67][78]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][78]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32__0_n_1 ),
        .Q(\mem_reg[67][78]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][79]_mux 
       (.I0(\mem_reg[67][79]_srl32_n_0 ),
        .I1(\mem_reg[67][79]_srl32__0_n_0 ),
        .O(\mem_reg[67][79]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [77]),
        .Q(\mem_reg[67][79]_srl32_n_0 ),
        .Q31(\mem_reg[67][79]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32_n_1 ),
        .Q(\mem_reg[67][79]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][79]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32__0_n_1 ),
        .Q(\mem_reg[67][79]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][7]_mux 
       (.I0(\mem_reg[67][7]_srl32_n_0 ),
        .I1(\mem_reg[67][7]_srl32__0_n_0 ),
        .O(\mem_reg[67][7]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [7]),
        .Q(\mem_reg[67][7]_srl32_n_0 ),
        .Q31(\mem_reg[67][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32_n_1 ),
        .Q(\mem_reg[67][7]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][7]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32__0_n_1 ),
        .Q(\mem_reg[67][7]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][80]_mux 
       (.I0(\mem_reg[67][80]_srl32_n_0 ),
        .I1(\mem_reg[67][80]_srl32__0_n_0 ),
        .O(\mem_reg[67][80]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [78]),
        .Q(\mem_reg[67][80]_srl32_n_0 ),
        .Q31(\mem_reg[67][80]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32_n_1 ),
        .Q(\mem_reg[67][80]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][80]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32__0_n_1 ),
        .Q(\mem_reg[67][80]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][81]_mux 
       (.I0(\mem_reg[67][81]_srl32_n_0 ),
        .I1(\mem_reg[67][81]_srl32__0_n_0 ),
        .O(\mem_reg[67][81]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [79]),
        .Q(\mem_reg[67][81]_srl32_n_0 ),
        .Q31(\mem_reg[67][81]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32_n_1 ),
        .Q(\mem_reg[67][81]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][81]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32__0_n_1 ),
        .Q(\mem_reg[67][81]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][82]_mux 
       (.I0(\mem_reg[67][82]_srl32_n_0 ),
        .I1(\mem_reg[67][82]_srl32__0_n_0 ),
        .O(\mem_reg[67][82]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [80]),
        .Q(\mem_reg[67][82]_srl32_n_0 ),
        .Q31(\mem_reg[67][82]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32_n_1 ),
        .Q(\mem_reg[67][82]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][82]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32__0_n_1 ),
        .Q(\mem_reg[67][82]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][83]_mux 
       (.I0(\mem_reg[67][83]_srl32_n_0 ),
        .I1(\mem_reg[67][83]_srl32__0_n_0 ),
        .O(\mem_reg[67][83]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [81]),
        .Q(\mem_reg[67][83]_srl32_n_0 ),
        .Q31(\mem_reg[67][83]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32_n_1 ),
        .Q(\mem_reg[67][83]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][83]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32__0_n_1 ),
        .Q(\mem_reg[67][83]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][84]_mux 
       (.I0(\mem_reg[67][84]_srl32_n_0 ),
        .I1(\mem_reg[67][84]_srl32__0_n_0 ),
        .O(\mem_reg[67][84]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [82]),
        .Q(\mem_reg[67][84]_srl32_n_0 ),
        .Q31(\mem_reg[67][84]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32_n_1 ),
        .Q(\mem_reg[67][84]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][84]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32__0_n_1 ),
        .Q(\mem_reg[67][84]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][85]_mux 
       (.I0(\mem_reg[67][85]_srl32_n_0 ),
        .I1(\mem_reg[67][85]_srl32__0_n_0 ),
        .O(\mem_reg[67][85]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [83]),
        .Q(\mem_reg[67][85]_srl32_n_0 ),
        .Q31(\mem_reg[67][85]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32_n_1 ),
        .Q(\mem_reg[67][85]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][85]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32__0_n_1 ),
        .Q(\mem_reg[67][85]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][86]_mux 
       (.I0(\mem_reg[67][86]_srl32_n_0 ),
        .I1(\mem_reg[67][86]_srl32__0_n_0 ),
        .O(\mem_reg[67][86]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [84]),
        .Q(\mem_reg[67][86]_srl32_n_0 ),
        .Q31(\mem_reg[67][86]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32_n_1 ),
        .Q(\mem_reg[67][86]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][86]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32__0_n_1 ),
        .Q(\mem_reg[67][86]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][87]_mux 
       (.I0(\mem_reg[67][87]_srl32_n_0 ),
        .I1(\mem_reg[67][87]_srl32__0_n_0 ),
        .O(\mem_reg[67][87]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [85]),
        .Q(\mem_reg[67][87]_srl32_n_0 ),
        .Q31(\mem_reg[67][87]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32_n_1 ),
        .Q(\mem_reg[67][87]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][87]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32__0_n_1 ),
        .Q(\mem_reg[67][87]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][88]_mux 
       (.I0(\mem_reg[67][88]_srl32_n_0 ),
        .I1(\mem_reg[67][88]_srl32__0_n_0 ),
        .O(\mem_reg[67][88]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [86]),
        .Q(\mem_reg[67][88]_srl32_n_0 ),
        .Q31(\mem_reg[67][88]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32_n_1 ),
        .Q(\mem_reg[67][88]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][88]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32__0_n_1 ),
        .Q(\mem_reg[67][88]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][89]_mux 
       (.I0(\mem_reg[67][89]_srl32_n_0 ),
        .I1(\mem_reg[67][89]_srl32__0_n_0 ),
        .O(\mem_reg[67][89]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [87]),
        .Q(\mem_reg[67][89]_srl32_n_0 ),
        .Q31(\mem_reg[67][89]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32_n_1 ),
        .Q(\mem_reg[67][89]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][89]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32__0_n_1 ),
        .Q(\mem_reg[67][89]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][8]_mux 
       (.I0(\mem_reg[67][8]_srl32_n_0 ),
        .I1(\mem_reg[67][8]_srl32__0_n_0 ),
        .O(\mem_reg[67][8]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [8]),
        .Q(\mem_reg[67][8]_srl32_n_0 ),
        .Q31(\mem_reg[67][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32_n_1 ),
        .Q(\mem_reg[67][8]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][8]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32__0_n_1 ),
        .Q(\mem_reg[67][8]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][90]_mux 
       (.I0(\mem_reg[67][90]_srl32_n_0 ),
        .I1(\mem_reg[67][90]_srl32__0_n_0 ),
        .O(\mem_reg[67][90]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [88]),
        .Q(\mem_reg[67][90]_srl32_n_0 ),
        .Q31(\mem_reg[67][90]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32_n_1 ),
        .Q(\mem_reg[67][90]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][90]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32__0_n_1 ),
        .Q(\mem_reg[67][90]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][91]_mux 
       (.I0(\mem_reg[67][91]_srl32_n_0 ),
        .I1(\mem_reg[67][91]_srl32__0_n_0 ),
        .O(\mem_reg[67][91]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [89]),
        .Q(\mem_reg[67][91]_srl32_n_0 ),
        .Q31(\mem_reg[67][91]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32_n_1 ),
        .Q(\mem_reg[67][91]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][91]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32__0_n_1 ),
        .Q(\mem_reg[67][91]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][92]_mux 
       (.I0(\mem_reg[67][92]_srl32_n_0 ),
        .I1(\mem_reg[67][92]_srl32__0_n_0 ),
        .O(\mem_reg[67][92]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [90]),
        .Q(\mem_reg[67][92]_srl32_n_0 ),
        .Q31(\mem_reg[67][92]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32_n_1 ),
        .Q(\mem_reg[67][92]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][92]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32__0_n_1 ),
        .Q(\mem_reg[67][92]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][93]_mux 
       (.I0(\mem_reg[67][93]_srl32_n_0 ),
        .I1(\mem_reg[67][93]_srl32__0_n_0 ),
        .O(\mem_reg[67][93]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [91]),
        .Q(\mem_reg[67][93]_srl32_n_0 ),
        .Q31(\mem_reg[67][93]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32_n_1 ),
        .Q(\mem_reg[67][93]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][93]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32__0_n_1 ),
        .Q(\mem_reg[67][93]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][94]_mux 
       (.I0(\mem_reg[67][94]_srl32_n_0 ),
        .I1(\mem_reg[67][94]_srl32__0_n_0 ),
        .O(\mem_reg[67][94]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [92]),
        .Q(\mem_reg[67][94]_srl32_n_0 ),
        .Q31(\mem_reg[67][94]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32_n_1 ),
        .Q(\mem_reg[67][94]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][94]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_n_1 ),
        .Q(\mem_reg[67][94]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][9]_mux 
       (.I0(\mem_reg[67][9]_srl32_n_0 ),
        .I1(\mem_reg[67][9]_srl32__0_n_0 ),
        .O(\mem_reg[67][9]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_0 [9]),
        .Q(\mem_reg[67][9]_srl32_n_0 ),
        .Q31(\mem_reg[67][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32_n_1 ),
        .Q(\mem_reg[67][9]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][9]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32__0_n_1 ),
        .Q(\mem_reg[67][9]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1__0
       (.I0(\dout_reg[92]_0 [76]),
        .O(\dout_reg[78]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2__0
       (.I0(\dout_reg[92]_0 [75]),
        .O(\dout_reg[78]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3__0
       (.I0(\dout_reg[92]_0 [74]),
        .O(\dout_reg[78]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4__0
       (.I0(\dout_reg[92]_0 [73]),
        .O(\dout_reg[78]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_5__0
       (.I0(\dout_reg[92]_0 [72]),
        .O(\dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_6__0
       (.I0(\dout_reg[92]_0 [71]),
        .O(\dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_7__0
       (.I0(\dout_reg[92]_0 [70]),
        .O(\dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_8__0
       (.I0(\dout_reg[92]_0 [69]),
        .O(\dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1__0
       (.I0(\dout_reg[92]_0 [84]),
        .O(\dout_reg[86]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2__0
       (.I0(\dout_reg[92]_0 [83]),
        .O(\dout_reg[86]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3__0
       (.I0(\dout_reg[92]_0 [82]),
        .O(\dout_reg[86]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4__0
       (.I0(\dout_reg[92]_0 [81]),
        .O(\dout_reg[86]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_5__0
       (.I0(\dout_reg[92]_0 [80]),
        .O(\dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_6__0
       (.I0(\dout_reg[92]_0 [79]),
        .O(\dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_7__0
       (.I0(\dout_reg[92]_0 [78]),
        .O(\dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_8__0
       (.I0(\dout_reg[92]_0 [77]),
        .O(\dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1__0
       (.I0(rreq_len[29]),
        .O(\dout_reg[93]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2__0
       (.I0(\dout_reg[92]_0 [90]),
        .O(\dout_reg[93]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3__0
       (.I0(\dout_reg[92]_0 [89]),
        .O(\dout_reg[93]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4__0
       (.I0(\dout_reg[92]_0 [88]),
        .O(\dout_reg[93]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_5__0
       (.I0(\dout_reg[92]_0 [87]),
        .O(\dout_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_6__0
       (.I0(\dout_reg[92]_0 [86]),
        .O(\dout_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_7__0
       (.I0(\dout_reg[92]_0 [85]),
        .O(\dout_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(\dout_reg[92]_0 [68]),
        .O(\dout_reg[70]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__0
       (.I0(\dout_reg[92]_0 [67]),
        .O(\dout_reg[70]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3__0
       (.I0(\dout_reg[92]_0 [66]),
        .O(\dout_reg[70]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4__0
       (.I0(\dout_reg[92]_0 [65]),
        .O(\dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_5__0
       (.I0(\dout_reg[92]_0 [64]),
        .O(\dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_6__0
       (.I0(\dout_reg[92]_0 [63]),
        .O(\dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_7__0
       (.I0(\dout_reg[92]_0 [62]),
        .O(\dout_reg[70]_0 [0]));
  LUT3 #(
    .INIT(8'hBA)) 
    tmp_valid_i_1__0
       (.I0(tmp_valid0),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    tmp_valid_i_2
       (.I0(E),
        .I1(tmp_valid_i_3_n_0),
        .I2(tmp_valid_i_4_n_0),
        .I3(\dout_reg[92]_0 [77]),
        .I4(\dout_reg[92]_0 [76]),
        .I5(tmp_valid_i_5_n_0),
        .O(tmp_valid0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_3
       (.I0(\dout_reg[92]_0 [68]),
        .I1(\dout_reg[92]_0 [69]),
        .I2(\dout_reg[92]_0 [70]),
        .I3(\dout_reg[92]_0 [71]),
        .O(tmp_valid_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_4
       (.I0(tmp_valid_i_6_n_0),
        .I1(tmp_valid_i_7_n_0),
        .I2(\dout_reg[92]_0 [90]),
        .I3(rreq_len[29]),
        .I4(\dout_reg[92]_0 [79]),
        .I5(tmp_valid_i_8_n_0),
        .O(tmp_valid_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_5
       (.I0(tmp_valid_i_9_n_0),
        .I1(\dout_reg[92]_0 [67]),
        .I2(\dout_reg[92]_0 [66]),
        .I3(\dout_reg[92]_0 [65]),
        .I4(\dout_reg[92]_0 [64]),
        .O(tmp_valid_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_6
       (.I0(\dout_reg[92]_0 [85]),
        .I1(\dout_reg[92]_0 [82]),
        .I2(\dout_reg[92]_0 [87]),
        .I3(\dout_reg[92]_0 [84]),
        .O(tmp_valid_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_7
       (.I0(\dout_reg[92]_0 [81]),
        .I1(\dout_reg[92]_0 [78]),
        .I2(\dout_reg[92]_0 [83]),
        .I3(\dout_reg[92]_0 [80]),
        .O(tmp_valid_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_8
       (.I0(\dout_reg[92]_0 [89]),
        .I1(\dout_reg[92]_0 [86]),
        .I2(rreq_len[30]),
        .I3(\dout_reg[92]_0 [88]),
        .O(tmp_valid_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_9
       (.I0(\dout_reg[92]_0 [75]),
        .I1(\dout_reg[92]_0 [74]),
        .I2(\dout_reg[92]_0 [73]),
        .I3(\dout_reg[92]_0 [72]),
        .I4(\dout_reg[92]_0 [62]),
        .I5(\dout_reg[92]_0 [63]),
        .O(tmp_valid_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_inv_reg,
    s_ready_t_reg,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    push__0,
    p_4_in,
    empty_n_reg,
    push,
    valid_length,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg,
    E,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    wrsp_valid,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_inv_reg;
  output [0:0]s_ready_t_reg;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output push__0;
  output p_4_in;
  output empty_n_reg;
  input push;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg;
  input [0:0]E;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input wrsp_valid;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire [0:0]s_ready_t_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(dout_vld_reg_0),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_1),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_1),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_0),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg),
        .I2(E),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[7]_i_3__0 
       (.I0(dout_vld_reg_0),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_1),
        .I4(last_resp),
        .O(push__0));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_4_in));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized0_14
   (din,
    push_0,
    ost_ctrl_info,
    Q,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    mem_reg_0);
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]din;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire [0:0]mem_reg_0;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(mem_reg_0),
        .O(din));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized0_9
   (last_resp,
    pop,
    ap_rst_n_inv_reg,
    empty_n_reg,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg,
    ost_ctrl_valid,
    full_n_reg_0,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output pop;
  output ap_rst_n_inv_reg;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg;
  input ost_ctrl_valid;
  input full_n_reg_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__3 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__8
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_inv_reg));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized2
   (ap_rst_n_inv_reg,
    pop_0,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    SR,
    empty_n_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_inv,
    full_n_reg,
    ost_ctrl_valid,
    \raddr_reg[0] ,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0] ,
    ost_ctrl_ready,
    raddr17_in__2,
    dout_vld_reg,
    Q,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_0 ,
    \dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WLAST_Dummy_reg_0,
    push_0,
    in,
    ap_clk);
  output ap_rst_n_inv_reg;
  output pop_0;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output [0:0]SR;
  output empty_n_reg_0;
  output WVALID_Dummy_reg;
  input ap_rst_n_inv;
  input full_n_reg;
  input ost_ctrl_valid;
  input \raddr_reg[0] ;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0] ;
  input ost_ctrl_ready;
  input raddr17_in__2;
  input dout_vld_reg;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_0 ;
  input [7:0]\dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input WLAST_Dummy_reg_0;
  input push_0;
  input [3:0]in;
  input ap_clk;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [7:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire dout_vld_reg;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire full_n_reg;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire next_burst;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop_0;
  wire push_0;
  wire raddr17_in__2;
  wire \raddr_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1__1 
       (.I0(next_burst),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_0 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_0_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\dout[3]_i_4_n_0 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(\dout[3]_i_2_0 [7]),
        .I1(\dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_0_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(next_burst),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__5
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg),
        .I2(ost_ctrl_valid),
        .I3(\raddr_reg[0] ),
        .I4(pop_0),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \len_cnt[7]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(next_burst),
        .O(SR));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h75FFFFFF8A000000)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\raddr_reg[0] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg[0] ),
        .I4(ost_ctrl_ready),
        .I5(pop_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(ost_ctrl_valid),
        .I1(\raddr_reg[0] ),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_0 ),
        .I4(next_burst),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr17_in__2),
        .I1(dout_vld_reg),
        .I2(ost_ctrl_valid),
        .I3(\raddr_reg[0] ),
        .I4(pop_0),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized3
   (pop,
    push,
    \dout_reg[67]_0 ,
    req_en__0,
    rs_req_ready,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    \dout_reg[67]_1 ,
    AWVALID_Dummy_0,
    in,
    Q,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output push;
  output [65:0]\dout_reg[67]_0 ;
  input req_en__0;
  input rs_req_ready;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input \dout_reg[67]_1 ;
  input AWVALID_Dummy_0;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;

  wire AWVALID_Dummy_0;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire \dout_reg[67]_1 ;
  wire [65:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][64]_srl15_n_0 ;
  wire \mem_reg[14][65]_srl15_n_0 ;
  wire \mem_reg[14][66]_srl15_n_0 ;
  wire \mem_reg[14][67]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1__1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(\dout_reg[2]_0 ),
        .I3(\dout_reg[2]_1 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\dout_reg[67]_1 ),
        .I1(AWVALID_Dummy_0),
        .O(push));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "mmul_gmem0_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_srl__parameterized4
   (D,
    req_en__0,
    \dout_reg[36]_0 ,
    data_en__3,
    pop,
    WVALID_Dummy_reg,
    push_1,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    fifo_valid,
    m_axi_gmem0_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_1 ,
    ap_clk,
    ap_rst_n_inv);
  output [3:0]D;
  output req_en__0;
  output [36:0]\dout_reg[36]_0 ;
  output data_en__3;
  output pop;
  output [0:0]WVALID_Dummy_reg;
  output push_1;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input fifo_valid;
  input m_axi_gmem0_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_0 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_gmem0_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_8_in;
  wire pop;
  wire push_1;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1__1 
       (.I0(m_axi_gmem0_WREADY),
        .I1(flying_req_reg_0),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg_0),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push_1),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_gmem0_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem0_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push_1));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \state[0]_i_2 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(m_axi_gmem0_WREADY),
        .I3(flying_req_reg),
        .I4(flying_req_reg_0),
        .I5(data_en__3),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_store
   (wrsp_type,
    gmem0_AWREADY,
    WVALID_Dummy,
    gmem0_WREADY,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    in,
    tmp_valid_reg_0,
    p_4_in,
    full_n_reg,
    full_n_reg_0,
    write_result_U0_m_axi_gmem0_BREADY,
    empty_n_reg,
    D,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg_0,
    mem_reg,
    data_buf,
    mem_reg_0,
    mem_reg_1,
    push,
    write_result_U0_m_axi_gmem0_AWVALID,
    pop,
    AWREADY_Dummy,
    mOutPtr18_out,
    Q,
    dout_vld_reg_1,
    last_resp,
    need_wrsp,
    ap_enable_reg_pp0_iter2,
    \mem_reg[67][94]_srl32__0 ,
    E);
  output wrsp_type;
  output gmem0_AWREADY;
  output WVALID_Dummy;
  output gmem0_WREADY;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output [35:0]in;
  output [0:0]tmp_valid_reg_0;
  output p_4_in;
  output full_n_reg;
  output full_n_reg_0;
  output write_result_U0_m_axi_gmem0_BREADY;
  output empty_n_reg;
  output [91:0]D;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input mem_reg;
  input data_buf;
  input mem_reg_0;
  input [31:0]mem_reg_1;
  input push;
  input write_result_U0_m_axi_gmem0_AWVALID;
  input pop;
  input AWREADY_Dummy;
  input mOutPtr18_out;
  input [1:0]Q;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input need_wrsp;
  input ap_enable_reg_pp0_iter2;
  input [92:0]\mem_reg[67][94]_srl32__0 ;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire data_buf;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_128;
  wire fifo_wreq_n_129;
  wire fifo_wreq_n_130;
  wire fifo_wreq_n_131;
  wire fifo_wreq_n_132;
  wire fifo_wreq_n_133;
  wire fifo_wreq_n_134;
  wire fifo_wreq_n_135;
  wire fifo_wreq_n_136;
  wire fifo_wreq_n_137;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem0_AWREADY;
  wire gmem0_WREADY;
  wire [35:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire mem_reg;
  wire [92:0]\mem_reg[67][94]_srl32__0 ;
  wire mem_reg_0;
  wire [31:0]mem_reg_1;
  wire need_wrsp;
  wire next_wreq;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_4_in;
  wire pop;
  wire push;
  wire push_0;
  wire push__0;
  wire [4:0]raddr_reg;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__0_n_4;
  wire tmp_len0_carry__0_n_5;
  wire tmp_len0_carry__0_n_6;
  wire tmp_len0_carry__0_n_7;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__1_n_4;
  wire tmp_len0_carry__1_n_5;
  wire tmp_len0_carry__1_n_6;
  wire tmp_len0_carry__1_n_7;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__2_n_4;
  wire tmp_len0_carry__2_n_5;
  wire tmp_len0_carry__2_n_6;
  wire tmp_len0_carry__2_n_7;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire valid_length;
  wire [28:0]wreq_len;
  wire wreq_valid;
  wire write_result_U0_m_axi_gmem0_AWVALID;
  wire write_result_U0_m_axi_gmem0_BREADY;
  wire wrsp_ready;
  wire wrsp_type;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [7:6]NLW_tmp_len0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_tmp_len0_carry__2_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .gmem0_WREADY(gmem0_WREADY),
        .in(in),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .pop(pop),
        .push(push));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .DI(fifo_wreq_n_100),
        .Q(raddr_reg),
        .S({fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106}),
        .\ap_CS_fsm[1]_i_5__0 (Q[0]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[70] ({fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121}),
        .\dout_reg[78] ({fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114}),
        .\dout_reg[86] ({fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128,fifo_wreq_n_129}),
        .\dout_reg[92] ({wreq_len,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98,fifo_wreq_n_99}),
        .\dout_reg[93] ({fifo_wreq_n_130,fifo_wreq_n_131,fifo_wreq_n_132,fifo_wreq_n_133,fifo_wreq_n_134,fifo_wreq_n_135,fifo_wreq_n_136}),
        .full_n_reg_0(fifo_wreq_n_137),
        .full_n_reg_1(full_n_reg_0),
        .gmem0_AWREADY(gmem0_AWREADY),
        .\mem_reg[67][94]_srl32__0 (\mem_reg[67][94]_srl32__0 ),
        .push(push_0),
        .tmp_valid_reg(AWVALID_Dummy),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .write_result_U0_m_axi_gmem0_AWVALID(write_result_U0_m_axi_gmem0_AWVALID),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(next_wreq),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_1),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .push(push_0),
        .push__0(push__0),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(raddr_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,raddr_reg[4:1],fifo_wreq_n_100}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106}));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_91),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_90),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_89),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_88),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_87),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_86),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_85),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_84),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_83),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_82),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_81),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_80),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_99),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_98),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_97),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_96),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_95),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_94),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_93),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_92),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3,tmp_len0_carry_n_4,tmp_len0_carry_n_5,tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI({wreq_len[6:0],1'b0}),
        .O({tmp_len0[8:2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3,tmp_len0_carry__0_n_4,tmp_len0_carry__0_n_5,tmp_len0_carry__0_n_6,tmp_len0_carry__0_n_7}),
        .DI(wreq_len[14:7]),
        .O(tmp_len0[16:9]),
        .S({fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3,tmp_len0_carry__1_n_4,tmp_len0_carry__1_n_5,tmp_len0_carry__1_n_6,tmp_len0_carry__1_n_7}),
        .DI(wreq_len[22:15]),
        .O(tmp_len0[24:17]),
        .S({fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128,fifo_wreq_n_129}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry__2_CO_UNCONNECTED[7:6],tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3,tmp_len0_carry__2_n_4,tmp_len0_carry__2_n_5,tmp_len0_carry__2_n_6,tmp_len0_carry__2_n_7}),
        .DI({1'b0,1'b0,wreq_len[28:23]}),
        .O({NLW_tmp_len0_carry__2_O_UNCONNECTED[7],tmp_len0[31:25]}),
        .S({1'b0,fifo_wreq_n_130,fifo_wreq_n_131,fifo_wreq_n_132,fifo_wreq_n_133,fifo_wreq_n_134,fifo_wreq_n_135,fifo_wreq_n_136}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(D[70]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(D[71]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(D[72]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(D[73]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[14]),
        .Q(D[74]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(D[75]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(D[76]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(D[77]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[18]),
        .Q(D[78]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[19]),
        .Q(D[79]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[20]),
        .Q(D[80]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[21]),
        .Q(D[81]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[22]),
        .Q(D[82]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[23]),
        .Q(D[83]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[24]),
        .Q(D[84]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[25]),
        .Q(D[85]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[26]),
        .Q(D[86]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[27]),
        .Q(D[87]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[28]),
        .Q(D[88]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[29]),
        .Q(D[89]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(D[62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[30]),
        .Q(D[90]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(D[91]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(D[63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(D[64]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(D[65]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(D[66]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(D[67]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(D[68]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[9]),
        .Q(D[69]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_137),
        .Q(AWVALID_Dummy),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized2 user_resp
       (.Q(Q[1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(dout_vld_reg),
        .push__0(push__0),
        .ursp_ready(ursp_ready),
        .write_result_U0_m_axi_gmem0_BREADY(write_result_U0_m_axi_gmem0_BREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_throttle
   (AWREADY_Dummy_1,
    WREADY_Dummy,
    E,
    mOutPtr18_out,
    \dout_reg[36] ,
    m_axi_gmem0_WVALID,
    empty_n_reg,
    m_axi_gmem0_AWVALID,
    ap_rst_n_inv_reg,
    \data_p1_reg[67] ,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy_0,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    push,
    mem_reg,
    m_axi_gmem0_WREADY,
    \dout_reg[36]_0 ,
    m_axi_gmem0_AWREADY,
    in,
    \dout_reg[35] );
  output AWREADY_Dummy_1;
  output WREADY_Dummy;
  output [0:0]E;
  output mOutPtr18_out;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem0_WVALID;
  output empty_n_reg;
  output m_axi_gmem0_AWVALID;
  output ap_rst_n_inv_reg;
  output [65:0]\data_p1_reg[67] ;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy_0;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input push;
  input mem_reg;
  input m_axi_gmem0_WREADY;
  input \dout_reg[36]_0 ;
  input m_axi_gmem0_AWREADY;
  input [65:0]in;
  input [35:0]\dout_reg[35] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire burst_valid;
  wire data_fifo_n_3;
  wire data_fifo_n_4;
  wire data_fifo_n_46;
  wire data_fifo_n_49;
  wire data_fifo_n_5;
  wire data_fifo_n_6;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]\dout_reg[35] ;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire empty_n_reg;
  wire flying_req_reg_n_0;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire mOutPtr18_out;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire mem_reg;
  wire push;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_2;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_4;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_5;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_1;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_3,data_fifo_n_4,data_fifo_n_5,data_fifo_n_6}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_46),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_49),
        .empty_n_reg_0(empty_n_reg),
        .flying_req_reg(rs_req_n_1),
        .flying_req_reg_0(flying_req_reg_n_0),
        .full_n_reg_0(WREADY_Dummy),
        .in({\dout_reg[36]_0 ,\dout_reg[35] }),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .mem_reg(mem_reg),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_49),
        .Q(flying_req_reg_n_0),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_46),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_46),
        .D(data_fifo_n_6),
        .Q(last_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_46),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_46),
        .D(data_fifo_n_4),
        .Q(last_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_46),
        .D(data_fifo_n_3),
        .Q(last_cnt_reg[4]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized5 req_fifo
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(AWREADY_Dummy_1),
        .in(in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67}),
        .E(load_p2),
        .Q(last_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[2] (rs_req_n_1),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .\state[0]_i_2 (flying_req_reg_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_write
   (last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    data_buf,
    E,
    mOutPtr18_out,
    pop,
    Q,
    \dout_reg[36] ,
    m_axi_gmem0_WVALID,
    empty_n_reg,
    ap_rst_n_inv_reg,
    m_axi_gmem0_AWVALID,
    ap_rst_n_inv_reg_0,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n_inv,
    WVALID_Dummy,
    push,
    mem_reg,
    AWVALID_Dummy,
    p_4_in,
    m_axi_gmem0_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem0_BVALID,
    D,
    m_axi_gmem0_AWREADY,
    in,
    \data_p2_reg[95] );
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output data_buf;
  output [0:0]E;
  output mOutPtr18_out;
  output pop;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem0_WVALID;
  output empty_n_reg;
  output ap_rst_n_inv_reg;
  output m_axi_gmem0_AWVALID;
  output ap_rst_n_inv_reg_0;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n_inv;
  input WVALID_Dummy;
  input push;
  input mem_reg;
  input AWVALID_Dummy;
  input p_4_in;
  input m_axi_gmem0_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem0_BVALID;
  input [91:0]D;
  input m_axi_gmem0_AWREADY;
  input [35:0]in;
  input [0:0]\data_p2_reg[95] ;

  wire [63:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [91:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_rst_n_inv_reg_0;
  wire burst_valid;
  wire data_buf;
  wire [65:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[95] ;
  wire [36:0]\dout_reg[36] ;
  wire empty_n_reg;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire fifo_burst_n_6;
  wire fifo_burst_n_7;
  wire [35:0]in;
  wire last_resp;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire mOutPtr18_out;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire mem_reg;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [7:0]p_0_in__0;
  wire p_3_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wreq_burst_conv_n_2;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_7),
        .Q(WLAST_Dummy_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_6),
        .Q(WVALID_Dummy_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(E),
        .Q(len_cnt_reg),
        .SR(fifo_burst_n_2),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_0),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .burst_valid(burst_valid),
        .data_buf(data_buf),
        .dout_vld_reg_0(fifo_burst_n_6),
        .full_n_reg_0(fifo_burst_n_1),
        .in(ost_ctrl_len),
        .\mOutPtr_reg[0]_0 (wreq_burst_conv_n_2),
        .\mOutPtr_reg[0]_1 (mem_reg),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_fifo__parameterized1_8 fifo_resp
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_4_in(p_4_in),
        .push(push_0),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .p_4_in(p_4_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D(ost_ctrl_len),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_2),
        .\data_p2_reg[95] (D),
        .\data_p2_reg[95]_0 (\data_p2_reg[95] ),
        .\dout_reg[0] (fifo_burst_n_1),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_1),
        .push_0(push_0),
        .s_ready_t_reg(AWREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem0_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(p_3_in),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg_0),
        .burst_valid(burst_valid),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\dout_reg[35] (in),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .empty_n_reg(empty_n_reg),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_0),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .mem_reg(mem_reg),
        .push(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi
   (D,
    DOUTPADOUTP,
    gmem1_ARREADY,
    gmem1_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_BREADY,
    Q,
    empty_n_reg,
    ap_clk,
    mem_reg,
    ap_rst_n_inv,
    dout_vld_reg,
    ready_for_outstanding,
    push,
    pop,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RVALID,
    \data_p2_reg[32] ,
    m_axi_gmem1_BVALID,
    in);
  output [31:0]D;
  output [0:0]DOUTPADOUTP;
  output gmem1_ARREADY;
  output gmem1_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [61:0]m_axi_gmem1_ARADDR;
  output m_axi_gmem1_BREADY;
  output [3:0]Q;
  output empty_n_reg;
  input ap_clk;
  input mem_reg;
  input ap_rst_n_inv;
  input dout_vld_reg;
  input ready_for_outstanding;
  input push;
  input pop;
  input m_axi_gmem1_ARREADY;
  input m_axi_gmem1_RVALID;
  input [32:0]\data_p2_reg[32] ;
  input m_axi_gmem1_BVALID;
  input [92:0]in;

  wire [63:2]ARADDR_Dummy;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]DOUTPADOUTP;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \buff_rdata/mOutPtr18_out ;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [92:0]in;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RVALID;
  wire mem_reg;
  wire pop;
  wire push;
  wire ready_for_outstanding;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy,ARADDR_Dummy}),
        .DINPADINP(RLAST_Dummy),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.len_buf_reg[3] (Q),
        .\data_p1_reg[32] ({burst_end,RDATA_Dummy}),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .mOutPtr18_out(\buff_rdata/mOutPtr18_out ),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .pop(pop),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .DINPADINP(RLAST_Dummy),
        .DOUTPADOUTP(DOUTPADOUTP),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg(dout_vld_reg),
        .empty_n_reg(empty_n_reg),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .in(in),
        .mOutPtr18_out(\buff_rdata/mOutPtr18_out ),
        .mem_reg(mem_reg),
        .mem_reg_0({burst_end,RDATA_Dummy}),
        .pop(pop),
        .push(push),
        .push_0(\buff_rdata/push ),
        .ready_for_outstanding(ready_for_outstanding),
        .\tmp_len_reg[31]_0 ({ARLEN_Dummy,ARADDR_Dummy}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_burst_converter
   (s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    ost_ctrl_info,
    ost_ctrl_valid,
    push,
    m_axi_gmem1_ARADDR,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ARVALID_Dummy,
    \dout_reg[0] ,
    m_axi_gmem1_ARREADY,
    ost_ctrl_ready,
    D,
    E);
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output ost_ctrl_info;
  output ost_ctrl_valid;
  output push;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ARVALID_Dummy;
  input \dout_reg[0] ;
  input m_axi_gmem1_ARREADY;
  input ost_ctrl_ready;
  input [91:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \beat_len_reg_n_0_[0] ;
  wire \beat_len_reg_n_0_[1] ;
  wire \beat_len_reg_n_0_[2] ;
  wire \beat_len_reg_n_0_[3] ;
  wire \beat_len_reg_n_0_[4] ;
  wire \beat_len_reg_n_0_[5] ;
  wire \beat_len_reg_n_0_[6] ;
  wire \beat_len_reg_n_0_[7] ;
  wire \beat_len_reg_n_0_[8] ;
  wire \beat_len_reg_n_0_[9] ;
  wire \could_multi_bursts.addr_buf[63]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_7__1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_2__1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_2__1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_2__1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_2__1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_2__1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_2__1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_4__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_2__1_n_7 ;
  wire [63:2]\could_multi_bursts.addr_tmp ;
  wire \could_multi_bursts.burst_valid_i_1__1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.len_buf[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.len_buf[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.len_buf[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.len_buf[3]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_1__1_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_i_1__1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire \dout_reg[0] ;
  wire \end_addr[17]_i_2__0_n_0 ;
  wire \end_addr[17]_i_3__0_n_0 ;
  wire \end_addr[17]_i_4__0_n_0 ;
  wire \end_addr[17]_i_5__0_n_0 ;
  wire \end_addr[17]_i_6__0_n_0 ;
  wire \end_addr[17]_i_7__0_n_0 ;
  wire \end_addr[17]_i_8__0_n_0 ;
  wire \end_addr[17]_i_9__0_n_0 ;
  wire \end_addr[25]_i_2__0_n_0 ;
  wire \end_addr[25]_i_3__0_n_0 ;
  wire \end_addr[25]_i_4__0_n_0 ;
  wire \end_addr[25]_i_5__0_n_0 ;
  wire \end_addr[25]_i_6__0_n_0 ;
  wire \end_addr[25]_i_7__0_n_0 ;
  wire \end_addr[25]_i_8__0_n_0 ;
  wire \end_addr[25]_i_9__0_n_0 ;
  wire \end_addr[33]_i_2__0_n_0 ;
  wire \end_addr[33]_i_3__0_n_0 ;
  wire \end_addr[33]_i_4__0_n_0 ;
  wire \end_addr[33]_i_5__0_n_0 ;
  wire \end_addr[33]_i_6__0_n_0 ;
  wire \end_addr[33]_i_7__0_n_0 ;
  wire \end_addr[9]_i_2__0_n_0 ;
  wire \end_addr[9]_i_3__0_n_0 ;
  wire \end_addr[9]_i_4__0_n_0 ;
  wire \end_addr[9]_i_5__0_n_0 ;
  wire \end_addr[9]_i_6__0_n_0 ;
  wire \end_addr[9]_i_7__0_n_0 ;
  wire \end_addr[9]_i_8__0_n_0 ;
  wire \end_addr[9]_i_9__0_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_0;
  wire first_sect_carry__0_i_2__1_n_0;
  wire first_sect_carry__0_i_3__1_n_0;
  wire first_sect_carry__0_i_4__1_n_0;
  wire first_sect_carry__0_i_5__1_n_0;
  wire first_sect_carry__0_i_6__1_n_0;
  wire first_sect_carry__0_i_7__1_n_0;
  wire first_sect_carry__0_i_8__1_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1__1_n_0;
  wire first_sect_carry__1_i_2__1_n_0;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry_i_1__1_n_0;
  wire first_sect_carry_i_2__1_n_0;
  wire first_sect_carry_i_3__1_n_0;
  wire first_sect_carry_i_4__1_n_0;
  wire first_sect_carry_i_5__1_n_0;
  wire first_sect_carry_i_6__1_n_0;
  wire first_sect_carry_i_7__1_n_0;
  wire first_sect_carry_i_8__1_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1__1_n_0;
  wire last_sect_carry__0_i_2__1_n_0;
  wire last_sect_carry__0_i_3__1_n_0;
  wire last_sect_carry__0_i_4__1_n_0;
  wire last_sect_carry__0_i_5__1_n_0;
  wire last_sect_carry__0_i_6__1_n_0;
  wire last_sect_carry__0_i_7__1_n_0;
  wire last_sect_carry__0_i_8__1_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry_i_1__1_n_0;
  wire last_sect_carry_i_2__1_n_0;
  wire last_sect_carry_i_3__1_n_0;
  wire last_sect_carry_i_4__1_n_0;
  wire last_sect_carry_i_5__1_n_0;
  wire last_sect_carry_i_6__1_n_0;
  wire last_sect_carry_i_7__1_n_0;
  wire last_sect_carry_i_8__1_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire p_13_in;
  wire [31:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_13;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_132;
  wire rs_req_n_133;
  wire rs_req_n_134;
  wire rs_req_n_135;
  wire rs_req_n_136;
  wire rs_req_n_137;
  wire rs_req_n_138;
  wire rs_req_n_139;
  wire rs_req_n_14;
  wire rs_req_n_140;
  wire rs_req_n_141;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_16;
  wire rs_req_n_163;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_169;
  wire rs_req_n_17;
  wire rs_req_n_170;
  wire rs_req_n_171;
  wire rs_req_n_172;
  wire rs_req_n_173;
  wire rs_req_n_174;
  wire rs_req_n_175;
  wire rs_req_n_176;
  wire rs_req_n_177;
  wire rs_req_n_178;
  wire rs_req_n_179;
  wire rs_req_n_18;
  wire rs_req_n_180;
  wire rs_req_n_181;
  wire rs_req_n_182;
  wire rs_req_n_183;
  wire rs_req_n_184;
  wire rs_req_n_185;
  wire rs_req_n_186;
  wire rs_req_n_187;
  wire rs_req_n_188;
  wire rs_req_n_189;
  wire rs_req_n_19;
  wire rs_req_n_190;
  wire rs_req_n_191;
  wire rs_req_n_192;
  wire rs_req_n_193;
  wire rs_req_n_194;
  wire rs_req_n_195;
  wire rs_req_n_196;
  wire rs_req_n_197;
  wire rs_req_n_198;
  wire rs_req_n_199;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_200;
  wire rs_req_n_201;
  wire rs_req_n_202;
  wire rs_req_n_203;
  wire rs_req_n_204;
  wire rs_req_n_205;
  wire rs_req_n_206;
  wire rs_req_n_207;
  wire rs_req_n_208;
  wire rs_req_n_209;
  wire rs_req_n_21;
  wire rs_req_n_210;
  wire rs_req_n_211;
  wire rs_req_n_212;
  wire rs_req_n_213;
  wire rs_req_n_214;
  wire rs_req_n_215;
  wire rs_req_n_216;
  wire rs_req_n_217;
  wire rs_req_n_218;
  wire rs_req_n_219;
  wire rs_req_n_22;
  wire rs_req_n_220;
  wire rs_req_n_221;
  wire rs_req_n_222;
  wire rs_req_n_223;
  wire rs_req_n_224;
  wire rs_req_n_225;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_8;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__1_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf[4]_i_1__0_n_0 ;
  wire \sect_len_buf[5]_i_1__0_n_0 ;
  wire \sect_len_buf[6]_i_1__0_n_0 ;
  wire \sect_len_buf[7]_i_1__0_n_0 ;
  wire \sect_len_buf[8]_i_1__0_n_0 ;
  wire \sect_len_buf[9]_i_2__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [7:6]\NLW_could_multi_bursts.addr_buf_reg[63]_i_4__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.addr_buf_reg[63]_i_4__0_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.addr_buf_reg[8]_i_2__1_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(\beat_len_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(\beat_len_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[4]),
        .Q(\beat_len_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[5]),
        .Q(\beat_len_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[6]),
        .Q(\beat_len_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[7]),
        .Q(\beat_len_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[8]),
        .Q(\beat_len_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[9]),
        .Q(\beat_len_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[10]),
        .Q(\beat_len_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[11]),
        .Q(\beat_len_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_1__1 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[10]),
        .O(\could_multi_bursts.addr_tmp [10]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[11]_i_1__1 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[11]),
        .O(\could_multi_bursts.addr_tmp [11]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[12]_i_1__1 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[12]),
        .O(\could_multi_bursts.addr_tmp [12]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_1__1 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[13]),
        .O(\could_multi_bursts.addr_tmp [13]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_1__1 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[14]),
        .O(\could_multi_bursts.addr_tmp [14]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[15]_i_1__1 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[15]),
        .O(\could_multi_bursts.addr_tmp [15]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[16]_i_1__1 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[16]),
        .O(\could_multi_bursts.addr_tmp [16]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_1__1 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[17]),
        .O(\could_multi_bursts.addr_tmp [17]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_1__1 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[18]),
        .O(\could_multi_bursts.addr_tmp [18]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[19]_i_1__1 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[19]),
        .O(\could_multi_bursts.addr_tmp [19]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[20]_i_1__1 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[20]),
        .O(\could_multi_bursts.addr_tmp [20]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_1__1 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[21]),
        .O(\could_multi_bursts.addr_tmp [21]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_1__1 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[22]),
        .O(\could_multi_bursts.addr_tmp [22]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[23]_i_1__1 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[23]),
        .O(\could_multi_bursts.addr_tmp [23]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[24]_i_1__1 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[24]),
        .O(\could_multi_bursts.addr_tmp [24]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_1__1 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[25]),
        .O(\could_multi_bursts.addr_tmp [25]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_1__1 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[26]),
        .O(\could_multi_bursts.addr_tmp [26]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[27]_i_1__1 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[27]),
        .O(\could_multi_bursts.addr_tmp [27]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[28]_i_1__1 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[28]),
        .O(\could_multi_bursts.addr_tmp [28]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_1__1 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[29]),
        .O(\could_multi_bursts.addr_tmp [29]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[2]_i_1__1 
       (.I0(sect_addr_buf[2]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[2]),
        .O(\could_multi_bursts.addr_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_1__1 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[30]),
        .O(\could_multi_bursts.addr_tmp [30]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_1__1 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[31]),
        .O(\could_multi_bursts.addr_tmp [31]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[32]_i_1__1 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[32]),
        .O(\could_multi_bursts.addr_tmp [32]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_1__1 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[33]),
        .O(\could_multi_bursts.addr_tmp [33]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_1__1 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[34]),
        .O(\could_multi_bursts.addr_tmp [34]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[35]_i_1__1 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[35]),
        .O(\could_multi_bursts.addr_tmp [35]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[36]_i_1__1 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[36]),
        .O(\could_multi_bursts.addr_tmp [36]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_1__1 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[37]),
        .O(\could_multi_bursts.addr_tmp [37]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_1__1 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[38]),
        .O(\could_multi_bursts.addr_tmp [38]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[39]_i_1__1 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[39]),
        .O(\could_multi_bursts.addr_tmp [39]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[3]_i_1__1 
       (.I0(sect_addr_buf[3]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[3]),
        .O(\could_multi_bursts.addr_tmp [3]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[40]_i_1__1 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[40]),
        .O(\could_multi_bursts.addr_tmp [40]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_1__1 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[41]),
        .O(\could_multi_bursts.addr_tmp [41]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_1__1 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[42]),
        .O(\could_multi_bursts.addr_tmp [42]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[43]_i_1__1 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[43]),
        .O(\could_multi_bursts.addr_tmp [43]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[44]_i_1__1 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[44]),
        .O(\could_multi_bursts.addr_tmp [44]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_1__1 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[45]),
        .O(\could_multi_bursts.addr_tmp [45]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_1__1 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[46]),
        .O(\could_multi_bursts.addr_tmp [46]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[47]_i_1__1 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[47]),
        .O(\could_multi_bursts.addr_tmp [47]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[48]_i_1__1 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[48]),
        .O(\could_multi_bursts.addr_tmp [48]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_1__1 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[49]),
        .O(\could_multi_bursts.addr_tmp [49]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[4]_i_1__1 
       (.I0(sect_addr_buf[4]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[4]),
        .O(\could_multi_bursts.addr_tmp [4]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_1__1 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[50]),
        .O(\could_multi_bursts.addr_tmp [50]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[51]_i_1__1 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[51]),
        .O(\could_multi_bursts.addr_tmp [51]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[52]_i_1__1 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[52]),
        .O(\could_multi_bursts.addr_tmp [52]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_1__1 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[53]),
        .O(\could_multi_bursts.addr_tmp [53]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_1__1 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[54]),
        .O(\could_multi_bursts.addr_tmp [54]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[55]_i_1__1 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[55]),
        .O(\could_multi_bursts.addr_tmp [55]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[56]_i_1__1 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[56]),
        .O(\could_multi_bursts.addr_tmp [56]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_1__1 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[57]),
        .O(\could_multi_bursts.addr_tmp [57]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_1__1 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[58]),
        .O(\could_multi_bursts.addr_tmp [58]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[59]_i_1__1 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[59]),
        .O(\could_multi_bursts.addr_tmp [59]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[5]_i_1__1 
       (.I0(sect_addr_buf[5]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[5]),
        .O(\could_multi_bursts.addr_tmp [5]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[60]_i_1__1 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[60]),
        .O(\could_multi_bursts.addr_tmp [60]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_1__1 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[61]),
        .O(\could_multi_bursts.addr_tmp [61]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_1__1 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[62]),
        .O(\could_multi_bursts.addr_tmp [62]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_2__1 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[63]),
        .O(\could_multi_bursts.addr_tmp [63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.addr_buf[63]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_1__1 
       (.I0(sect_addr_buf[6]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[6]),
        .O(\could_multi_bursts.addr_tmp [6]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[7]_i_1__1 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[7]),
        .O(\could_multi_bursts.addr_tmp [7]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[8]_i_1__1 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[8]),
        .O(\could_multi_bursts.addr_tmp [8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.addr_buf[8]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\could_multi_bursts.addr_buf[8]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.addr_buf[8]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\could_multi_bursts.addr_buf[8]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.addr_buf[8]_i_5__0 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\could_multi_bursts.addr_buf[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.addr_buf[8]_i_6__0 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.addr_buf[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.addr_buf[8]_i_7__1 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.addr_buf[8]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_1__1 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ),
        .I2(data1[9]),
        .O(\could_multi_bursts.addr_tmp [9]));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[16]_i_2__1 
       (.CI(\could_multi_bursts.addr_buf_reg[8]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[16]_i_2__1_n_0 ,\could_multi_bursts.addr_buf_reg[16]_i_2__1_n_1 ,\could_multi_bursts.addr_buf_reg[16]_i_2__1_n_2 ,\could_multi_bursts.addr_buf_reg[16]_i_2__1_n_3 ,\could_multi_bursts.addr_buf_reg[16]_i_2__1_n_4 ,\could_multi_bursts.addr_buf_reg[16]_i_2__1_n_5 ,\could_multi_bursts.addr_buf_reg[16]_i_2__1_n_6 ,\could_multi_bursts.addr_buf_reg[16]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O(data1[16:9]),
        .S(m_axi_gmem1_ARADDR[14:7]));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[24]_i_2__1 
       (.CI(\could_multi_bursts.addr_buf_reg[16]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[24]_i_2__1_n_0 ,\could_multi_bursts.addr_buf_reg[24]_i_2__1_n_1 ,\could_multi_bursts.addr_buf_reg[24]_i_2__1_n_2 ,\could_multi_bursts.addr_buf_reg[24]_i_2__1_n_3 ,\could_multi_bursts.addr_buf_reg[24]_i_2__1_n_4 ,\could_multi_bursts.addr_buf_reg[24]_i_2__1_n_5 ,\could_multi_bursts.addr_buf_reg[24]_i_2__1_n_6 ,\could_multi_bursts.addr_buf_reg[24]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(m_axi_gmem1_ARADDR[22:15]));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [32]),
        .Q(m_axi_gmem1_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[32]_i_2__1 
       (.CI(\could_multi_bursts.addr_buf_reg[24]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[32]_i_2__1_n_0 ,\could_multi_bursts.addr_buf_reg[32]_i_2__1_n_1 ,\could_multi_bursts.addr_buf_reg[32]_i_2__1_n_2 ,\could_multi_bursts.addr_buf_reg[32]_i_2__1_n_3 ,\could_multi_bursts.addr_buf_reg[32]_i_2__1_n_4 ,\could_multi_bursts.addr_buf_reg[32]_i_2__1_n_5 ,\could_multi_bursts.addr_buf_reg[32]_i_2__1_n_6 ,\could_multi_bursts.addr_buf_reg[32]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(m_axi_gmem1_ARADDR[30:23]));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [33]),
        .Q(m_axi_gmem1_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [34]),
        .Q(m_axi_gmem1_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [35]),
        .Q(m_axi_gmem1_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [36]),
        .Q(m_axi_gmem1_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [37]),
        .Q(m_axi_gmem1_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [38]),
        .Q(m_axi_gmem1_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [39]),
        .Q(m_axi_gmem1_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [40]),
        .Q(m_axi_gmem1_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[40]_i_2__1 
       (.CI(\could_multi_bursts.addr_buf_reg[32]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[40]_i_2__1_n_0 ,\could_multi_bursts.addr_buf_reg[40]_i_2__1_n_1 ,\could_multi_bursts.addr_buf_reg[40]_i_2__1_n_2 ,\could_multi_bursts.addr_buf_reg[40]_i_2__1_n_3 ,\could_multi_bursts.addr_buf_reg[40]_i_2__1_n_4 ,\could_multi_bursts.addr_buf_reg[40]_i_2__1_n_5 ,\could_multi_bursts.addr_buf_reg[40]_i_2__1_n_6 ,\could_multi_bursts.addr_buf_reg[40]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(m_axi_gmem1_ARADDR[38:31]));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [41]),
        .Q(m_axi_gmem1_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [42]),
        .Q(m_axi_gmem1_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [43]),
        .Q(m_axi_gmem1_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [44]),
        .Q(m_axi_gmem1_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [45]),
        .Q(m_axi_gmem1_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [46]),
        .Q(m_axi_gmem1_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [47]),
        .Q(m_axi_gmem1_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [48]),
        .Q(m_axi_gmem1_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[48]_i_2__1 
       (.CI(\could_multi_bursts.addr_buf_reg[40]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[48]_i_2__1_n_0 ,\could_multi_bursts.addr_buf_reg[48]_i_2__1_n_1 ,\could_multi_bursts.addr_buf_reg[48]_i_2__1_n_2 ,\could_multi_bursts.addr_buf_reg[48]_i_2__1_n_3 ,\could_multi_bursts.addr_buf_reg[48]_i_2__1_n_4 ,\could_multi_bursts.addr_buf_reg[48]_i_2__1_n_5 ,\could_multi_bursts.addr_buf_reg[48]_i_2__1_n_6 ,\could_multi_bursts.addr_buf_reg[48]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(m_axi_gmem1_ARADDR[46:39]));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [49]),
        .Q(m_axi_gmem1_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [50]),
        .Q(m_axi_gmem1_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [51]),
        .Q(m_axi_gmem1_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [52]),
        .Q(m_axi_gmem1_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [53]),
        .Q(m_axi_gmem1_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [54]),
        .Q(m_axi_gmem1_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [55]),
        .Q(m_axi_gmem1_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [56]),
        .Q(m_axi_gmem1_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[56]_i_2__1 
       (.CI(\could_multi_bursts.addr_buf_reg[48]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[56]_i_2__1_n_0 ,\could_multi_bursts.addr_buf_reg[56]_i_2__1_n_1 ,\could_multi_bursts.addr_buf_reg[56]_i_2__1_n_2 ,\could_multi_bursts.addr_buf_reg[56]_i_2__1_n_3 ,\could_multi_bursts.addr_buf_reg[56]_i_2__1_n_4 ,\could_multi_bursts.addr_buf_reg[56]_i_2__1_n_5 ,\could_multi_bursts.addr_buf_reg[56]_i_2__1_n_6 ,\could_multi_bursts.addr_buf_reg[56]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(m_axi_gmem1_ARADDR[54:47]));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [57]),
        .Q(m_axi_gmem1_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [58]),
        .Q(m_axi_gmem1_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [59]),
        .Q(m_axi_gmem1_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [60]),
        .Q(m_axi_gmem1_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [61]),
        .Q(m_axi_gmem1_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [62]),
        .Q(m_axi_gmem1_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [63]),
        .Q(m_axi_gmem1_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[63]_i_4__0 
       (.CI(\could_multi_bursts.addr_buf_reg[56]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_4__0_CO_UNCONNECTED [7:6],\could_multi_bursts.addr_buf_reg[63]_i_4__0_n_2 ,\could_multi_bursts.addr_buf_reg[63]_i_4__0_n_3 ,\could_multi_bursts.addr_buf_reg[63]_i_4__0_n_4 ,\could_multi_bursts.addr_buf_reg[63]_i_4__0_n_5 ,\could_multi_bursts.addr_buf_reg[63]_i_4__0_n_6 ,\could_multi_bursts.addr_buf_reg[63]_i_4__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[63]_i_4__0_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,m_axi_gmem1_ARADDR[61:55]}));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.addr_buf_reg[8]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[8]_i_2__1_n_0 ,\could_multi_bursts.addr_buf_reg[8]_i_2__1_n_1 ,\could_multi_bursts.addr_buf_reg[8]_i_2__1_n_2 ,\could_multi_bursts.addr_buf_reg[8]_i_2__1_n_3 ,\could_multi_bursts.addr_buf_reg[8]_i_2__1_n_4 ,\could_multi_bursts.addr_buf_reg[8]_i_2__1_n_5 ,\could_multi_bursts.addr_buf_reg[8]_i_2__1_n_6 ,\could_multi_bursts.addr_buf_reg[8]_i_2__1_n_7 }),
        .DI({m_axi_gmem1_ARADDR[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.addr_buf_reg[8]_i_2__1_O_UNCONNECTED [0]}),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.addr_buf[8]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[8]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[8]_i_5__0_n_0 ,\could_multi_bursts.addr_buf[8]_i_6__0_n_0 ,\could_multi_bursts.addr_buf[8]_i_7__1_n_0 ,1'b0}));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_tmp [9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__1 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_gmem1_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1__1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\could_multi_bursts.len_buf[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\could_multi_bursts.len_buf[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\could_multi_bursts.len_buf[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\could_multi_bursts.len_buf[3]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.len_buf[3]_i_2__0 
       (.I0(rs_req_n_148),
        .I1(rs_req_n_149),
        .O(\could_multi_bursts.last_loop__10 ));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_buf[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_buf[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_buf[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_buf[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(ap_rst_n_inv),
        .I1(p_13_in),
        .O(\could_multi_bursts.loop_cnt[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2__0 
       (.I0(rs_req_n_132),
        .I1(p_1_in[17]),
        .O(\end_addr[17]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3__0 
       (.I0(rs_req_n_133),
        .I1(p_1_in[16]),
        .O(\end_addr[17]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4__0 
       (.I0(rs_req_n_134),
        .I1(p_1_in[15]),
        .O(\end_addr[17]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5__0 
       (.I0(rs_req_n_135),
        .I1(p_1_in[14]),
        .O(\end_addr[17]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_6__0 
       (.I0(rs_req_n_136),
        .I1(p_1_in[13]),
        .O(\end_addr[17]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_7__0 
       (.I0(rs_req_n_137),
        .I1(p_1_in[12]),
        .O(\end_addr[17]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_8__0 
       (.I0(rs_req_n_138),
        .I1(p_1_in[11]),
        .O(\end_addr[17]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_9__0 
       (.I0(rs_req_n_139),
        .I1(p_1_in[10]),
        .O(\end_addr[17]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2__0 
       (.I0(rs_req_n_124),
        .I1(p_1_in[25]),
        .O(\end_addr[25]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3__0 
       (.I0(rs_req_n_125),
        .I1(p_1_in[24]),
        .O(\end_addr[25]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4__0 
       (.I0(rs_req_n_126),
        .I1(p_1_in[23]),
        .O(\end_addr[25]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5__0 
       (.I0(rs_req_n_127),
        .I1(p_1_in[22]),
        .O(\end_addr[25]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_6__0 
       (.I0(rs_req_n_128),
        .I1(p_1_in[21]),
        .O(\end_addr[25]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_7__0 
       (.I0(rs_req_n_129),
        .I1(p_1_in[20]),
        .O(\end_addr[25]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_8__0 
       (.I0(rs_req_n_130),
        .I1(p_1_in[19]),
        .O(\end_addr[25]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_9__0 
       (.I0(rs_req_n_131),
        .I1(p_1_in[18]),
        .O(\end_addr[25]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2__0 
       (.I0(rs_req_n_118),
        .I1(p_1_in[31]),
        .O(\end_addr[33]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3__0 
       (.I0(rs_req_n_119),
        .I1(p_1_in[30]),
        .O(\end_addr[33]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_4__0 
       (.I0(rs_req_n_120),
        .I1(p_1_in[29]),
        .O(\end_addr[33]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_5__0 
       (.I0(rs_req_n_121),
        .I1(p_1_in[28]),
        .O(\end_addr[33]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_6__0 
       (.I0(rs_req_n_122),
        .I1(p_1_in[27]),
        .O(\end_addr[33]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_7__0 
       (.I0(rs_req_n_123),
        .I1(p_1_in[26]),
        .O(\end_addr[33]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2__0 
       (.I0(rs_req_n_140),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3__0 
       (.I0(rs_req_n_141),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4__0 
       (.I0(rs_req_n_142),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5__0 
       (.I0(rs_req_n_143),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_6__0 
       (.I0(rs_req_n_144),
        .I1(p_1_in[5]),
        .O(\end_addr[9]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_7__0 
       (.I0(rs_req_n_145),
        .I1(p_1_in[4]),
        .O(\end_addr[9]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_8__0 
       (.I0(rs_req_n_146),
        .I1(p_1_in[3]),
        .O(\end_addr[9]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_9__0 
       (.I0(rs_req_n_147),
        .I1(p_1_in[2]),
        .O(\end_addr[9]_i_9__0_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_216),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_215),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_214),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_213),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_212),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_211),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_210),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_209),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_208),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_207),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_206),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_205),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_204),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_203),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_202),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_201),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_200),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_199),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_198),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_197),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_224),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_196),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_195),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_194),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_193),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_192),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_191),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_190),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_189),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_188),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_187),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_223),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_186),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_185),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_184),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_183),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_182),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_181),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_180),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_179),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_178),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_177),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_222),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_176),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_175),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_174),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_173),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_172),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_171),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_170),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_169),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_168),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_167),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_221),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_166),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_165),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_164),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_163),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_220),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_219),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_218),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_217),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1__1_n_0,first_sect_carry_i_2__1_n_0,first_sect_carry_i_3__1_n_0,first_sect_carry_i_4__1_n_0,first_sect_carry_i_5__1_n_0,first_sect_carry_i_6__1_n_0,first_sect_carry_i_7__1_n_0,first_sect_carry_i_8__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1__1_n_0,first_sect_carry__0_i_2__1_n_0,first_sect_carry__0_i_3__1_n_0,first_sect_carry__0_i_4__1_n_0,first_sect_carry__0_i_5__1_n_0,first_sect_carry__0_i_6__1_n_0,first_sect_carry__0_i_7__1_n_0,first_sect_carry__0_i_8__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__1
       (.I0(sect_cnt[46]),
        .I1(\start_addr_reg_n_0_[58] ),
        .I2(sect_cnt[45]),
        .I3(\start_addr_reg_n_0_[57] ),
        .I4(\start_addr_reg_n_0_[59] ),
        .I5(sect_cnt[47]),
        .O(first_sect_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(sect_cnt[43]),
        .I1(\start_addr_reg_n_0_[55] ),
        .I2(sect_cnt[42]),
        .I3(\start_addr_reg_n_0_[54] ),
        .I4(\start_addr_reg_n_0_[56] ),
        .I5(sect_cnt[44]),
        .O(first_sect_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(sect_cnt[40]),
        .I1(\start_addr_reg_n_0_[52] ),
        .I2(sect_cnt[39]),
        .I3(\start_addr_reg_n_0_[51] ),
        .I4(\start_addr_reg_n_0_[53] ),
        .I5(sect_cnt[41]),
        .O(first_sect_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__1
       (.I0(sect_cnt[37]),
        .I1(\start_addr_reg_n_0_[49] ),
        .I2(sect_cnt[36]),
        .I3(\start_addr_reg_n_0_[48] ),
        .I4(\start_addr_reg_n_0_[50] ),
        .I5(sect_cnt[38]),
        .O(first_sect_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5__1
       (.I0(sect_cnt[34]),
        .I1(\start_addr_reg_n_0_[46] ),
        .I2(sect_cnt[33]),
        .I3(\start_addr_reg_n_0_[45] ),
        .I4(\start_addr_reg_n_0_[47] ),
        .I5(sect_cnt[35]),
        .O(first_sect_carry__0_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6__1
       (.I0(sect_cnt[31]),
        .I1(\start_addr_reg_n_0_[43] ),
        .I2(sect_cnt[30]),
        .I3(\start_addr_reg_n_0_[42] ),
        .I4(\start_addr_reg_n_0_[44] ),
        .I5(sect_cnt[32]),
        .O(first_sect_carry__0_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7__1
       (.I0(sect_cnt[28]),
        .I1(\start_addr_reg_n_0_[40] ),
        .I2(sect_cnt[27]),
        .I3(\start_addr_reg_n_0_[39] ),
        .I4(\start_addr_reg_n_0_[41] ),
        .I5(sect_cnt[29]),
        .O(first_sect_carry__0_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8__1
       (.I0(sect_cnt[25]),
        .I1(\start_addr_reg_n_0_[37] ),
        .I2(sect_cnt[24]),
        .I3(\start_addr_reg_n_0_[36] ),
        .I4(\start_addr_reg_n_0_[38] ),
        .I5(sect_cnt[26]),
        .O(first_sect_carry__0_i_8__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1__1_n_0,first_sect_carry__1_i_2__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1__1
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(sect_cnt[51]),
        .O(first_sect_carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__1
       (.I0(sect_cnt[49]),
        .I1(\start_addr_reg_n_0_[61] ),
        .I2(sect_cnt[48]),
        .I3(\start_addr_reg_n_0_[60] ),
        .I4(\start_addr_reg_n_0_[62] ),
        .I5(sect_cnt[50]),
        .O(first_sect_carry__1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(sect_cnt[22]),
        .I1(\start_addr_reg_n_0_[34] ),
        .I2(sect_cnt[21]),
        .I3(\start_addr_reg_n_0_[33] ),
        .I4(\start_addr_reg_n_0_[35] ),
        .I5(sect_cnt[23]),
        .O(first_sect_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(sect_cnt[19]),
        .I1(\start_addr_reg_n_0_[31] ),
        .I2(sect_cnt[18]),
        .I3(\start_addr_reg_n_0_[30] ),
        .I4(\start_addr_reg_n_0_[32] ),
        .I5(sect_cnt[20]),
        .O(first_sect_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(sect_cnt[16]),
        .I1(\start_addr_reg_n_0_[28] ),
        .I2(sect_cnt[15]),
        .I3(\start_addr_reg_n_0_[27] ),
        .I4(\start_addr_reg_n_0_[29] ),
        .I5(sect_cnt[17]),
        .O(first_sect_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(sect_cnt[13]),
        .I1(\start_addr_reg_n_0_[25] ),
        .I2(sect_cnt[12]),
        .I3(\start_addr_reg_n_0_[24] ),
        .I4(\start_addr_reg_n_0_[26] ),
        .I5(sect_cnt[14]),
        .O(first_sect_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5__1
       (.I0(sect_cnt[10]),
        .I1(\start_addr_reg_n_0_[22] ),
        .I2(sect_cnt[9]),
        .I3(\start_addr_reg_n_0_[21] ),
        .I4(\start_addr_reg_n_0_[23] ),
        .I5(sect_cnt[11]),
        .O(first_sect_carry_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6__1
       (.I0(sect_cnt[7]),
        .I1(\start_addr_reg_n_0_[19] ),
        .I2(sect_cnt[6]),
        .I3(\start_addr_reg_n_0_[18] ),
        .I4(\start_addr_reg_n_0_[20] ),
        .I5(sect_cnt[8]),
        .O(first_sect_carry_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7__1
       (.I0(sect_cnt[4]),
        .I1(\start_addr_reg_n_0_[16] ),
        .I2(sect_cnt[3]),
        .I3(\start_addr_reg_n_0_[15] ),
        .I4(\start_addr_reg_n_0_[17] ),
        .I5(sect_cnt[5]),
        .O(first_sect_carry_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8__1
       (.I0(sect_cnt[1]),
        .I1(\start_addr_reg_n_0_[13] ),
        .I2(sect_cnt[0]),
        .I3(\start_addr_reg_n_0_[12] ),
        .I4(\start_addr_reg_n_0_[14] ),
        .I5(sect_cnt[2]),
        .O(first_sect_carry_i_8__1_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_13_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1__1_n_0,last_sect_carry_i_2__1_n_0,last_sect_carry_i_3__1_n_0,last_sect_carry_i_4__1_n_0,last_sect_carry_i_5__1_n_0,last_sect_carry_i_6__1_n_0,last_sect_carry_i_7__1_n_0,last_sect_carry_i_8__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1__1_n_0,last_sect_carry__0_i_2__1_n_0,last_sect_carry__0_i_3__1_n_0,last_sect_carry__0_i_4__1_n_0,last_sect_carry__0_i_5__1_n_0,last_sect_carry__0_i_6__1_n_0,last_sect_carry__0_i_7__1_n_0,last_sect_carry__0_i_8__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__1
       (.I0(sect_cnt[46]),
        .I1(p_0_in0_in[46]),
        .I2(sect_cnt[45]),
        .I3(p_0_in0_in[45]),
        .I4(sect_cnt[47]),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(sect_cnt[43]),
        .I1(p_0_in0_in[43]),
        .I2(sect_cnt[42]),
        .I3(p_0_in0_in[42]),
        .I4(sect_cnt[44]),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(sect_cnt[40]),
        .I1(p_0_in0_in[40]),
        .I2(sect_cnt[39]),
        .I3(p_0_in0_in[39]),
        .I4(sect_cnt[41]),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__1
       (.I0(sect_cnt[37]),
        .I1(p_0_in0_in[37]),
        .I2(sect_cnt[36]),
        .I3(p_0_in0_in[36]),
        .I4(sect_cnt[38]),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5__1
       (.I0(sect_cnt[34]),
        .I1(p_0_in0_in[34]),
        .I2(sect_cnt[33]),
        .I3(p_0_in0_in[33]),
        .I4(sect_cnt[35]),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__0_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6__1
       (.I0(sect_cnt[31]),
        .I1(p_0_in0_in[31]),
        .I2(sect_cnt[30]),
        .I3(p_0_in0_in[30]),
        .I4(sect_cnt[32]),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__0_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7__1
       (.I0(sect_cnt[28]),
        .I1(p_0_in0_in[28]),
        .I2(sect_cnt[27]),
        .I3(p_0_in0_in[27]),
        .I4(sect_cnt[29]),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__0_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8__1
       (.I0(sect_cnt[25]),
        .I1(p_0_in0_in[25]),
        .I2(sect_cnt[24]),
        .I3(p_0_in0_in[24]),
        .I4(sect_cnt[26]),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__0_i_8__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_151,rs_req_n_152}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(sect_cnt[22]),
        .I1(p_0_in0_in[22]),
        .I2(sect_cnt[21]),
        .I3(p_0_in0_in[21]),
        .I4(sect_cnt[23]),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(sect_cnt[19]),
        .I1(p_0_in0_in[19]),
        .I2(sect_cnt[18]),
        .I3(p_0_in0_in[18]),
        .I4(sect_cnt[20]),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(sect_cnt[16]),
        .I1(p_0_in0_in[16]),
        .I2(sect_cnt[15]),
        .I3(p_0_in0_in[15]),
        .I4(sect_cnt[17]),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(sect_cnt[13]),
        .I1(p_0_in0_in[13]),
        .I2(sect_cnt[12]),
        .I3(p_0_in0_in[12]),
        .I4(sect_cnt[14]),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5__1
       (.I0(sect_cnt[10]),
        .I1(p_0_in0_in[10]),
        .I2(sect_cnt[9]),
        .I3(p_0_in0_in[9]),
        .I4(sect_cnt[11]),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6__1
       (.I0(sect_cnt[7]),
        .I1(p_0_in0_in[7]),
        .I2(sect_cnt[6]),
        .I3(p_0_in0_in[6]),
        .I4(sect_cnt[8]),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7__1
       (.I0(sect_cnt[4]),
        .I1(p_0_in0_in[4]),
        .I2(sect_cnt[3]),
        .I3(p_0_in0_in[3]),
        .I4(sect_cnt[5]),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8__1
       (.I0(sect_cnt[1]),
        .I1(p_0_in0_in[1]),
        .I2(sect_cnt[0]),
        .I3(p_0_in0_in[0]),
        .I4(sect_cnt[2]),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__4 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__3 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(last_sect_buf_reg_n_0),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_225),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .CO(last_sect),
        .D({rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .E(rs_req_n_2),
        .Q({p_1_in,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131,rs_req_n_132,rs_req_n_133,rs_req_n_134,rs_req_n_135,rs_req_n_136,rs_req_n_137,rs_req_n_138,rs_req_n_139,rs_req_n_140,rs_req_n_141,rs_req_n_142,rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146,rs_req_n_147}),
        .S({rs_req_n_151,rs_req_n_152}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.addr_buf_reg[2] (\could_multi_bursts.burst_valid_reg_0 ),
        .\data_p1_reg[11]_0 (start_to_4k0),
        .\data_p1_reg[63]_0 ({rs_req_n_163,rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167,rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171,rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175,rs_req_n_176,rs_req_n_177,rs_req_n_178,rs_req_n_179,rs_req_n_180,rs_req_n_181,rs_req_n_182,rs_req_n_183,rs_req_n_184,rs_req_n_185,rs_req_n_186,rs_req_n_187,rs_req_n_188,rs_req_n_189,rs_req_n_190,rs_req_n_191,rs_req_n_192,rs_req_n_193,rs_req_n_194,rs_req_n_195,rs_req_n_196,rs_req_n_197,rs_req_n_198,rs_req_n_199,rs_req_n_200,rs_req_n_201,rs_req_n_202,rs_req_n_203,rs_req_n_204,rs_req_n_205,rs_req_n_206,rs_req_n_207,rs_req_n_208,rs_req_n_209,rs_req_n_210,rs_req_n_211,rs_req_n_212,rs_req_n_213,rs_req_n_214,rs_req_n_215,rs_req_n_216,rs_req_n_217,rs_req_n_218,rs_req_n_219,rs_req_n_220,rs_req_n_221,rs_req_n_222,rs_req_n_223,rs_req_n_224}),
        .\data_p2_reg[95]_0 (D),
        .\data_p2_reg[95]_1 (E),
        .\end_addr_reg[17] ({\end_addr[17]_i_2__0_n_0 ,\end_addr[17]_i_3__0_n_0 ,\end_addr[17]_i_4__0_n_0 ,\end_addr[17]_i_5__0_n_0 ,\end_addr[17]_i_6__0_n_0 ,\end_addr[17]_i_7__0_n_0 ,\end_addr[17]_i_8__0_n_0 ,\end_addr[17]_i_9__0_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2__0_n_0 ,\end_addr[25]_i_3__0_n_0 ,\end_addr[25]_i_4__0_n_0 ,\end_addr[25]_i_5__0_n_0 ,\end_addr[25]_i_6__0_n_0 ,\end_addr[25]_i_7__0_n_0 ,\end_addr[25]_i_8__0_n_0 ,\end_addr[25]_i_9__0_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2__0_n_0 ,\end_addr[33]_i_3__0_n_0 ,\end_addr[33]_i_4__0_n_0 ,\end_addr[33]_i_5__0_n_0 ,\end_addr[33]_i_6__0_n_0 ,\end_addr[33]_i_7__0_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2__0_n_0 ,\end_addr[9]_i_3__0_n_0 ,\end_addr[9]_i_4__0_n_0 ,\end_addr[9]_i_5__0_n_0 ,\end_addr[9]_i_6__0_n_0 ,\end_addr[9]_i_7__0_n_0 ,\end_addr[9]_i_8__0_n_0 ,\end_addr[9]_i_9__0_n_0 }),
        .full_n_reg(ost_ctrl_valid),
        .last_sect_buf_reg({sect_cnt[51:48],sect_cnt[0]}),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_13_in(p_13_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[3] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[3]_0 (sect_len_buf),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.loop_cnt_reg ),
        .\sect_len_buf_reg[5] (rs_req_n_149),
        .\sect_len_buf_reg[8] (rs_req_n_148),
        .\state_reg[0]_0 (rs_req_n_225));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'hF4)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(first_sect),
        .I1(p_13_in),
        .I2(ap_rst_n_inv),
        .O(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__1 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(sect_cnt[0]),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S(sect_cnt[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S(sect_cnt[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S(sect_cnt[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S(sect_cnt[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S(sect_cnt[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S(sect_cnt[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sect_cnt[51:49]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_55),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_45),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_44),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_43),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_42),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_41),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_40),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_39),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_38),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_37),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_36),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_54),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_35),
        .Q(sect_cnt[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_34),
        .Q(sect_cnt[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_33),
        .Q(sect_cnt[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_32),
        .Q(sect_cnt[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_31),
        .Q(sect_cnt[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_30),
        .Q(sect_cnt[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_29),
        .Q(sect_cnt[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_28),
        .Q(sect_cnt[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_27),
        .Q(sect_cnt[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_26),
        .Q(sect_cnt[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_53),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_25),
        .Q(sect_cnt[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_24),
        .Q(sect_cnt[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_23),
        .Q(sect_cnt[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_22),
        .Q(sect_cnt[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_21),
        .Q(sect_cnt[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_20),
        .Q(sect_cnt[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_19),
        .Q(sect_cnt[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_18),
        .Q(sect_cnt[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_17),
        .Q(sect_cnt[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_16),
        .Q(sect_cnt[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_52),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_15),
        .Q(sect_cnt[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_14),
        .Q(sect_cnt[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_13),
        .Q(sect_cnt[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_12),
        .Q(sect_cnt[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_11),
        .Q(sect_cnt[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_10),
        .Q(sect_cnt[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_9),
        .Q(sect_cnt[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_8),
        .Q(sect_cnt[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_7),
        .Q(sect_cnt[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_6),
        .Q(sect_cnt[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_51),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_5),
        .Q(sect_cnt[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_4),
        .Q(sect_cnt[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_50),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_49),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_48),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_47),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(rs_req_n_2),
        .D(rs_req_n_46),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\beat_len_reg_n_0_[0] ),
        .I1(start_to_4k[0]),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\beat_len_reg_n_0_[1] ),
        .I1(start_to_4k[1]),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\beat_len_reg_n_0_[2] ),
        .I1(start_to_4k[2]),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\beat_len_reg_n_0_[3] ),
        .I1(start_to_4k[3]),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\beat_len_reg_n_0_[4] ),
        .I1(start_to_4k[4]),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\beat_len_reg_n_0_[5] ),
        .I1(start_to_4k[5]),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\beat_len_reg_n_0_[6] ),
        .I1(start_to_4k[6]),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\beat_len_reg_n_0_[7] ),
        .I1(start_to_4k[7]),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\beat_len_reg_n_0_[8] ),
        .I1(start_to_4k[8]),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\beat_len_reg_n_0_[9] ),
        .I1(start_to_4k[9]),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[4]_i_1__0_n_0 ),
        .Q(sect_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[5]_i_1__0_n_0 ),
        .Q(sect_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[6]_i_1__0_n_0 ),
        .Q(sect_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[7]_i_1__0_n_0 ),
        .Q(sect_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[8]_i_1__0_n_0 ),
        .Q(sect_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sect_len_buf[9]_i_2__0_n_0 ),
        .Q(sect_len_buf[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_139),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_138),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_137),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_136),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_135),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_134),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_133),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_132),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_131),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_130),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_129),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_128),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_142),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_141),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_140),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_fifo
   (gmem1_ARREADY,
    Q,
    E,
    \dout_reg[92] ,
    DI,
    S,
    \dout_reg[78] ,
    \dout_reg[70] ,
    \dout_reg[86] ,
    \dout_reg[93] ,
    s_ready_t_reg,
    ap_rst_n_inv,
    ap_clk,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    in,
    D);
  output gmem1_ARREADY;
  output [4:0]Q;
  output [0:0]E;
  output [90:0]\dout_reg[92] ;
  output [0:0]DI;
  output [5:0]S;
  output [7:0]\dout_reg[78] ;
  output [6:0]\dout_reg[70] ;
  output [7:0]\dout_reg[86] ;
  output [6:0]\dout_reg[93] ;
  output s_ready_t_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [92:0]in;
  input [5:0]D;

  wire ARREADY_Dummy;
  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [6:0]\dout_reg[70] ;
  wire [7:0]\dout_reg[78] ;
  wire [7:0]\dout_reg[86] ;
  wire [90:0]\dout_reg[92] ;
  wire [6:0]\dout_reg[93] ;
  wire dout_vld_i_1__11_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_3__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__11_n_0;
  wire full_n_i_3__5_n_0;
  wire gmem1_ARREADY;
  wire [92:0]in;
  wire [7:0]mOutPtr;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[4]_i_1__11_n_0 ;
  wire \mOutPtr[5]_i_1__3_n_0 ;
  wire \mOutPtr[6]_i_1__3_n_0 ;
  wire \mOutPtr[7]_i_1__3_n_0 ;
  wire \mOutPtr[7]_i_2__2_n_0 ;
  wire \mOutPtr[7]_i_3__2_n_0 ;
  wire p_0_in;
  wire p_12_in;
  wire p_1_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__7_n_0 ;
  wire \raddr[6]_i_1__1_n_0 ;
  wire \raddr[6]_i_2__1_n_0 ;
  wire \raddr[6]_i_3__1_n_0 ;
  wire [6:5]raddr_reg;
  wire \raddr_reg[1]_rep_n_0 ;
  wire \raddr_reg[2]_rep_n_0 ;
  wire \raddr_reg[3]_rep_n_0 ;
  wire \raddr_reg[4]_rep_n_0 ;
  wire rreq_valid;
  wire s_ready_t_reg;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(E),
        .Q(raddr_reg[6]),
        .addr({raddr_reg[5],\raddr_reg[4]_rep_n_0 ,\raddr_reg[3]_rep_n_0 ,\raddr_reg[2]_rep_n_0 ,\raddr_reg[1]_rep_n_0 ,Q[0]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[86]_0 (\dout_reg[86] ),
        .\dout_reg[92]_0 (\dout_reg[92] ),
        .\dout_reg[93]_0 (\dout_reg[93] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__11
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1__0
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(empty_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__11
       (.I0(mOutPtr[7]),
        .I1(mOutPtr[6]),
        .I2(mOutPtr[4]),
        .I3(mOutPtr[5]),
        .I4(empty_n_i_3__3_n_0),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[2]),
        .O(empty_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__11
       (.I0(ap_rst_n_inv),
        .I1(p_1_in),
        .I2(gmem1_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__11_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    full_n_i_2__11
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[4]),
        .I4(full_n_i_3__5_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[2]),
        .O(full_n_i_3__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(gmem1_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(pop),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[3]_i_1__11 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(push),
        .I4(pop),
        .I5(mOutPtr[3]),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__11 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(p_12_in),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[4]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \mOutPtr[5]_i_1__3 
       (.I0(mOutPtr[4]),
        .I1(\mOutPtr[7]_i_3__2_n_0 ),
        .I2(push),
        .I3(pop),
        .I4(mOutPtr[5]),
        .O(\mOutPtr[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[6]_i_1__3 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(\mOutPtr[7]_i_3__2_n_0 ),
        .I3(push),
        .I4(pop),
        .I5(mOutPtr[6]),
        .O(\mOutPtr[6]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[7]_i_1__3 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[7]_i_2__2 
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[5]),
        .I2(mOutPtr[4]),
        .I3(\mOutPtr[7]_i_3__2_n_0 ),
        .I4(p_12_in),
        .I5(mOutPtr[7]),
        .O(\mOutPtr[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBBBBBBBB0)) 
    \mOutPtr[7]_i_3__2 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[3]),
        .O(\mOutPtr[7]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h22A22222)) 
    \mOutPtr[7]_i_4__0 
       (.I0(push),
        .I1(empty_n_reg_n_0),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .I4(tmp_valid_reg),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(mOutPtr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__11_n_0 ),
        .Q(mOutPtr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_1__11_n_0 ),
        .Q(mOutPtr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__3_n_0 ),
        .D(\mOutPtr[5]_i_1__3_n_0 ),
        .Q(mOutPtr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__3_n_0 ),
        .D(\mOutPtr[6]_i_1__3_n_0 ),
        .Q(mOutPtr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__3_n_0 ),
        .D(\mOutPtr[7]_i_2__2_n_0 ),
        .Q(mOutPtr[7]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(raddr_reg[5]),
        .I1(raddr_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(Q[4]),
        .I1(raddr_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5555955555555555)) 
    p_0_out_carry_i_7__1
       (.I0(Q[1]),
        .I1(empty_n_reg_n_0),
        .I2(push),
        .I3(rreq_valid),
        .I4(ARREADY_Dummy),
        .I5(tmp_valid_reg),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__7 
       (.I0(Q[0]),
        .O(\raddr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[6]_i_1__1 
       (.I0(\raddr[6]_i_2__1_n_0 ),
        .I1(\raddr[6]_i_3__1_n_0 ),
        .I2(Q[1]),
        .I3(raddr_reg[6]),
        .I4(Q[4]),
        .I5(p_8_in),
        .O(\raddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \raddr[6]_i_2__1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(\raddr[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[6]_i_3__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(raddr_reg[5]),
        .I3(Q[2]),
        .O(\raddr[6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \raddr[6]_i_4__1 
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .I4(push),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1__7_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(\raddr_reg[1]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(\raddr_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(\raddr_reg[3]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(\raddr_reg[4]_rep_n_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[4]),
        .Q(raddr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__1_n_0 ),
        .D(D[5]),
        .Q(raddr_reg[6]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1__1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "mmul_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_fifo__parameterized1
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    DINPADINP,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]DINPADINP;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire dout_vld_i_1__14_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__14_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__14_n_0;
  wire full_n_i_2__14_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_1__13_n_0 ;
  wire \mOutPtr[4]_i_1__13_n_0 ;
  wire \mOutPtr[4]_i_2__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr113_out;
  wire \raddr[0]_i_1__8_n_0 ;
  wire \raddr[1]_i_1__5_n_0 ;
  wire \raddr[2]_i_1__5_n_0 ;
  wire \raddr[3]_i_1__5_n_0 ;
  wire \raddr[3]_i_2__5_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_srl__parameterized0 U_fifo_srl
       (.DINPADINP(DINPADINP),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__14
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__14_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__14_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__14
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__14_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__13 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__13 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__9 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__7 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[2]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[3]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[4]_i_2__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__8 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__5 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__5 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__5 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__3 
       (.I0(push),
        .I1(Q),
        .I2(burst_valid),
        .I3(full_n_reg_0),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[0]_i_1__8_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[1]_i_1__5_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[2]_i_1__5_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[3]_i_2__5_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_fifo__parameterized1_5
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__13_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__13_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__13_n_0;
  wire full_n_i_2__13_n_0;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr[2]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_1__14_n_0 ;
  wire \mOutPtr[4]_i_1__14_n_0 ;
  wire \mOutPtr[4]_i_2__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__13
       (.I0(empty_n_reg_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__13_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__13_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__13
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__13_n_0),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3__4
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__14 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__14 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__10 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__8 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_0 ),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_0 ),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_0 ),
        .D(\mOutPtr[2]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_0 ),
        .D(\mOutPtr[3]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__14_n_0 ),
        .D(\mOutPtr[4]_i_2__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_fifo__parameterized3
   (D,
    DOUTPADOUTP,
    E,
    gmem1_RVALID,
    full_n_reg_0,
    empty_n_reg_0,
    ap_clk,
    mem_reg,
    ap_rst_n_inv,
    mem_reg_0,
    DINPADINP,
    dout_vld_reg_0,
    Q,
    pop,
    mOutPtr18_out);
  output [31:0]D;
  output [0:0]DOUTPADOUTP;
  output [0:0]E;
  output gmem1_RVALID;
  output full_n_reg_0;
  output empty_n_reg_0;
  input ap_clk;
  input mem_reg;
  input ap_rst_n_inv;
  input [32:0]mem_reg_0;
  input [0:0]DINPADINP;
  input dout_vld_reg_0;
  input [0:0]Q;
  input pop;
  input mOutPtr18_out;

  wire [31:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]DOUTPADOUTP;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__12_n_0;
  wire empty_n_i_3__4_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__12_n_0;
  wire full_n_i_2__12_n_0;
  wire full_n_i_3__6_n_0;
  wire full_n_reg_0;
  wire gmem1_RVALID;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[4]_i_1__12_n_0 ;
  wire \mOutPtr[5]_i_1__4_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[5]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_1__4_n_0 ;
  wire \mOutPtr[7]_i_1__4_n_0 ;
  wire \mOutPtr[8]_i_1__0_n_0 ;
  wire \mOutPtr[8]_i_2__0_n_0 ;
  wire \mOutPtr[8]_i_3__0_n_0 ;
  wire \mOutPtr[8]_i_5__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire mem_reg;
  wire [32:0]mem_reg_0;
  wire pop;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[1]_i_2__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[3]_i_2__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[7]_i_1__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_mem__parameterized0 U_fifo_mem
       (.D(D),
        .DINPADINP(DINPADINP),
        .DOUTPADOUTP(DOUTPADOUTP),
        .Q({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(full_n_reg_0),
        .mem_reg_3(Q),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(gmem1_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__12_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(Q),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__12
       (.I0(empty_n_i_3__4_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__12_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__4
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(empty_n_i_3__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__12
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__12_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__12_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__12
       (.I0(full_n_i_3__6_n_0),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__12_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__6
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_3__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(mOutPtr18_out),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__4 
       (.I0(\mOutPtr[5]_i_2__0_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3__0_n_0 ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__4 
       (.I0(\mOutPtr[8]_i_3__0_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_5__0_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1__4 
       (.I0(\mOutPtr[8]_i_3__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5__0_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[8]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(pop),
        .O(\mOutPtr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[8]_i_3__0_n_0 ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[8] ),
        .O(\mOutPtr[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[8]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[1]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2__0 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2__0_n_0 ),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2__0_n_0 ),
        .O(\waddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2__0 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__1 
       (.I0(\waddr[7]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2__0_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_load
   (D,
    DOUTPADOUTP,
    push_0,
    gmem1_ARREADY,
    gmem1_RVALID,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    E,
    empty_n_reg,
    \tmp_len_reg[31]_0 ,
    ap_clk,
    mem_reg,
    ap_rst_n_inv,
    mem_reg_0,
    DINPADINP,
    dout_vld_reg,
    ready_for_outstanding,
    push,
    Q,
    pop,
    ARREADY_Dummy,
    mOutPtr18_out,
    in);
  output [31:0]D;
  output [0:0]DOUTPADOUTP;
  output push_0;
  output gmem1_ARREADY;
  output gmem1_RVALID;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output [0:0]E;
  output empty_n_reg;
  output [91:0]\tmp_len_reg[31]_0 ;
  input ap_clk;
  input mem_reg;
  input ap_rst_n_inv;
  input [32:0]mem_reg_0;
  input [0:0]DINPADINP;
  input dout_vld_reg;
  input ready_for_outstanding;
  input push;
  input [0:0]Q;
  input pop;
  input ARREADY_Dummy;
  input mOutPtr18_out;
  input [92:0]in;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]DOUTPADOUTP;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_133;
  wire fifo_rreq_n_134;
  wire fifo_rreq_n_135;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [92:0]in;
  wire mOutPtr18_out;
  wire mem_reg;
  wire [32:0]mem_reg_0;
  wire next_rreq;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire pop;
  wire push;
  wire push_0;
  wire [4:0]raddr_reg;
  wire ready_for_outstanding;
  wire [28:0]rreq_len;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__0_n_4;
  wire tmp_len0_carry__0_n_5;
  wire tmp_len0_carry__0_n_6;
  wire tmp_len0_carry__0_n_7;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__1_n_4;
  wire tmp_len0_carry__1_n_5;
  wire tmp_len0_carry__1_n_6;
  wire tmp_len0_carry__1_n_7;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__2_n_4;
  wire tmp_len0_carry__2_n_5;
  wire tmp_len0_carry__2_n_6;
  wire tmp_len0_carry__2_n_7;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [91:0]\tmp_len_reg[31]_0 ;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [7:6]NLW_tmp_len0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_tmp_len0_carry__2_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_fifo__parameterized3 buff_rdata
       (.D(D),
        .DINPADINP(DINPADINP),
        .DOUTPADOUTP(DOUTPADOUTP),
        .E(push_0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(RREADY_Dummy),
        .gmem1_RVALID(gmem1_RVALID),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .pop(pop));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .DI(fifo_rreq_n_98),
        .E(next_rreq),
        .Q(raddr_reg),
        .S({fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[70] ({fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119}),
        .\dout_reg[78] ({fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112}),
        .\dout_reg[86] ({fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127}),
        .\dout_reg[92] ({rreq_len,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97}),
        .\dout_reg[93] ({fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132,fifo_rreq_n_133,fifo_rreq_n_134}),
        .gmem1_ARREADY(gmem1_ARREADY),
        .in(in),
        .push(push),
        .s_ready_t_reg(fifo_rreq_n_135),
        .tmp_valid_reg(ARVALID_Dummy));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(raddr_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,raddr_reg[4:1],fifo_rreq_n_98}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104}));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_89),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_88),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_87),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_86),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_85),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_84),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_83),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_82),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_81),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_97),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_96),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_95),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_94),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_93),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_92),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_91),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_90),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3,tmp_len0_carry_n_4,tmp_len0_carry_n_5,tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI({rreq_len[6:0],1'b0}),
        .O({tmp_len0[8:2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3,tmp_len0_carry__0_n_4,tmp_len0_carry__0_n_5,tmp_len0_carry__0_n_6,tmp_len0_carry__0_n_7}),
        .DI(rreq_len[14:7]),
        .O(tmp_len0[16:9]),
        .S({fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3,tmp_len0_carry__1_n_4,tmp_len0_carry__1_n_5,tmp_len0_carry__1_n_6,tmp_len0_carry__1_n_7}),
        .DI(rreq_len[22:15]),
        .O(tmp_len0[24:17]),
        .S({fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry__2_CO_UNCONNECTED[7:6],tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3,tmp_len0_carry__2_n_4,tmp_len0_carry__2_n_5,tmp_len0_carry__2_n_6,tmp_len0_carry__2_n_7}),
        .DI({1'b0,1'b0,rreq_len[28:23]}),
        .O({NLW_tmp_len0_carry__2_O_UNCONNECTED[7],tmp_len0[31:25]}),
        .S({1'b0,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132,fifo_rreq_n_133,fifo_rreq_n_134}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [91]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_135),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem1_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_mem__parameterized0
   (D,
    DOUTPADOUTP,
    WEBWE,
    rnext,
    ap_clk,
    mem_reg_0,
    ap_rst_n_inv,
    Q,
    mem_reg_1,
    DINPADINP,
    pop,
    raddr,
    mem_reg_2,
    mem_reg_3);
  output [31:0]D;
  output [0:0]DOUTPADOUTP;
  output [0:0]WEBWE;
  output [7:0]rnext;
  input ap_clk;
  input mem_reg_0;
  input ap_rst_n_inv;
  input [7:0]Q;
  input [32:0]mem_reg_1;
  input [0:0]DINPADINP;
  input pop;
  input [7:0]raddr;
  input mem_reg_2;
  input [0:0]mem_reg_3;

  wire [31:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]DOUTPADOUTP;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire mem_reg_0;
  wire [32:0]mem_reg_1;
  wire mem_reg_2;
  wire [0:0]mem_reg_3;
  wire mem_reg_n_69;
  wire pop;
  wire [7:0]raddr;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2__0_n_0 ;
  wire \raddr_reg[5]_i_2__0_n_0 ;
  wire \raddr_reg[7]_i_2__0_n_0 ;
  wire \raddr_reg[7]_i_3__0_n_0 ;
  wire \raddr_reg[7]_i_4__0_n_0 ;
  wire [7:0]rnext;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(mem_reg_1[15:0]),
        .DINBDIN(mem_reg_1[31:16]),
        .DINPADINP({mem_reg_1[32],DINPADINP}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(D[15:0]),
        .DOUTBDOUT(D[31:16]),
        .DOUTPADOUTP({DOUTPADOUTP,mem_reg_n_69}),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(mem_reg_2),
        .I1(mem_reg_3),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \raddr_reg[0]_i_1__1 
       (.I0(pop),
        .I1(raddr[0]),
        .I2(\raddr_reg[7]_i_2__0_n_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[1]_i_1__1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2__0_n_0 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    \raddr_reg[2]_i_1__1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2__0_n_0 ),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    \raddr_reg[3]_i_1__1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2__0_n_0 ),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[4]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2__0_n_0 ),
        .I2(raddr[4]),
        .I3(\raddr_reg[4]_i_2__0_n_0 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2__0 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .O(\raddr_reg[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[5]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2__0_n_0 ),
        .I2(raddr[5]),
        .I3(\raddr_reg[5]_i_2__0_n_0 ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2__0 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[6]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2__0_n_0 ),
        .I2(raddr[6]),
        .I3(\raddr_reg[7]_i_3__0_n_0 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'h57773000)) 
    \raddr_reg[7]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2__0_n_0 ),
        .I2(\raddr_reg[7]_i_3__0_n_0 ),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h04000000FFFFFFFF)) 
    \raddr_reg[7]_i_2__0 
       (.I0(\raddr_reg[7]_i_4__0_n_0 ),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .I5(pop),
        .O(\raddr_reg[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3__0 
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(\raddr_reg[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_4__0 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(raddr[7]),
        .I3(raddr[6]),
        .O(\raddr_reg[7]_i_4__0_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_read
   (ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    mOutPtr18_out,
    Q,
    \data_p1_reg[32] ,
    DINPADINP,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.len_buf_reg[3] ,
    ap_clk,
    ap_rst_n_inv,
    RREADY_Dummy,
    pop,
    push,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output mOutPtr18_out;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32] ;
  output [0:0]DINPADINP;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.len_buf_reg[3] ;
  input ap_clk;
  input ap_rst_n_inv;
  input RREADY_Dummy;
  input pop;
  input push;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem1_ARREADY;
  input m_axi_gmem1_RVALID;
  input [91:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [91:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [3:0]\could_multi_bursts.len_buf_reg[3] ;
  wire [32:0]\data_p1_reg[32] ;
  wire [32:0]\data_p2_reg[32] ;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire mOutPtr18_out;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_fifo__parameterized1 fifo_burst
       (.DINPADINP(DINPADINP),
        .Q(\data_p1_reg[32] [32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .dout_vld_reg_0(Q),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop_1),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_fifo__parameterized1_5 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .Q(\could_multi_bursts.len_buf_reg[3] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_2),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .pop(pop),
        .pop_0(pop_1),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    next_req,
    E,
    p_13_in,
    D,
    Q,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    full_n_reg,
    S,
    \data_p1_reg[11]_0 ,
    \data_p1_reg[63]_0 ,
    \state_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ARVALID_Dummy,
    sect_cnt0,
    last_sect_buf_reg,
    CO,
    req_handling_reg,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    ost_ctrl_ready,
    \could_multi_bursts.addr_buf_reg[2] ,
    m_axi_gmem1_ARREADY,
    last_sect_buf_reg_0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[9] ,
    \end_addr_reg[17] ,
    \end_addr_reg[25] ,
    \end_addr_reg[33] ,
    \data_p2_reg[95]_1 );
  output s_ready_t_reg_0;
  output next_req;
  output [0:0]E;
  output p_13_in;
  output [51:0]D;
  output [91:0]Q;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output [0:0]full_n_reg;
  output [1:0]S;
  output [9:0]\data_p1_reg[11]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  output \state_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ARVALID_Dummy;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [0:0]CO;
  input req_handling_reg;
  input \sect_len_buf_reg[3] ;
  input [5:0]\sect_len_buf_reg[3]_0 ;
  input [5:0]\sect_len_buf_reg[3]_1 ;
  input ost_ctrl_ready;
  input \could_multi_bursts.addr_buf_reg[2] ;
  input m_axi_gmem1_ARREADY;
  input [3:0]last_sect_buf_reg_0;
  input [91:0]\data_p2_reg[95]_0 ;
  input [7:0]\end_addr_reg[9] ;
  input [7:0]\end_addr_reg[17] ;
  input [7:0]\end_addr_reg[25] ;
  input [5:0]\end_addr_reg[33] ;
  input [0:0]\data_p2_reg[95]_1 ;

  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [91:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.addr_buf_reg[2] ;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[32]_i_1__3_n_0 ;
  wire \data_p1[33]_i_1__2_n_0 ;
  wire \data_p1[34]_i_1__2_n_0 ;
  wire \data_p1[35]_i_1__2_n_0 ;
  wire \data_p1[36]_i_1__2_n_0 ;
  wire \data_p1[37]_i_1__2_n_0 ;
  wire \data_p1[38]_i_1__2_n_0 ;
  wire \data_p1[39]_i_1__2_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[40]_i_1__2_n_0 ;
  wire \data_p1[41]_i_1__2_n_0 ;
  wire \data_p1[42]_i_1__2_n_0 ;
  wire \data_p1[43]_i_1__2_n_0 ;
  wire \data_p1[44]_i_1__2_n_0 ;
  wire \data_p1[45]_i_1__2_n_0 ;
  wire \data_p1[46]_i_1__2_n_0 ;
  wire \data_p1[47]_i_1__2_n_0 ;
  wire \data_p1[48]_i_1__2_n_0 ;
  wire \data_p1[49]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_1__2_n_0 ;
  wire \data_p1[51]_i_1__2_n_0 ;
  wire \data_p1[52]_i_1__2_n_0 ;
  wire \data_p1[53]_i_1__2_n_0 ;
  wire \data_p1[54]_i_1__2_n_0 ;
  wire \data_p1[55]_i_1__2_n_0 ;
  wire \data_p1[56]_i_1__2_n_0 ;
  wire \data_p1[57]_i_1__2_n_0 ;
  wire \data_p1[58]_i_1__2_n_0 ;
  wire \data_p1[59]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[60]_i_1__2_n_0 ;
  wire \data_p1[61]_i_1__2_n_0 ;
  wire \data_p1[62]_i_1__2_n_0 ;
  wire \data_p1[63]_i_1__1_n_0 ;
  wire \data_p1[66]_i_1__2_n_0 ;
  wire \data_p1[67]_i_1__2_n_0 ;
  wire \data_p1[68]_i_1__1_n_0 ;
  wire \data_p1[69]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[70]_i_1__1_n_0 ;
  wire \data_p1[71]_i_1__1_n_0 ;
  wire \data_p1[72]_i_1__1_n_0 ;
  wire \data_p1[73]_i_1__1_n_0 ;
  wire \data_p1[74]_i_1__1_n_0 ;
  wire \data_p1[75]_i_1__1_n_0 ;
  wire \data_p1[76]_i_1__1_n_0 ;
  wire \data_p1[77]_i_1__1_n_0 ;
  wire \data_p1[78]_i_1__1_n_0 ;
  wire \data_p1[79]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[80]_i_1__1_n_0 ;
  wire \data_p1[81]_i_1__1_n_0 ;
  wire \data_p1[82]_i_1__1_n_0 ;
  wire \data_p1[83]_i_1__1_n_0 ;
  wire \data_p1[84]_i_1__1_n_0 ;
  wire \data_p1[85]_i_1__1_n_0 ;
  wire \data_p1[86]_i_1__1_n_0 ;
  wire \data_p1[87]_i_1__1_n_0 ;
  wire \data_p1[88]_i_1__1_n_0 ;
  wire \data_p1[89]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[90]_i_1__1_n_0 ;
  wire \data_p1[91]_i_1__1_n_0 ;
  wire \data_p1[92]_i_1__1_n_0 ;
  wire \data_p1[93]_i_1__1_n_0 ;
  wire \data_p1[94]_i_1__1_n_0 ;
  wire \data_p1[95]_i_2__1_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [9:0]\data_p1_reg[11]_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [95:2]data_p2;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire [0:0]\data_p2_reg[95]_1 ;
  wire [7:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__1_n_0 ;
  wire \end_addr_reg[17]_i_1__1_n_1 ;
  wire \end_addr_reg[17]_i_1__1_n_2 ;
  wire \end_addr_reg[17]_i_1__1_n_3 ;
  wire \end_addr_reg[17]_i_1__1_n_4 ;
  wire \end_addr_reg[17]_i_1__1_n_5 ;
  wire \end_addr_reg[17]_i_1__1_n_6 ;
  wire \end_addr_reg[17]_i_1__1_n_7 ;
  wire [7:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__1_n_0 ;
  wire \end_addr_reg[25]_i_1__1_n_1 ;
  wire \end_addr_reg[25]_i_1__1_n_2 ;
  wire \end_addr_reg[25]_i_1__1_n_3 ;
  wire \end_addr_reg[25]_i_1__1_n_4 ;
  wire \end_addr_reg[25]_i_1__1_n_5 ;
  wire \end_addr_reg[25]_i_1__1_n_6 ;
  wire \end_addr_reg[25]_i_1__1_n_7 ;
  wire [5:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__1_n_0 ;
  wire \end_addr_reg[33]_i_1__1_n_1 ;
  wire \end_addr_reg[33]_i_1__1_n_2 ;
  wire \end_addr_reg[33]_i_1__1_n_3 ;
  wire \end_addr_reg[33]_i_1__1_n_4 ;
  wire \end_addr_reg[33]_i_1__1_n_5 ;
  wire \end_addr_reg[33]_i_1__1_n_6 ;
  wire \end_addr_reg[33]_i_1__1_n_7 ;
  wire \end_addr_reg[41]_i_1__1_n_0 ;
  wire \end_addr_reg[41]_i_1__1_n_1 ;
  wire \end_addr_reg[41]_i_1__1_n_2 ;
  wire \end_addr_reg[41]_i_1__1_n_3 ;
  wire \end_addr_reg[41]_i_1__1_n_4 ;
  wire \end_addr_reg[41]_i_1__1_n_5 ;
  wire \end_addr_reg[41]_i_1__1_n_6 ;
  wire \end_addr_reg[41]_i_1__1_n_7 ;
  wire \end_addr_reg[49]_i_1__1_n_0 ;
  wire \end_addr_reg[49]_i_1__1_n_1 ;
  wire \end_addr_reg[49]_i_1__1_n_2 ;
  wire \end_addr_reg[49]_i_1__1_n_3 ;
  wire \end_addr_reg[49]_i_1__1_n_4 ;
  wire \end_addr_reg[49]_i_1__1_n_5 ;
  wire \end_addr_reg[49]_i_1__1_n_6 ;
  wire \end_addr_reg[49]_i_1__1_n_7 ;
  wire \end_addr_reg[57]_i_1__1_n_0 ;
  wire \end_addr_reg[57]_i_1__1_n_1 ;
  wire \end_addr_reg[57]_i_1__1_n_2 ;
  wire \end_addr_reg[57]_i_1__1_n_3 ;
  wire \end_addr_reg[57]_i_1__1_n_4 ;
  wire \end_addr_reg[57]_i_1__1_n_5 ;
  wire \end_addr_reg[57]_i_1__1_n_6 ;
  wire \end_addr_reg[57]_i_1__1_n_7 ;
  wire \end_addr_reg[63]_i_1__1_n_3 ;
  wire \end_addr_reg[63]_i_1__1_n_4 ;
  wire \end_addr_reg[63]_i_1__1_n_5 ;
  wire \end_addr_reg[63]_i_1__1_n_6 ;
  wire \end_addr_reg[63]_i_1__1_n_7 ;
  wire [7:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__1_n_0 ;
  wire \end_addr_reg[9]_i_1__1_n_1 ;
  wire \end_addr_reg[9]_i_1__1_n_2 ;
  wire \end_addr_reg[9]_i_1__1_n_3 ;
  wire \end_addr_reg[9]_i_1__1_n_4 ;
  wire \end_addr_reg[9]_i_1__1_n_5 ;
  wire \end_addr_reg[9]_i_1__1_n_6 ;
  wire \end_addr_reg[9]_i_1__1_n_7 ;
  wire [0:0]full_n_reg;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_13_in;
  wire req_handling_reg;
  wire req_valid;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire \sect_len_buf_reg[3] ;
  wire [5:0]\sect_len_buf_reg[3]_0 ;
  wire [5:0]\sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [7:5]\NLW_end_addr_reg[63]_i_1__1_CO_UNCONNECTED ;
  wire [7:6]\NLW_end_addr_reg[63]_i_1__1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[63]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_len_buf_reg[3] ),
        .I2(\could_multi_bursts.addr_buf_reg[2] ),
        .I3(m_axi_gmem1_ARREADY),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__3 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__2 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__2 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__2 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__2 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__2 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__2 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__2 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__2 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__2 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__2 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__2 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__2 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__2 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__2 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__2 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__2 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__2 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__2 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__2 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__2 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__2 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__2 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__2 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__2 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__2 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__2 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__2 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__2 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__2 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__2 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__2 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__2 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__1 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__1 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__1 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__1 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__1 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1__1 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1__1 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1__1 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__1 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1__1 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1__1 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__1 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1__1 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1__1 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1__1 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1__1 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1__1 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1__1 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1__1 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1__1 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1__1 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1__1 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1__1 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1__1 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1__1 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1__1 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1__1 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__1 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__3_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__2_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__2_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__2_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__2_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__2_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__2_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__2_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__2_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__2_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__2_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__2_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__2_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__2_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__2_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__2_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__2_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__2_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__2_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__2_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__2_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__2_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__2_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__2_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__2_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__2_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__2_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__2_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__2_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__2_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__2_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__2_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__1_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__1_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__1_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__1_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__1_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__1_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__1_n_0 ),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__1_n_0 ),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__1_n_0 ),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__1_n_0 ),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__1_n_0 ),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__1_n_0 ),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__1_n_0 ),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__1_n_0 ),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__1_n_0 ),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__1_n_0 ),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__1_n_0 ),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__1_n_0 ),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__1_n_0 ),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__1_n_0 ),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__1_n_0 ),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__1_n_0 ),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__1_n_0 ),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__1_n_0 ),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[17]_i_1__1 
       (.CI(\end_addr_reg[9]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[17]_i_1__1_n_0 ,\end_addr_reg[17]_i_1__1_n_1 ,\end_addr_reg[17]_i_1__1_n_2 ,\end_addr_reg[17]_i_1__1_n_3 ,\end_addr_reg[17]_i_1__1_n_4 ,\end_addr_reg[17]_i_1__1_n_5 ,\end_addr_reg[17]_i_1__1_n_6 ,\end_addr_reg[17]_i_1__1_n_7 }),
        .DI(Q[15:8]),
        .O(\data_p1_reg[63]_0 [15:8]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[25]_i_1__1 
       (.CI(\end_addr_reg[17]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[25]_i_1__1_n_0 ,\end_addr_reg[25]_i_1__1_n_1 ,\end_addr_reg[25]_i_1__1_n_2 ,\end_addr_reg[25]_i_1__1_n_3 ,\end_addr_reg[25]_i_1__1_n_4 ,\end_addr_reg[25]_i_1__1_n_5 ,\end_addr_reg[25]_i_1__1_n_6 ,\end_addr_reg[25]_i_1__1_n_7 }),
        .DI(Q[23:16]),
        .O(\data_p1_reg[63]_0 [23:16]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[33]_i_1__1 
       (.CI(\end_addr_reg[25]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[33]_i_1__1_n_0 ,\end_addr_reg[33]_i_1__1_n_1 ,\end_addr_reg[33]_i_1__1_n_2 ,\end_addr_reg[33]_i_1__1_n_3 ,\end_addr_reg[33]_i_1__1_n_4 ,\end_addr_reg[33]_i_1__1_n_5 ,\end_addr_reg[33]_i_1__1_n_6 ,\end_addr_reg[33]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,Q[29:24]}),
        .O(\data_p1_reg[63]_0 [31:24]),
        .S({Q[31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[41]_i_1__1 
       (.CI(\end_addr_reg[33]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[41]_i_1__1_n_0 ,\end_addr_reg[41]_i_1__1_n_1 ,\end_addr_reg[41]_i_1__1_n_2 ,\end_addr_reg[41]_i_1__1_n_3 ,\end_addr_reg[41]_i_1__1_n_4 ,\end_addr_reg[41]_i_1__1_n_5 ,\end_addr_reg[41]_i_1__1_n_6 ,\end_addr_reg[41]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:32]),
        .S(Q[39:32]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[49]_i_1__1 
       (.CI(\end_addr_reg[41]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[49]_i_1__1_n_0 ,\end_addr_reg[49]_i_1__1_n_1 ,\end_addr_reg[49]_i_1__1_n_2 ,\end_addr_reg[49]_i_1__1_n_3 ,\end_addr_reg[49]_i_1__1_n_4 ,\end_addr_reg[49]_i_1__1_n_5 ,\end_addr_reg[49]_i_1__1_n_6 ,\end_addr_reg[49]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:40]),
        .S(Q[47:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[57]_i_1__1 
       (.CI(\end_addr_reg[49]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[57]_i_1__1_n_0 ,\end_addr_reg[57]_i_1__1_n_1 ,\end_addr_reg[57]_i_1__1_n_2 ,\end_addr_reg[57]_i_1__1_n_3 ,\end_addr_reg[57]_i_1__1_n_4 ,\end_addr_reg[57]_i_1__1_n_5 ,\end_addr_reg[57]_i_1__1_n_6 ,\end_addr_reg[57]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:48]),
        .S(Q[55:48]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[63]_i_1__1 
       (.CI(\end_addr_reg[57]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_reg[63]_i_1__1_CO_UNCONNECTED [7:5],\end_addr_reg[63]_i_1__1_n_3 ,\end_addr_reg[63]_i_1__1_n_4 ,\end_addr_reg[63]_i_1__1_n_5 ,\end_addr_reg[63]_i_1__1_n_6 ,\end_addr_reg[63]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__1_O_UNCONNECTED [7:6],\data_p1_reg[63]_0 [61:56]}),
        .S({1'b0,1'b0,Q[61:56]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[9]_i_1__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[9]_i_1__1_n_0 ,\end_addr_reg[9]_i_1__1_n_1 ,\end_addr_reg[9]_i_1__1_n_2 ,\end_addr_reg[9]_i_1__1_n_3 ,\end_addr_reg[9]_i_1__1_n_4 ,\end_addr_reg[9]_i_1__1_n_5 ,\end_addr_reg[9]_i_1__1_n_6 ,\end_addr_reg[9]_i_1__1_n_7 }),
        .DI(Q[7:0]),
        .O(\data_p1_reg[63]_0 [7:0]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1__1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__1
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hFFF7FF00)) 
    req_handling_i_1__1
       (.I0(p_13_in),
        .I1(CO),
        .I2(req_valid),
        .I3(next_req),
        .I4(req_handling_reg),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__4
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__1 
       (.I0(next_req),
        .I1(p_13_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__1 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(full_n_reg),
        .I3(\sect_len_buf_reg[3] ),
        .I4(req_handling_reg),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_3__1 
       (.I0(\sect_len_buf_reg[3]_0 [4]),
        .I1(\sect_len_buf_reg[3]_1 [4]),
        .I2(\sect_len_buf_reg[3]_0 [3]),
        .I3(\sect_len_buf_reg[3]_1 [3]),
        .I4(\sect_len_buf_reg[3]_1 [5]),
        .I5(\sect_len_buf_reg[3]_0 [5]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_4__1 
       (.I0(\sect_len_buf_reg[3]_0 [1]),
        .I1(\sect_len_buf_reg[3]_1 [1]),
        .I2(\sect_len_buf_reg[3]_0 [0]),
        .I3(\sect_len_buf_reg[3]_1 [0]),
        .I4(\sect_len_buf_reg[3]_1 [2]),
        .I5(\sect_len_buf_reg[3]_0 [2]),
        .O(\sect_len_buf_reg[5] ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1__1 
       (.I0(p_13_in),
        .I1(CO),
        .I2(req_handling_reg),
        .I3(req_valid),
        .O(next_req));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1__1 
       (.I0(Q[0]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1__1 
       (.I0(Q[1]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1__1 
       (.I0(Q[2]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1__1 
       (.I0(Q[3]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1__1 
       (.I0(Q[4]),
        .O(\data_p1_reg[11]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1__1 
       (.I0(Q[5]),
        .O(\data_p1_reg[11]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1__1 
       (.I0(Q[6]),
        .O(\data_p1_reg[11]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1__1 
       (.I0(Q[7]),
        .O(\data_p1_reg[11]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1__1 
       (.I0(Q[8]),
        .O(\data_p1_reg[11]_0 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1__1 
       (.I0(Q[9]),
        .O(\data_p1_reg[11]_0 [9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__3 
       (.I0(req_valid),
        .I1(ARVALID_Dummy),
        .I2(state),
        .I3(next_req),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_reg_slice__parameterized1
   (m_axi_gmem1_BREADY,
    m_axi_gmem1_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_gmem1_BREADY;
  input m_axi_gmem1_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__5_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1__3_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(m_axi_gmem1_BREADY),
        .I1(m_axi_gmem1_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__5_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__5_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem1_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__3
       (.I0(m_axi_gmem1_BVALID),
        .I1(m_axi_gmem1_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(m_axi_gmem1_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mmul_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    mOutPtr18_out,
    Q,
    pop_0,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    pop,
    burst_valid,
    \dout_reg[0] ,
    m_axi_gmem1_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output mOutPtr18_out;
  output [0:0]Q;
  output pop_0;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input pop;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_gmem1_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__4_n_0 ;
  wire \data_p1[11]_i_1__4_n_0 ;
  wire \data_p1[12]_i_1__4_n_0 ;
  wire \data_p1[13]_i_1__4_n_0 ;
  wire \data_p1[14]_i_1__4_n_0 ;
  wire \data_p1[15]_i_1__4_n_0 ;
  wire \data_p1[16]_i_1__4_n_0 ;
  wire \data_p1[17]_i_1__4_n_0 ;
  wire \data_p1[18]_i_1__4_n_0 ;
  wire \data_p1[19]_i_1__4_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__4_n_0 ;
  wire \data_p1[21]_i_1__4_n_0 ;
  wire \data_p1[22]_i_1__4_n_0 ;
  wire \data_p1[23]_i_1__4_n_0 ;
  wire \data_p1[24]_i_1__4_n_0 ;
  wire \data_p1[25]_i_1__4_n_0 ;
  wire \data_p1[26]_i_1__4_n_0 ;
  wire \data_p1[27]_i_1__4_n_0 ;
  wire \data_p1[28]_i_1__4_n_0 ;
  wire \data_p1[29]_i_1__4_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[30]_i_1__4_n_0 ;
  wire \data_p1[31]_i_1__4_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[4]_i_1__4_n_0 ;
  wire \data_p1[5]_i_1__4_n_0 ;
  wire \data_p1[6]_i_1__4_n_0 ;
  wire \data_p1[7]_i_1__4_n_0 ;
  wire \data_p1[8]_i_1__4_n_0 ;
  wire \data_p1[9]_i_1__4_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire mOutPtr18_out;
  wire m_axi_gmem1_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire pop_0;
  wire s_ready_t_i_1__5_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(m_axi_gmem1_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem1_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__4 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__4 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__4 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__4 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__4 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__4 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__4 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__4 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__4 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__4 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__4 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__4 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__4 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__4 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__4 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__4 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__4 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__4 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__4 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__4 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__4 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__4 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__4 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__4 
       (.I0(m_axi_gmem1_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__4 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__4 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__4 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__4 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__4 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__4 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__4 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__4_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(m_axi_gmem1_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__5 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop_0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[8]_i_4__0 
       (.I0(Q),
        .I1(RREADY_Dummy),
        .I2(pop),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__5
       (.I0(m_axi_gmem1_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__4 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem1_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem1_RVALID),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_srl
   (pop,
    \dout_reg[92]_0 ,
    \dout_reg[78]_0 ,
    \dout_reg[70]_0 ,
    \dout_reg[86]_0 ,
    \dout_reg[93]_0 ,
    s_ready_t_reg,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    E,
    push,
    in,
    addr,
    ap_clk,
    Q,
    ap_rst_n_inv);
  output pop;
  output [90:0]\dout_reg[92]_0 ;
  output [7:0]\dout_reg[78]_0 ;
  output [6:0]\dout_reg[70]_0 ;
  output [7:0]\dout_reg[86]_0 ;
  output [6:0]\dout_reg[93]_0 ;
  output s_ready_t_reg;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input [0:0]E;
  input push;
  input [92:0]in;
  input [5:0]addr;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [5:0]addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout[0]_i_1__4_n_0 ;
  wire \dout[10]_i_1__1_n_0 ;
  wire \dout[11]_i_1__1_n_0 ;
  wire \dout[12]_i_1__1_n_0 ;
  wire \dout[13]_i_1__1_n_0 ;
  wire \dout[14]_i_1__1_n_0 ;
  wire \dout[15]_i_1__1_n_0 ;
  wire \dout[16]_i_1__1_n_0 ;
  wire \dout[17]_i_1__1_n_0 ;
  wire \dout[18]_i_1__1_n_0 ;
  wire \dout[19]_i_1__1_n_0 ;
  wire \dout[1]_i_1__1_n_0 ;
  wire \dout[20]_i_1__1_n_0 ;
  wire \dout[21]_i_1__1_n_0 ;
  wire \dout[22]_i_1__1_n_0 ;
  wire \dout[23]_i_1__1_n_0 ;
  wire \dout[24]_i_1__1_n_0 ;
  wire \dout[25]_i_1__1_n_0 ;
  wire \dout[26]_i_1__1_n_0 ;
  wire \dout[27]_i_1__1_n_0 ;
  wire \dout[28]_i_1__1_n_0 ;
  wire \dout[29]_i_1__1_n_0 ;
  wire \dout[2]_i_1__1_n_0 ;
  wire \dout[30]_i_1__1_n_0 ;
  wire \dout[31]_i_1__2_n_0 ;
  wire \dout[32]_i_1__1_n_0 ;
  wire \dout[33]_i_1__1_n_0 ;
  wire \dout[34]_i_1__1_n_0 ;
  wire \dout[35]_i_1__1_n_0 ;
  wire \dout[36]_i_1__1_n_0 ;
  wire \dout[37]_i_1__1_n_0 ;
  wire \dout[38]_i_1__1_n_0 ;
  wire \dout[39]_i_1__1_n_0 ;
  wire \dout[3]_i_1__2_n_0 ;
  wire \dout[40]_i_1__1_n_0 ;
  wire \dout[41]_i_1__1_n_0 ;
  wire \dout[42]_i_1__1_n_0 ;
  wire \dout[43]_i_1__1_n_0 ;
  wire \dout[44]_i_1__1_n_0 ;
  wire \dout[45]_i_1__1_n_0 ;
  wire \dout[46]_i_1__1_n_0 ;
  wire \dout[47]_i_1__1_n_0 ;
  wire \dout[48]_i_1__1_n_0 ;
  wire \dout[49]_i_1__1_n_0 ;
  wire \dout[4]_i_1__1_n_0 ;
  wire \dout[50]_i_1__1_n_0 ;
  wire \dout[51]_i_1__1_n_0 ;
  wire \dout[52]_i_1__1_n_0 ;
  wire \dout[53]_i_1__1_n_0 ;
  wire \dout[54]_i_1__1_n_0 ;
  wire \dout[55]_i_1__1_n_0 ;
  wire \dout[56]_i_1__1_n_0 ;
  wire \dout[57]_i_1__1_n_0 ;
  wire \dout[58]_i_1__1_n_0 ;
  wire \dout[59]_i_1__1_n_0 ;
  wire \dout[5]_i_1__1_n_0 ;
  wire \dout[60]_i_1__1_n_0 ;
  wire \dout[61]_i_1__1_n_0 ;
  wire \dout[64]_i_1__1_n_0 ;
  wire \dout[65]_i_1__1_n_0 ;
  wire \dout[66]_i_1__1_n_0 ;
  wire \dout[67]_i_1__2_n_0 ;
  wire \dout[68]_i_1__1_n_0 ;
  wire \dout[69]_i_1__1_n_0 ;
  wire \dout[6]_i_1__1_n_0 ;
  wire \dout[70]_i_1__1_n_0 ;
  wire \dout[71]_i_1__1_n_0 ;
  wire \dout[72]_i_1__1_n_0 ;
  wire \dout[73]_i_1__1_n_0 ;
  wire \dout[74]_i_1__1_n_0 ;
  wire \dout[75]_i_1__1_n_0 ;
  wire \dout[76]_i_1__1_n_0 ;
  wire \dout[77]_i_1__1_n_0 ;
  wire \dout[78]_i_1__1_n_0 ;
  wire \dout[79]_i_1__1_n_0 ;
  wire \dout[7]_i_1__1_n_0 ;
  wire \dout[80]_i_1__1_n_0 ;
  wire \dout[81]_i_1__1_n_0 ;
  wire \dout[82]_i_1__1_n_0 ;
  wire \dout[83]_i_1__1_n_0 ;
  wire \dout[84]_i_1__1_n_0 ;
  wire \dout[85]_i_1__1_n_0 ;
  wire \dout[86]_i_1__1_n_0 ;
  wire \dout[87]_i_1__1_n_0 ;
  wire \dout[88]_i_1__1_n_0 ;
  wire \dout[89]_i_1__1_n_0 ;
  wire \dout[8]_i_1__1_n_0 ;
  wire \dout[90]_i_1__1_n_0 ;
  wire \dout[91]_i_1__1_n_0 ;
  wire \dout[92]_i_1__1_n_0 ;
  wire \dout[93]_i_1__1_n_0 ;
  wire \dout[94]_i_2__1_n_0 ;
  wire \dout[9]_i_1__1_n_0 ;
  wire \dout_reg[0]_0 ;
  wire [6:0]\dout_reg[70]_0 ;
  wire [7:0]\dout_reg[78]_0 ;
  wire [7:0]\dout_reg[86]_0 ;
  wire [90:0]\dout_reg[92]_0 ;
  wire [6:0]\dout_reg[93]_0 ;
  wire [92:0]in;
  wire \mem_reg[67][0]_mux_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_1 ;
  wire \mem_reg[67][0]_srl32__1_n_0 ;
  wire \mem_reg[67][0]_srl32_n_0 ;
  wire \mem_reg[67][0]_srl32_n_1 ;
  wire \mem_reg[67][10]_mux_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_1 ;
  wire \mem_reg[67][10]_srl32__1_n_0 ;
  wire \mem_reg[67][10]_srl32_n_0 ;
  wire \mem_reg[67][10]_srl32_n_1 ;
  wire \mem_reg[67][11]_mux_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_1 ;
  wire \mem_reg[67][11]_srl32__1_n_0 ;
  wire \mem_reg[67][11]_srl32_n_0 ;
  wire \mem_reg[67][11]_srl32_n_1 ;
  wire \mem_reg[67][12]_mux_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_1 ;
  wire \mem_reg[67][12]_srl32__1_n_0 ;
  wire \mem_reg[67][12]_srl32_n_0 ;
  wire \mem_reg[67][12]_srl32_n_1 ;
  wire \mem_reg[67][13]_mux_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_1 ;
  wire \mem_reg[67][13]_srl32__1_n_0 ;
  wire \mem_reg[67][13]_srl32_n_0 ;
  wire \mem_reg[67][13]_srl32_n_1 ;
  wire \mem_reg[67][14]_mux_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_1 ;
  wire \mem_reg[67][14]_srl32__1_n_0 ;
  wire \mem_reg[67][14]_srl32_n_0 ;
  wire \mem_reg[67][14]_srl32_n_1 ;
  wire \mem_reg[67][15]_mux_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_1 ;
  wire \mem_reg[67][15]_srl32__1_n_0 ;
  wire \mem_reg[67][15]_srl32_n_0 ;
  wire \mem_reg[67][15]_srl32_n_1 ;
  wire \mem_reg[67][16]_mux_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_1 ;
  wire \mem_reg[67][16]_srl32__1_n_0 ;
  wire \mem_reg[67][16]_srl32_n_0 ;
  wire \mem_reg[67][16]_srl32_n_1 ;
  wire \mem_reg[67][17]_mux_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_1 ;
  wire \mem_reg[67][17]_srl32__1_n_0 ;
  wire \mem_reg[67][17]_srl32_n_0 ;
  wire \mem_reg[67][17]_srl32_n_1 ;
  wire \mem_reg[67][18]_mux_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_1 ;
  wire \mem_reg[67][18]_srl32__1_n_0 ;
  wire \mem_reg[67][18]_srl32_n_0 ;
  wire \mem_reg[67][18]_srl32_n_1 ;
  wire \mem_reg[67][19]_mux_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_1 ;
  wire \mem_reg[67][19]_srl32__1_n_0 ;
  wire \mem_reg[67][19]_srl32_n_0 ;
  wire \mem_reg[67][19]_srl32_n_1 ;
  wire \mem_reg[67][1]_mux_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_1 ;
  wire \mem_reg[67][1]_srl32__1_n_0 ;
  wire \mem_reg[67][1]_srl32_n_0 ;
  wire \mem_reg[67][1]_srl32_n_1 ;
  wire \mem_reg[67][20]_mux_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_1 ;
  wire \mem_reg[67][20]_srl32__1_n_0 ;
  wire \mem_reg[67][20]_srl32_n_0 ;
  wire \mem_reg[67][20]_srl32_n_1 ;
  wire \mem_reg[67][21]_mux_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_1 ;
  wire \mem_reg[67][21]_srl32__1_n_0 ;
  wire \mem_reg[67][21]_srl32_n_0 ;
  wire \mem_reg[67][21]_srl32_n_1 ;
  wire \mem_reg[67][22]_mux_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_1 ;
  wire \mem_reg[67][22]_srl32__1_n_0 ;
  wire \mem_reg[67][22]_srl32_n_0 ;
  wire \mem_reg[67][22]_srl32_n_1 ;
  wire \mem_reg[67][23]_mux_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_1 ;
  wire \mem_reg[67][23]_srl32__1_n_0 ;
  wire \mem_reg[67][23]_srl32_n_0 ;
  wire \mem_reg[67][23]_srl32_n_1 ;
  wire \mem_reg[67][24]_mux_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_1 ;
  wire \mem_reg[67][24]_srl32__1_n_0 ;
  wire \mem_reg[67][24]_srl32_n_0 ;
  wire \mem_reg[67][24]_srl32_n_1 ;
  wire \mem_reg[67][25]_mux_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_1 ;
  wire \mem_reg[67][25]_srl32__1_n_0 ;
  wire \mem_reg[67][25]_srl32_n_0 ;
  wire \mem_reg[67][25]_srl32_n_1 ;
  wire \mem_reg[67][26]_mux_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_1 ;
  wire \mem_reg[67][26]_srl32__1_n_0 ;
  wire \mem_reg[67][26]_srl32_n_0 ;
  wire \mem_reg[67][26]_srl32_n_1 ;
  wire \mem_reg[67][27]_mux_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_1 ;
  wire \mem_reg[67][27]_srl32__1_n_0 ;
  wire \mem_reg[67][27]_srl32_n_0 ;
  wire \mem_reg[67][27]_srl32_n_1 ;
  wire \mem_reg[67][28]_mux_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_1 ;
  wire \mem_reg[67][28]_srl32__1_n_0 ;
  wire \mem_reg[67][28]_srl32_n_0 ;
  wire \mem_reg[67][28]_srl32_n_1 ;
  wire \mem_reg[67][29]_mux_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_1 ;
  wire \mem_reg[67][29]_srl32__1_n_0 ;
  wire \mem_reg[67][29]_srl32_n_0 ;
  wire \mem_reg[67][29]_srl32_n_1 ;
  wire \mem_reg[67][2]_mux_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_1 ;
  wire \mem_reg[67][2]_srl32__1_n_0 ;
  wire \mem_reg[67][2]_srl32_n_0 ;
  wire \mem_reg[67][2]_srl32_n_1 ;
  wire \mem_reg[67][30]_mux_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_1 ;
  wire \mem_reg[67][30]_srl32__1_n_0 ;
  wire \mem_reg[67][30]_srl32_n_0 ;
  wire \mem_reg[67][30]_srl32_n_1 ;
  wire \mem_reg[67][31]_mux_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_1 ;
  wire \mem_reg[67][31]_srl32__1_n_0 ;
  wire \mem_reg[67][31]_srl32_n_0 ;
  wire \mem_reg[67][31]_srl32_n_1 ;
  wire \mem_reg[67][32]_mux_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_1 ;
  wire \mem_reg[67][32]_srl32__1_n_0 ;
  wire \mem_reg[67][32]_srl32_n_0 ;
  wire \mem_reg[67][32]_srl32_n_1 ;
  wire \mem_reg[67][33]_mux_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_1 ;
  wire \mem_reg[67][33]_srl32__1_n_0 ;
  wire \mem_reg[67][33]_srl32_n_0 ;
  wire \mem_reg[67][33]_srl32_n_1 ;
  wire \mem_reg[67][34]_mux_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_1 ;
  wire \mem_reg[67][34]_srl32__1_n_0 ;
  wire \mem_reg[67][34]_srl32_n_0 ;
  wire \mem_reg[67][34]_srl32_n_1 ;
  wire \mem_reg[67][35]_mux_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_1 ;
  wire \mem_reg[67][35]_srl32__1_n_0 ;
  wire \mem_reg[67][35]_srl32_n_0 ;
  wire \mem_reg[67][35]_srl32_n_1 ;
  wire \mem_reg[67][36]_mux_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_1 ;
  wire \mem_reg[67][36]_srl32__1_n_0 ;
  wire \mem_reg[67][36]_srl32_n_0 ;
  wire \mem_reg[67][36]_srl32_n_1 ;
  wire \mem_reg[67][37]_mux_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_1 ;
  wire \mem_reg[67][37]_srl32__1_n_0 ;
  wire \mem_reg[67][37]_srl32_n_0 ;
  wire \mem_reg[67][37]_srl32_n_1 ;
  wire \mem_reg[67][38]_mux_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_1 ;
  wire \mem_reg[67][38]_srl32__1_n_0 ;
  wire \mem_reg[67][38]_srl32_n_0 ;
  wire \mem_reg[67][38]_srl32_n_1 ;
  wire \mem_reg[67][39]_mux_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_1 ;
  wire \mem_reg[67][39]_srl32__1_n_0 ;
  wire \mem_reg[67][39]_srl32_n_0 ;
  wire \mem_reg[67][39]_srl32_n_1 ;
  wire \mem_reg[67][3]_mux_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_1 ;
  wire \mem_reg[67][3]_srl32__1_n_0 ;
  wire \mem_reg[67][3]_srl32_n_0 ;
  wire \mem_reg[67][3]_srl32_n_1 ;
  wire \mem_reg[67][40]_mux_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_1 ;
  wire \mem_reg[67][40]_srl32__1_n_0 ;
  wire \mem_reg[67][40]_srl32_n_0 ;
  wire \mem_reg[67][40]_srl32_n_1 ;
  wire \mem_reg[67][41]_mux_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_1 ;
  wire \mem_reg[67][41]_srl32__1_n_0 ;
  wire \mem_reg[67][41]_srl32_n_0 ;
  wire \mem_reg[67][41]_srl32_n_1 ;
  wire \mem_reg[67][42]_mux_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_1 ;
  wire \mem_reg[67][42]_srl32__1_n_0 ;
  wire \mem_reg[67][42]_srl32_n_0 ;
  wire \mem_reg[67][42]_srl32_n_1 ;
  wire \mem_reg[67][43]_mux_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_1 ;
  wire \mem_reg[67][43]_srl32__1_n_0 ;
  wire \mem_reg[67][43]_srl32_n_0 ;
  wire \mem_reg[67][43]_srl32_n_1 ;
  wire \mem_reg[67][44]_mux_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_1 ;
  wire \mem_reg[67][44]_srl32__1_n_0 ;
  wire \mem_reg[67][44]_srl32_n_0 ;
  wire \mem_reg[67][44]_srl32_n_1 ;
  wire \mem_reg[67][45]_mux_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_1 ;
  wire \mem_reg[67][45]_srl32__1_n_0 ;
  wire \mem_reg[67][45]_srl32_n_0 ;
  wire \mem_reg[67][45]_srl32_n_1 ;
  wire \mem_reg[67][46]_mux_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_1 ;
  wire \mem_reg[67][46]_srl32__1_n_0 ;
  wire \mem_reg[67][46]_srl32_n_0 ;
  wire \mem_reg[67][46]_srl32_n_1 ;
  wire \mem_reg[67][47]_mux_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_1 ;
  wire \mem_reg[67][47]_srl32__1_n_0 ;
  wire \mem_reg[67][47]_srl32_n_0 ;
  wire \mem_reg[67][47]_srl32_n_1 ;
  wire \mem_reg[67][48]_mux_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_1 ;
  wire \mem_reg[67][48]_srl32__1_n_0 ;
  wire \mem_reg[67][48]_srl32_n_0 ;
  wire \mem_reg[67][48]_srl32_n_1 ;
  wire \mem_reg[67][49]_mux_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_1 ;
  wire \mem_reg[67][49]_srl32__1_n_0 ;
  wire \mem_reg[67][49]_srl32_n_0 ;
  wire \mem_reg[67][49]_srl32_n_1 ;
  wire \mem_reg[67][4]_mux_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_1 ;
  wire \mem_reg[67][4]_srl32__1_n_0 ;
  wire \mem_reg[67][4]_srl32_n_0 ;
  wire \mem_reg[67][4]_srl32_n_1 ;
  wire \mem_reg[67][50]_mux_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_1 ;
  wire \mem_reg[67][50]_srl32__1_n_0 ;
  wire \mem_reg[67][50]_srl32_n_0 ;
  wire \mem_reg[67][50]_srl32_n_1 ;
  wire \mem_reg[67][51]_mux_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_1 ;
  wire \mem_reg[67][51]_srl32__1_n_0 ;
  wire \mem_reg[67][51]_srl32_n_0 ;
  wire \mem_reg[67][51]_srl32_n_1 ;
  wire \mem_reg[67][52]_mux_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_1 ;
  wire \mem_reg[67][52]_srl32__1_n_0 ;
  wire \mem_reg[67][52]_srl32_n_0 ;
  wire \mem_reg[67][52]_srl32_n_1 ;
  wire \mem_reg[67][53]_mux_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_1 ;
  wire \mem_reg[67][53]_srl32__1_n_0 ;
  wire \mem_reg[67][53]_srl32_n_0 ;
  wire \mem_reg[67][53]_srl32_n_1 ;
  wire \mem_reg[67][54]_mux_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_1 ;
  wire \mem_reg[67][54]_srl32__1_n_0 ;
  wire \mem_reg[67][54]_srl32_n_0 ;
  wire \mem_reg[67][54]_srl32_n_1 ;
  wire \mem_reg[67][55]_mux_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_1 ;
  wire \mem_reg[67][55]_srl32__1_n_0 ;
  wire \mem_reg[67][55]_srl32_n_0 ;
  wire \mem_reg[67][55]_srl32_n_1 ;
  wire \mem_reg[67][56]_mux_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_1 ;
  wire \mem_reg[67][56]_srl32__1_n_0 ;
  wire \mem_reg[67][56]_srl32_n_0 ;
  wire \mem_reg[67][56]_srl32_n_1 ;
  wire \mem_reg[67][57]_mux_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_1 ;
  wire \mem_reg[67][57]_srl32__1_n_0 ;
  wire \mem_reg[67][57]_srl32_n_0 ;
  wire \mem_reg[67][57]_srl32_n_1 ;
  wire \mem_reg[67][58]_mux_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_1 ;
  wire \mem_reg[67][58]_srl32__1_n_0 ;
  wire \mem_reg[67][58]_srl32_n_0 ;
  wire \mem_reg[67][58]_srl32_n_1 ;
  wire \mem_reg[67][59]_mux_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_1 ;
  wire \mem_reg[67][59]_srl32__1_n_0 ;
  wire \mem_reg[67][59]_srl32_n_0 ;
  wire \mem_reg[67][59]_srl32_n_1 ;
  wire \mem_reg[67][5]_mux_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_1 ;
  wire \mem_reg[67][5]_srl32__1_n_0 ;
  wire \mem_reg[67][5]_srl32_n_0 ;
  wire \mem_reg[67][5]_srl32_n_1 ;
  wire \mem_reg[67][60]_mux_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_1 ;
  wire \mem_reg[67][60]_srl32__1_n_0 ;
  wire \mem_reg[67][60]_srl32_n_0 ;
  wire \mem_reg[67][60]_srl32_n_1 ;
  wire \mem_reg[67][61]_mux_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_1 ;
  wire \mem_reg[67][61]_srl32__1_n_0 ;
  wire \mem_reg[67][61]_srl32_n_0 ;
  wire \mem_reg[67][61]_srl32_n_1 ;
  wire \mem_reg[67][64]_mux_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_1 ;
  wire \mem_reg[67][64]_srl32__1_n_0 ;
  wire \mem_reg[67][64]_srl32_n_0 ;
  wire \mem_reg[67][64]_srl32_n_1 ;
  wire \mem_reg[67][65]_mux_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_1 ;
  wire \mem_reg[67][65]_srl32__1_n_0 ;
  wire \mem_reg[67][65]_srl32_n_0 ;
  wire \mem_reg[67][65]_srl32_n_1 ;
  wire \mem_reg[67][66]_mux_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_1 ;
  wire \mem_reg[67][66]_srl32__1_n_0 ;
  wire \mem_reg[67][66]_srl32_n_0 ;
  wire \mem_reg[67][66]_srl32_n_1 ;
  wire \mem_reg[67][67]_mux_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_1 ;
  wire \mem_reg[67][67]_srl32__1_n_0 ;
  wire \mem_reg[67][67]_srl32_n_0 ;
  wire \mem_reg[67][67]_srl32_n_1 ;
  wire \mem_reg[67][68]_mux_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_1 ;
  wire \mem_reg[67][68]_srl32__1_n_0 ;
  wire \mem_reg[67][68]_srl32_n_0 ;
  wire \mem_reg[67][68]_srl32_n_1 ;
  wire \mem_reg[67][69]_mux_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_1 ;
  wire \mem_reg[67][69]_srl32__1_n_0 ;
  wire \mem_reg[67][69]_srl32_n_0 ;
  wire \mem_reg[67][69]_srl32_n_1 ;
  wire \mem_reg[67][6]_mux_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_1 ;
  wire \mem_reg[67][6]_srl32__1_n_0 ;
  wire \mem_reg[67][6]_srl32_n_0 ;
  wire \mem_reg[67][6]_srl32_n_1 ;
  wire \mem_reg[67][70]_mux_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_1 ;
  wire \mem_reg[67][70]_srl32__1_n_0 ;
  wire \mem_reg[67][70]_srl32_n_0 ;
  wire \mem_reg[67][70]_srl32_n_1 ;
  wire \mem_reg[67][71]_mux_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_1 ;
  wire \mem_reg[67][71]_srl32__1_n_0 ;
  wire \mem_reg[67][71]_srl32_n_0 ;
  wire \mem_reg[67][71]_srl32_n_1 ;
  wire \mem_reg[67][72]_mux_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_1 ;
  wire \mem_reg[67][72]_srl32__1_n_0 ;
  wire \mem_reg[67][72]_srl32_n_0 ;
  wire \mem_reg[67][72]_srl32_n_1 ;
  wire \mem_reg[67][73]_mux_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_1 ;
  wire \mem_reg[67][73]_srl32__1_n_0 ;
  wire \mem_reg[67][73]_srl32_n_0 ;
  wire \mem_reg[67][73]_srl32_n_1 ;
  wire \mem_reg[67][74]_mux_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_1 ;
  wire \mem_reg[67][74]_srl32__1_n_0 ;
  wire \mem_reg[67][74]_srl32_n_0 ;
  wire \mem_reg[67][74]_srl32_n_1 ;
  wire \mem_reg[67][75]_mux_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_1 ;
  wire \mem_reg[67][75]_srl32__1_n_0 ;
  wire \mem_reg[67][75]_srl32_n_0 ;
  wire \mem_reg[67][75]_srl32_n_1 ;
  wire \mem_reg[67][76]_mux_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_1 ;
  wire \mem_reg[67][76]_srl32__1_n_0 ;
  wire \mem_reg[67][76]_srl32_n_0 ;
  wire \mem_reg[67][76]_srl32_n_1 ;
  wire \mem_reg[67][77]_mux_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_1 ;
  wire \mem_reg[67][77]_srl32__1_n_0 ;
  wire \mem_reg[67][77]_srl32_n_0 ;
  wire \mem_reg[67][77]_srl32_n_1 ;
  wire \mem_reg[67][78]_mux_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_1 ;
  wire \mem_reg[67][78]_srl32__1_n_0 ;
  wire \mem_reg[67][78]_srl32_n_0 ;
  wire \mem_reg[67][78]_srl32_n_1 ;
  wire \mem_reg[67][79]_mux_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_1 ;
  wire \mem_reg[67][79]_srl32__1_n_0 ;
  wire \mem_reg[67][79]_srl32_n_0 ;
  wire \mem_reg[67][79]_srl32_n_1 ;
  wire \mem_reg[67][7]_mux_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_1 ;
  wire \mem_reg[67][7]_srl32__1_n_0 ;
  wire \mem_reg[67][7]_srl32_n_0 ;
  wire \mem_reg[67][7]_srl32_n_1 ;
  wire \mem_reg[67][80]_mux_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_1 ;
  wire \mem_reg[67][80]_srl32__1_n_0 ;
  wire \mem_reg[67][80]_srl32_n_0 ;
  wire \mem_reg[67][80]_srl32_n_1 ;
  wire \mem_reg[67][81]_mux_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_1 ;
  wire \mem_reg[67][81]_srl32__1_n_0 ;
  wire \mem_reg[67][81]_srl32_n_0 ;
  wire \mem_reg[67][81]_srl32_n_1 ;
  wire \mem_reg[67][82]_mux_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_1 ;
  wire \mem_reg[67][82]_srl32__1_n_0 ;
  wire \mem_reg[67][82]_srl32_n_0 ;
  wire \mem_reg[67][82]_srl32_n_1 ;
  wire \mem_reg[67][83]_mux_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_1 ;
  wire \mem_reg[67][83]_srl32__1_n_0 ;
  wire \mem_reg[67][83]_srl32_n_0 ;
  wire \mem_reg[67][83]_srl32_n_1 ;
  wire \mem_reg[67][84]_mux_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_1 ;
  wire \mem_reg[67][84]_srl32__1_n_0 ;
  wire \mem_reg[67][84]_srl32_n_0 ;
  wire \mem_reg[67][84]_srl32_n_1 ;
  wire \mem_reg[67][85]_mux_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_1 ;
  wire \mem_reg[67][85]_srl32__1_n_0 ;
  wire \mem_reg[67][85]_srl32_n_0 ;
  wire \mem_reg[67][85]_srl32_n_1 ;
  wire \mem_reg[67][86]_mux_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_1 ;
  wire \mem_reg[67][86]_srl32__1_n_0 ;
  wire \mem_reg[67][86]_srl32_n_0 ;
  wire \mem_reg[67][86]_srl32_n_1 ;
  wire \mem_reg[67][87]_mux_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_1 ;
  wire \mem_reg[67][87]_srl32__1_n_0 ;
  wire \mem_reg[67][87]_srl32_n_0 ;
  wire \mem_reg[67][87]_srl32_n_1 ;
  wire \mem_reg[67][88]_mux_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_1 ;
  wire \mem_reg[67][88]_srl32__1_n_0 ;
  wire \mem_reg[67][88]_srl32_n_0 ;
  wire \mem_reg[67][88]_srl32_n_1 ;
  wire \mem_reg[67][89]_mux_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_1 ;
  wire \mem_reg[67][89]_srl32__1_n_0 ;
  wire \mem_reg[67][89]_srl32_n_0 ;
  wire \mem_reg[67][89]_srl32_n_1 ;
  wire \mem_reg[67][8]_mux_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_1 ;
  wire \mem_reg[67][8]_srl32__1_n_0 ;
  wire \mem_reg[67][8]_srl32_n_0 ;
  wire \mem_reg[67][8]_srl32_n_1 ;
  wire \mem_reg[67][90]_mux_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_1 ;
  wire \mem_reg[67][90]_srl32__1_n_0 ;
  wire \mem_reg[67][90]_srl32_n_0 ;
  wire \mem_reg[67][90]_srl32_n_1 ;
  wire \mem_reg[67][91]_mux_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_1 ;
  wire \mem_reg[67][91]_srl32__1_n_0 ;
  wire \mem_reg[67][91]_srl32_n_0 ;
  wire \mem_reg[67][91]_srl32_n_1 ;
  wire \mem_reg[67][92]_mux_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_1 ;
  wire \mem_reg[67][92]_srl32__1_n_0 ;
  wire \mem_reg[67][92]_srl32_n_0 ;
  wire \mem_reg[67][92]_srl32_n_1 ;
  wire \mem_reg[67][93]_mux_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_1 ;
  wire \mem_reg[67][93]_srl32__1_n_0 ;
  wire \mem_reg[67][93]_srl32_n_0 ;
  wire \mem_reg[67][93]_srl32_n_1 ;
  wire \mem_reg[67][94]_mux_n_0 ;
  wire \mem_reg[67][94]_srl32__0_n_0 ;
  wire \mem_reg[67][94]_srl32__0_n_1 ;
  wire \mem_reg[67][94]_srl32__1_n_0 ;
  wire \mem_reg[67][94]_srl32_n_0 ;
  wire \mem_reg[67][94]_srl32_n_1 ;
  wire \mem_reg[67][9]_mux_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_1 ;
  wire \mem_reg[67][9]_srl32__1_n_0 ;
  wire \mem_reg[67][9]_srl32_n_0 ;
  wire \mem_reg[67][9]_srl32_n_1 ;
  wire pop;
  wire push;
  wire [30:29]rreq_len;
  wire rreq_valid;
  wire s_ready_t_reg;
  wire tmp_valid0;
  wire tmp_valid_i_3__0_n_0;
  wire tmp_valid_i_4__0_n_0;
  wire tmp_valid_i_5__0_n_0;
  wire tmp_valid_i_6__0_n_0;
  wire tmp_valid_i_7__0_n_0;
  wire tmp_valid_i_8__0_n_0;
  wire tmp_valid_i_9__0_n_0;
  wire tmp_valid_reg;
  wire \NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[0]_i_1__4 
       (.I0(\mem_reg[67][0]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][0]_mux_n_0 ),
        .O(\dout[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[10]_i_1__1 
       (.I0(\mem_reg[67][10]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][10]_mux_n_0 ),
        .O(\dout[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[11]_i_1__1 
       (.I0(\mem_reg[67][11]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][11]_mux_n_0 ),
        .O(\dout[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[12]_i_1__1 
       (.I0(\mem_reg[67][12]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][12]_mux_n_0 ),
        .O(\dout[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[13]_i_1__1 
       (.I0(\mem_reg[67][13]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][13]_mux_n_0 ),
        .O(\dout[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[14]_i_1__1 
       (.I0(\mem_reg[67][14]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][14]_mux_n_0 ),
        .O(\dout[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[15]_i_1__1 
       (.I0(\mem_reg[67][15]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][15]_mux_n_0 ),
        .O(\dout[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[16]_i_1__1 
       (.I0(\mem_reg[67][16]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][16]_mux_n_0 ),
        .O(\dout[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[17]_i_1__1 
       (.I0(\mem_reg[67][17]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][17]_mux_n_0 ),
        .O(\dout[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[18]_i_1__1 
       (.I0(\mem_reg[67][18]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][18]_mux_n_0 ),
        .O(\dout[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[19]_i_1__1 
       (.I0(\mem_reg[67][19]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][19]_mux_n_0 ),
        .O(\dout[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[1]_i_1__1 
       (.I0(\mem_reg[67][1]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][1]_mux_n_0 ),
        .O(\dout[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[20]_i_1__1 
       (.I0(\mem_reg[67][20]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][20]_mux_n_0 ),
        .O(\dout[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[21]_i_1__1 
       (.I0(\mem_reg[67][21]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][21]_mux_n_0 ),
        .O(\dout[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[22]_i_1__1 
       (.I0(\mem_reg[67][22]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][22]_mux_n_0 ),
        .O(\dout[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[23]_i_1__1 
       (.I0(\mem_reg[67][23]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][23]_mux_n_0 ),
        .O(\dout[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[24]_i_1__1 
       (.I0(\mem_reg[67][24]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][24]_mux_n_0 ),
        .O(\dout[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[25]_i_1__1 
       (.I0(\mem_reg[67][25]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][25]_mux_n_0 ),
        .O(\dout[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[26]_i_1__1 
       (.I0(\mem_reg[67][26]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][26]_mux_n_0 ),
        .O(\dout[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[27]_i_1__1 
       (.I0(\mem_reg[67][27]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][27]_mux_n_0 ),
        .O(\dout[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[28]_i_1__1 
       (.I0(\mem_reg[67][28]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][28]_mux_n_0 ),
        .O(\dout[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[29]_i_1__1 
       (.I0(\mem_reg[67][29]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][29]_mux_n_0 ),
        .O(\dout[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[2]_i_1__1 
       (.I0(\mem_reg[67][2]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][2]_mux_n_0 ),
        .O(\dout[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[30]_i_1__1 
       (.I0(\mem_reg[67][30]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][30]_mux_n_0 ),
        .O(\dout[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[31]_i_1__2 
       (.I0(\mem_reg[67][31]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][31]_mux_n_0 ),
        .O(\dout[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[32]_i_1__1 
       (.I0(\mem_reg[67][32]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][32]_mux_n_0 ),
        .O(\dout[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[33]_i_1__1 
       (.I0(\mem_reg[67][33]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][33]_mux_n_0 ),
        .O(\dout[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[34]_i_1__1 
       (.I0(\mem_reg[67][34]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][34]_mux_n_0 ),
        .O(\dout[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[35]_i_1__1 
       (.I0(\mem_reg[67][35]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][35]_mux_n_0 ),
        .O(\dout[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[36]_i_1__1 
       (.I0(\mem_reg[67][36]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][36]_mux_n_0 ),
        .O(\dout[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[37]_i_1__1 
       (.I0(\mem_reg[67][37]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][37]_mux_n_0 ),
        .O(\dout[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[38]_i_1__1 
       (.I0(\mem_reg[67][38]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][38]_mux_n_0 ),
        .O(\dout[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[39]_i_1__1 
       (.I0(\mem_reg[67][39]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][39]_mux_n_0 ),
        .O(\dout[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[3]_i_1__2 
       (.I0(\mem_reg[67][3]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][3]_mux_n_0 ),
        .O(\dout[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[40]_i_1__1 
       (.I0(\mem_reg[67][40]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][40]_mux_n_0 ),
        .O(\dout[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[41]_i_1__1 
       (.I0(\mem_reg[67][41]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][41]_mux_n_0 ),
        .O(\dout[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[42]_i_1__1 
       (.I0(\mem_reg[67][42]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][42]_mux_n_0 ),
        .O(\dout[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[43]_i_1__1 
       (.I0(\mem_reg[67][43]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][43]_mux_n_0 ),
        .O(\dout[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[44]_i_1__1 
       (.I0(\mem_reg[67][44]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][44]_mux_n_0 ),
        .O(\dout[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[45]_i_1__1 
       (.I0(\mem_reg[67][45]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][45]_mux_n_0 ),
        .O(\dout[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[46]_i_1__1 
       (.I0(\mem_reg[67][46]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][46]_mux_n_0 ),
        .O(\dout[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[47]_i_1__1 
       (.I0(\mem_reg[67][47]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][47]_mux_n_0 ),
        .O(\dout[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[48]_i_1__1 
       (.I0(\mem_reg[67][48]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][48]_mux_n_0 ),
        .O(\dout[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[49]_i_1__1 
       (.I0(\mem_reg[67][49]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][49]_mux_n_0 ),
        .O(\dout[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[4]_i_1__1 
       (.I0(\mem_reg[67][4]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][4]_mux_n_0 ),
        .O(\dout[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[50]_i_1__1 
       (.I0(\mem_reg[67][50]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][50]_mux_n_0 ),
        .O(\dout[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[51]_i_1__1 
       (.I0(\mem_reg[67][51]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][51]_mux_n_0 ),
        .O(\dout[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[52]_i_1__1 
       (.I0(\mem_reg[67][52]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][52]_mux_n_0 ),
        .O(\dout[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[53]_i_1__1 
       (.I0(\mem_reg[67][53]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][53]_mux_n_0 ),
        .O(\dout[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[54]_i_1__1 
       (.I0(\mem_reg[67][54]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][54]_mux_n_0 ),
        .O(\dout[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[55]_i_1__1 
       (.I0(\mem_reg[67][55]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][55]_mux_n_0 ),
        .O(\dout[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[56]_i_1__1 
       (.I0(\mem_reg[67][56]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][56]_mux_n_0 ),
        .O(\dout[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[57]_i_1__1 
       (.I0(\mem_reg[67][57]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][57]_mux_n_0 ),
        .O(\dout[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[58]_i_1__1 
       (.I0(\mem_reg[67][58]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][58]_mux_n_0 ),
        .O(\dout[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[59]_i_1__1 
       (.I0(\mem_reg[67][59]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][59]_mux_n_0 ),
        .O(\dout[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[5]_i_1__1 
       (.I0(\mem_reg[67][5]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][5]_mux_n_0 ),
        .O(\dout[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[60]_i_1__1 
       (.I0(\mem_reg[67][60]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][60]_mux_n_0 ),
        .O(\dout[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[61]_i_1__1 
       (.I0(\mem_reg[67][61]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][61]_mux_n_0 ),
        .O(\dout[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[64]_i_1__1 
       (.I0(\mem_reg[67][64]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][64]_mux_n_0 ),
        .O(\dout[64]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[65]_i_1__1 
       (.I0(\mem_reg[67][65]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][65]_mux_n_0 ),
        .O(\dout[65]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[66]_i_1__1 
       (.I0(\mem_reg[67][66]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][66]_mux_n_0 ),
        .O(\dout[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[67]_i_1__2 
       (.I0(\mem_reg[67][67]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][67]_mux_n_0 ),
        .O(\dout[67]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[68]_i_1__1 
       (.I0(\mem_reg[67][68]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][68]_mux_n_0 ),
        .O(\dout[68]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[69]_i_1__1 
       (.I0(\mem_reg[67][69]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][69]_mux_n_0 ),
        .O(\dout[69]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[6]_i_1__1 
       (.I0(\mem_reg[67][6]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][6]_mux_n_0 ),
        .O(\dout[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[70]_i_1__1 
       (.I0(\mem_reg[67][70]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][70]_mux_n_0 ),
        .O(\dout[70]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[71]_i_1__1 
       (.I0(\mem_reg[67][71]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][71]_mux_n_0 ),
        .O(\dout[71]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[72]_i_1__1 
       (.I0(\mem_reg[67][72]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][72]_mux_n_0 ),
        .O(\dout[72]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[73]_i_1__1 
       (.I0(\mem_reg[67][73]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][73]_mux_n_0 ),
        .O(\dout[73]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[74]_i_1__1 
       (.I0(\mem_reg[67][74]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][74]_mux_n_0 ),
        .O(\dout[74]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[75]_i_1__1 
       (.I0(\mem_reg[67][75]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][75]_mux_n_0 ),
        .O(\dout[75]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[76]_i_1__1 
       (.I0(\mem_reg[67][76]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][76]_mux_n_0 ),
        .O(\dout[76]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[77]_i_1__1 
       (.I0(\mem_reg[67][77]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][77]_mux_n_0 ),
        .O(\dout[77]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[78]_i_1__1 
       (.I0(\mem_reg[67][78]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][78]_mux_n_0 ),
        .O(\dout[78]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[79]_i_1__1 
       (.I0(\mem_reg[67][79]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][79]_mux_n_0 ),
        .O(\dout[79]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[7]_i_1__1 
       (.I0(\mem_reg[67][7]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][7]_mux_n_0 ),
        .O(\dout[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[80]_i_1__1 
       (.I0(\mem_reg[67][80]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][80]_mux_n_0 ),
        .O(\dout[80]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[81]_i_1__1 
       (.I0(\mem_reg[67][81]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][81]_mux_n_0 ),
        .O(\dout[81]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[82]_i_1__1 
       (.I0(\mem_reg[67][82]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][82]_mux_n_0 ),
        .O(\dout[82]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[83]_i_1__1 
       (.I0(\mem_reg[67][83]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][83]_mux_n_0 ),
        .O(\dout[83]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[84]_i_1__1 
       (.I0(\mem_reg[67][84]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][84]_mux_n_0 ),
        .O(\dout[84]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[85]_i_1__1 
       (.I0(\mem_reg[67][85]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][85]_mux_n_0 ),
        .O(\dout[85]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[86]_i_1__1 
       (.I0(\mem_reg[67][86]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][86]_mux_n_0 ),
        .O(\dout[86]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[87]_i_1__1 
       (.I0(\mem_reg[67][87]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][87]_mux_n_0 ),
        .O(\dout[87]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[88]_i_1__1 
       (.I0(\mem_reg[67][88]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][88]_mux_n_0 ),
        .O(\dout[88]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[89]_i_1__1 
       (.I0(\mem_reg[67][89]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][89]_mux_n_0 ),
        .O(\dout[89]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[8]_i_1__1 
       (.I0(\mem_reg[67][8]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][8]_mux_n_0 ),
        .O(\dout[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[90]_i_1__1 
       (.I0(\mem_reg[67][90]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][90]_mux_n_0 ),
        .O(\dout[90]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[91]_i_1__1 
       (.I0(\mem_reg[67][91]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][91]_mux_n_0 ),
        .O(\dout[91]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[92]_i_1__1 
       (.I0(\mem_reg[67][92]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][92]_mux_n_0 ),
        .O(\dout[92]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[93]_i_1__1 
       (.I0(\mem_reg[67][93]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][93]_mux_n_0 ),
        .O(\dout[93]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[94]_i_1__1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[94]_i_2__1 
       (.I0(\mem_reg[67][94]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][94]_mux_n_0 ),
        .O(\dout[94]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[9]_i_1__1 
       (.I0(\mem_reg[67][9]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][9]_mux_n_0 ),
        .O(\dout[9]_i_1__1_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[0]_i_1__4_n_0 ),
        .Q(\dout_reg[92]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[10]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[11]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[12]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[13]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[14]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[15]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[16]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[17]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[18]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[19]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[1]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[20]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[21]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[22]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[23]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[24]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[25]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[26]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[27]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[28]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[29]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[2]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[30]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[31]_i_1__2_n_0 ),
        .Q(\dout_reg[92]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[32]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[33]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[34]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[35]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[36]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[37]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[38]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[39]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[3]_i_1__2_n_0 ),
        .Q(\dout_reg[92]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[40]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[41]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[42]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[43]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[44]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[45]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[46]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[47]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[48]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[49]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[4]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[50]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[51]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[52]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[53]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[54]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[55]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[56]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[57]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[58]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[59]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[5]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[60]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[61]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[64]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[65]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[66]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[67]_i_1__2_n_0 ),
        .Q(\dout_reg[92]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[68]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[69]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[6]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[70]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[71]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[72]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[73]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[74]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[75]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[76]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[77]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[78]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[79]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[7]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[80]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[81]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[82]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[83]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[84]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[85]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[86]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[87]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[88]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[89]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[8]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[90]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[91]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[92]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[93]_i_1__1_n_0 ),
        .Q(rreq_len[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[94]_i_2__1_n_0 ),
        .Q(rreq_len[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[9]_i_1__1_n_0 ),
        .Q(\dout_reg[92]_0 [9]),
        .R(ap_rst_n_inv));
  MUXF7 \mem_reg[67][0]_mux 
       (.I0(\mem_reg[67][0]_srl32_n_0 ),
        .I1(\mem_reg[67][0]_srl32__0_n_0 ),
        .O(\mem_reg[67][0]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[67][0]_srl32_n_0 ),
        .Q31(\mem_reg[67][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32_n_1 ),
        .Q(\mem_reg[67][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32__0_n_1 ),
        .Q(\mem_reg[67][0]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][10]_mux 
       (.I0(\mem_reg[67][10]_srl32_n_0 ),
        .I1(\mem_reg[67][10]_srl32__0_n_0 ),
        .O(\mem_reg[67][10]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[67][10]_srl32_n_0 ),
        .Q31(\mem_reg[67][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32_n_1 ),
        .Q(\mem_reg[67][10]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][10]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32__0_n_1 ),
        .Q(\mem_reg[67][10]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][11]_mux 
       (.I0(\mem_reg[67][11]_srl32_n_0 ),
        .I1(\mem_reg[67][11]_srl32__0_n_0 ),
        .O(\mem_reg[67][11]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[67][11]_srl32_n_0 ),
        .Q31(\mem_reg[67][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32_n_1 ),
        .Q(\mem_reg[67][11]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][11]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32__0_n_1 ),
        .Q(\mem_reg[67][11]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][12]_mux 
       (.I0(\mem_reg[67][12]_srl32_n_0 ),
        .I1(\mem_reg[67][12]_srl32__0_n_0 ),
        .O(\mem_reg[67][12]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[67][12]_srl32_n_0 ),
        .Q31(\mem_reg[67][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32_n_1 ),
        .Q(\mem_reg[67][12]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][12]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32__0_n_1 ),
        .Q(\mem_reg[67][12]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][13]_mux 
       (.I0(\mem_reg[67][13]_srl32_n_0 ),
        .I1(\mem_reg[67][13]_srl32__0_n_0 ),
        .O(\mem_reg[67][13]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[67][13]_srl32_n_0 ),
        .Q31(\mem_reg[67][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32_n_1 ),
        .Q(\mem_reg[67][13]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][13]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32__0_n_1 ),
        .Q(\mem_reg[67][13]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][14]_mux 
       (.I0(\mem_reg[67][14]_srl32_n_0 ),
        .I1(\mem_reg[67][14]_srl32__0_n_0 ),
        .O(\mem_reg[67][14]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[67][14]_srl32_n_0 ),
        .Q31(\mem_reg[67][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32_n_1 ),
        .Q(\mem_reg[67][14]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][14]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32__0_n_1 ),
        .Q(\mem_reg[67][14]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][15]_mux 
       (.I0(\mem_reg[67][15]_srl32_n_0 ),
        .I1(\mem_reg[67][15]_srl32__0_n_0 ),
        .O(\mem_reg[67][15]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[67][15]_srl32_n_0 ),
        .Q31(\mem_reg[67][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32_n_1 ),
        .Q(\mem_reg[67][15]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][15]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32__0_n_1 ),
        .Q(\mem_reg[67][15]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][16]_mux 
       (.I0(\mem_reg[67][16]_srl32_n_0 ),
        .I1(\mem_reg[67][16]_srl32__0_n_0 ),
        .O(\mem_reg[67][16]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[67][16]_srl32_n_0 ),
        .Q31(\mem_reg[67][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32_n_1 ),
        .Q(\mem_reg[67][16]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][16]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32__0_n_1 ),
        .Q(\mem_reg[67][16]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][17]_mux 
       (.I0(\mem_reg[67][17]_srl32_n_0 ),
        .I1(\mem_reg[67][17]_srl32__0_n_0 ),
        .O(\mem_reg[67][17]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[67][17]_srl32_n_0 ),
        .Q31(\mem_reg[67][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32_n_1 ),
        .Q(\mem_reg[67][17]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][17]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32__0_n_1 ),
        .Q(\mem_reg[67][17]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][18]_mux 
       (.I0(\mem_reg[67][18]_srl32_n_0 ),
        .I1(\mem_reg[67][18]_srl32__0_n_0 ),
        .O(\mem_reg[67][18]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[67][18]_srl32_n_0 ),
        .Q31(\mem_reg[67][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32_n_1 ),
        .Q(\mem_reg[67][18]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][18]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32__0_n_1 ),
        .Q(\mem_reg[67][18]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][19]_mux 
       (.I0(\mem_reg[67][19]_srl32_n_0 ),
        .I1(\mem_reg[67][19]_srl32__0_n_0 ),
        .O(\mem_reg[67][19]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[67][19]_srl32_n_0 ),
        .Q31(\mem_reg[67][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32_n_1 ),
        .Q(\mem_reg[67][19]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][19]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32__0_n_1 ),
        .Q(\mem_reg[67][19]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][1]_mux 
       (.I0(\mem_reg[67][1]_srl32_n_0 ),
        .I1(\mem_reg[67][1]_srl32__0_n_0 ),
        .O(\mem_reg[67][1]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[67][1]_srl32_n_0 ),
        .Q31(\mem_reg[67][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32_n_1 ),
        .Q(\mem_reg[67][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32__0_n_1 ),
        .Q(\mem_reg[67][1]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][20]_mux 
       (.I0(\mem_reg[67][20]_srl32_n_0 ),
        .I1(\mem_reg[67][20]_srl32__0_n_0 ),
        .O(\mem_reg[67][20]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[67][20]_srl32_n_0 ),
        .Q31(\mem_reg[67][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32_n_1 ),
        .Q(\mem_reg[67][20]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][20]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32__0_n_1 ),
        .Q(\mem_reg[67][20]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][21]_mux 
       (.I0(\mem_reg[67][21]_srl32_n_0 ),
        .I1(\mem_reg[67][21]_srl32__0_n_0 ),
        .O(\mem_reg[67][21]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[67][21]_srl32_n_0 ),
        .Q31(\mem_reg[67][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32_n_1 ),
        .Q(\mem_reg[67][21]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][21]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32__0_n_1 ),
        .Q(\mem_reg[67][21]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][22]_mux 
       (.I0(\mem_reg[67][22]_srl32_n_0 ),
        .I1(\mem_reg[67][22]_srl32__0_n_0 ),
        .O(\mem_reg[67][22]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[67][22]_srl32_n_0 ),
        .Q31(\mem_reg[67][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32_n_1 ),
        .Q(\mem_reg[67][22]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][22]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32__0_n_1 ),
        .Q(\mem_reg[67][22]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][23]_mux 
       (.I0(\mem_reg[67][23]_srl32_n_0 ),
        .I1(\mem_reg[67][23]_srl32__0_n_0 ),
        .O(\mem_reg[67][23]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[67][23]_srl32_n_0 ),
        .Q31(\mem_reg[67][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32_n_1 ),
        .Q(\mem_reg[67][23]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][23]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32__0_n_1 ),
        .Q(\mem_reg[67][23]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][24]_mux 
       (.I0(\mem_reg[67][24]_srl32_n_0 ),
        .I1(\mem_reg[67][24]_srl32__0_n_0 ),
        .O(\mem_reg[67][24]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[67][24]_srl32_n_0 ),
        .Q31(\mem_reg[67][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32_n_1 ),
        .Q(\mem_reg[67][24]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][24]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32__0_n_1 ),
        .Q(\mem_reg[67][24]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][25]_mux 
       (.I0(\mem_reg[67][25]_srl32_n_0 ),
        .I1(\mem_reg[67][25]_srl32__0_n_0 ),
        .O(\mem_reg[67][25]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[67][25]_srl32_n_0 ),
        .Q31(\mem_reg[67][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32_n_1 ),
        .Q(\mem_reg[67][25]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][25]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32__0_n_1 ),
        .Q(\mem_reg[67][25]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][26]_mux 
       (.I0(\mem_reg[67][26]_srl32_n_0 ),
        .I1(\mem_reg[67][26]_srl32__0_n_0 ),
        .O(\mem_reg[67][26]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[67][26]_srl32_n_0 ),
        .Q31(\mem_reg[67][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32_n_1 ),
        .Q(\mem_reg[67][26]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][26]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32__0_n_1 ),
        .Q(\mem_reg[67][26]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][27]_mux 
       (.I0(\mem_reg[67][27]_srl32_n_0 ),
        .I1(\mem_reg[67][27]_srl32__0_n_0 ),
        .O(\mem_reg[67][27]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[67][27]_srl32_n_0 ),
        .Q31(\mem_reg[67][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32_n_1 ),
        .Q(\mem_reg[67][27]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][27]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32__0_n_1 ),
        .Q(\mem_reg[67][27]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][28]_mux 
       (.I0(\mem_reg[67][28]_srl32_n_0 ),
        .I1(\mem_reg[67][28]_srl32__0_n_0 ),
        .O(\mem_reg[67][28]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[67][28]_srl32_n_0 ),
        .Q31(\mem_reg[67][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32_n_1 ),
        .Q(\mem_reg[67][28]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][28]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32__0_n_1 ),
        .Q(\mem_reg[67][28]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][29]_mux 
       (.I0(\mem_reg[67][29]_srl32_n_0 ),
        .I1(\mem_reg[67][29]_srl32__0_n_0 ),
        .O(\mem_reg[67][29]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[67][29]_srl32_n_0 ),
        .Q31(\mem_reg[67][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32_n_1 ),
        .Q(\mem_reg[67][29]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][29]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32__0_n_1 ),
        .Q(\mem_reg[67][29]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][2]_mux 
       (.I0(\mem_reg[67][2]_srl32_n_0 ),
        .I1(\mem_reg[67][2]_srl32__0_n_0 ),
        .O(\mem_reg[67][2]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[67][2]_srl32_n_0 ),
        .Q31(\mem_reg[67][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32_n_1 ),
        .Q(\mem_reg[67][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32__0_n_1 ),
        .Q(\mem_reg[67][2]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][30]_mux 
       (.I0(\mem_reg[67][30]_srl32_n_0 ),
        .I1(\mem_reg[67][30]_srl32__0_n_0 ),
        .O(\mem_reg[67][30]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[67][30]_srl32_n_0 ),
        .Q31(\mem_reg[67][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32_n_1 ),
        .Q(\mem_reg[67][30]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][30]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32__0_n_1 ),
        .Q(\mem_reg[67][30]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][31]_mux 
       (.I0(\mem_reg[67][31]_srl32_n_0 ),
        .I1(\mem_reg[67][31]_srl32__0_n_0 ),
        .O(\mem_reg[67][31]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[67][31]_srl32_n_0 ),
        .Q31(\mem_reg[67][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32_n_1 ),
        .Q(\mem_reg[67][31]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][31]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32__0_n_1 ),
        .Q(\mem_reg[67][31]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][32]_mux 
       (.I0(\mem_reg[67][32]_srl32_n_0 ),
        .I1(\mem_reg[67][32]_srl32__0_n_0 ),
        .O(\mem_reg[67][32]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[67][32]_srl32_n_0 ),
        .Q31(\mem_reg[67][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32_n_1 ),
        .Q(\mem_reg[67][32]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][32]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32__0_n_1 ),
        .Q(\mem_reg[67][32]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][33]_mux 
       (.I0(\mem_reg[67][33]_srl32_n_0 ),
        .I1(\mem_reg[67][33]_srl32__0_n_0 ),
        .O(\mem_reg[67][33]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[67][33]_srl32_n_0 ),
        .Q31(\mem_reg[67][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32_n_1 ),
        .Q(\mem_reg[67][33]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][33]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32__0_n_1 ),
        .Q(\mem_reg[67][33]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][34]_mux 
       (.I0(\mem_reg[67][34]_srl32_n_0 ),
        .I1(\mem_reg[67][34]_srl32__0_n_0 ),
        .O(\mem_reg[67][34]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[67][34]_srl32_n_0 ),
        .Q31(\mem_reg[67][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32_n_1 ),
        .Q(\mem_reg[67][34]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][34]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32__0_n_1 ),
        .Q(\mem_reg[67][34]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][35]_mux 
       (.I0(\mem_reg[67][35]_srl32_n_0 ),
        .I1(\mem_reg[67][35]_srl32__0_n_0 ),
        .O(\mem_reg[67][35]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[67][35]_srl32_n_0 ),
        .Q31(\mem_reg[67][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32_n_1 ),
        .Q(\mem_reg[67][35]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][35]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32__0_n_1 ),
        .Q(\mem_reg[67][35]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][36]_mux 
       (.I0(\mem_reg[67][36]_srl32_n_0 ),
        .I1(\mem_reg[67][36]_srl32__0_n_0 ),
        .O(\mem_reg[67][36]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[67][36]_srl32_n_0 ),
        .Q31(\mem_reg[67][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32_n_1 ),
        .Q(\mem_reg[67][36]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][36]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32__0_n_1 ),
        .Q(\mem_reg[67][36]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][37]_mux 
       (.I0(\mem_reg[67][37]_srl32_n_0 ),
        .I1(\mem_reg[67][37]_srl32__0_n_0 ),
        .O(\mem_reg[67][37]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[67][37]_srl32_n_0 ),
        .Q31(\mem_reg[67][37]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32_n_1 ),
        .Q(\mem_reg[67][37]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][37]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32__0_n_1 ),
        .Q(\mem_reg[67][37]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][38]_mux 
       (.I0(\mem_reg[67][38]_srl32_n_0 ),
        .I1(\mem_reg[67][38]_srl32__0_n_0 ),
        .O(\mem_reg[67][38]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[67][38]_srl32_n_0 ),
        .Q31(\mem_reg[67][38]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32_n_1 ),
        .Q(\mem_reg[67][38]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][38]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32__0_n_1 ),
        .Q(\mem_reg[67][38]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][39]_mux 
       (.I0(\mem_reg[67][39]_srl32_n_0 ),
        .I1(\mem_reg[67][39]_srl32__0_n_0 ),
        .O(\mem_reg[67][39]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[67][39]_srl32_n_0 ),
        .Q31(\mem_reg[67][39]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32_n_1 ),
        .Q(\mem_reg[67][39]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][39]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32__0_n_1 ),
        .Q(\mem_reg[67][39]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][3]_mux 
       (.I0(\mem_reg[67][3]_srl32_n_0 ),
        .I1(\mem_reg[67][3]_srl32__0_n_0 ),
        .O(\mem_reg[67][3]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[67][3]_srl32_n_0 ),
        .Q31(\mem_reg[67][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32_n_1 ),
        .Q(\mem_reg[67][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32__0_n_1 ),
        .Q(\mem_reg[67][3]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][40]_mux 
       (.I0(\mem_reg[67][40]_srl32_n_0 ),
        .I1(\mem_reg[67][40]_srl32__0_n_0 ),
        .O(\mem_reg[67][40]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[67][40]_srl32_n_0 ),
        .Q31(\mem_reg[67][40]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32_n_1 ),
        .Q(\mem_reg[67][40]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][40]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32__0_n_1 ),
        .Q(\mem_reg[67][40]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][41]_mux 
       (.I0(\mem_reg[67][41]_srl32_n_0 ),
        .I1(\mem_reg[67][41]_srl32__0_n_0 ),
        .O(\mem_reg[67][41]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[67][41]_srl32_n_0 ),
        .Q31(\mem_reg[67][41]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32_n_1 ),
        .Q(\mem_reg[67][41]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][41]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32__0_n_1 ),
        .Q(\mem_reg[67][41]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][42]_mux 
       (.I0(\mem_reg[67][42]_srl32_n_0 ),
        .I1(\mem_reg[67][42]_srl32__0_n_0 ),
        .O(\mem_reg[67][42]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[67][42]_srl32_n_0 ),
        .Q31(\mem_reg[67][42]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32_n_1 ),
        .Q(\mem_reg[67][42]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][42]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32__0_n_1 ),
        .Q(\mem_reg[67][42]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][43]_mux 
       (.I0(\mem_reg[67][43]_srl32_n_0 ),
        .I1(\mem_reg[67][43]_srl32__0_n_0 ),
        .O(\mem_reg[67][43]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[67][43]_srl32_n_0 ),
        .Q31(\mem_reg[67][43]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32_n_1 ),
        .Q(\mem_reg[67][43]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][43]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32__0_n_1 ),
        .Q(\mem_reg[67][43]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][44]_mux 
       (.I0(\mem_reg[67][44]_srl32_n_0 ),
        .I1(\mem_reg[67][44]_srl32__0_n_0 ),
        .O(\mem_reg[67][44]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[67][44]_srl32_n_0 ),
        .Q31(\mem_reg[67][44]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32_n_1 ),
        .Q(\mem_reg[67][44]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][44]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32__0_n_1 ),
        .Q(\mem_reg[67][44]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][45]_mux 
       (.I0(\mem_reg[67][45]_srl32_n_0 ),
        .I1(\mem_reg[67][45]_srl32__0_n_0 ),
        .O(\mem_reg[67][45]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[67][45]_srl32_n_0 ),
        .Q31(\mem_reg[67][45]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32_n_1 ),
        .Q(\mem_reg[67][45]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][45]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32__0_n_1 ),
        .Q(\mem_reg[67][45]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][46]_mux 
       (.I0(\mem_reg[67][46]_srl32_n_0 ),
        .I1(\mem_reg[67][46]_srl32__0_n_0 ),
        .O(\mem_reg[67][46]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[67][46]_srl32_n_0 ),
        .Q31(\mem_reg[67][46]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32_n_1 ),
        .Q(\mem_reg[67][46]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][46]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32__0_n_1 ),
        .Q(\mem_reg[67][46]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][47]_mux 
       (.I0(\mem_reg[67][47]_srl32_n_0 ),
        .I1(\mem_reg[67][47]_srl32__0_n_0 ),
        .O(\mem_reg[67][47]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[67][47]_srl32_n_0 ),
        .Q31(\mem_reg[67][47]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32_n_1 ),
        .Q(\mem_reg[67][47]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][47]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32__0_n_1 ),
        .Q(\mem_reg[67][47]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][48]_mux 
       (.I0(\mem_reg[67][48]_srl32_n_0 ),
        .I1(\mem_reg[67][48]_srl32__0_n_0 ),
        .O(\mem_reg[67][48]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[67][48]_srl32_n_0 ),
        .Q31(\mem_reg[67][48]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32_n_1 ),
        .Q(\mem_reg[67][48]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][48]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32__0_n_1 ),
        .Q(\mem_reg[67][48]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][49]_mux 
       (.I0(\mem_reg[67][49]_srl32_n_0 ),
        .I1(\mem_reg[67][49]_srl32__0_n_0 ),
        .O(\mem_reg[67][49]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[67][49]_srl32_n_0 ),
        .Q31(\mem_reg[67][49]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32_n_1 ),
        .Q(\mem_reg[67][49]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][49]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32__0_n_1 ),
        .Q(\mem_reg[67][49]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][4]_mux 
       (.I0(\mem_reg[67][4]_srl32_n_0 ),
        .I1(\mem_reg[67][4]_srl32__0_n_0 ),
        .O(\mem_reg[67][4]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[67][4]_srl32_n_0 ),
        .Q31(\mem_reg[67][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32_n_1 ),
        .Q(\mem_reg[67][4]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][4]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32__0_n_1 ),
        .Q(\mem_reg[67][4]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][50]_mux 
       (.I0(\mem_reg[67][50]_srl32_n_0 ),
        .I1(\mem_reg[67][50]_srl32__0_n_0 ),
        .O(\mem_reg[67][50]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[67][50]_srl32_n_0 ),
        .Q31(\mem_reg[67][50]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32_n_1 ),
        .Q(\mem_reg[67][50]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][50]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32__0_n_1 ),
        .Q(\mem_reg[67][50]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][51]_mux 
       (.I0(\mem_reg[67][51]_srl32_n_0 ),
        .I1(\mem_reg[67][51]_srl32__0_n_0 ),
        .O(\mem_reg[67][51]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[67][51]_srl32_n_0 ),
        .Q31(\mem_reg[67][51]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32_n_1 ),
        .Q(\mem_reg[67][51]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][51]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32__0_n_1 ),
        .Q(\mem_reg[67][51]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][52]_mux 
       (.I0(\mem_reg[67][52]_srl32_n_0 ),
        .I1(\mem_reg[67][52]_srl32__0_n_0 ),
        .O(\mem_reg[67][52]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[67][52]_srl32_n_0 ),
        .Q31(\mem_reg[67][52]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32_n_1 ),
        .Q(\mem_reg[67][52]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][52]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32__0_n_1 ),
        .Q(\mem_reg[67][52]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][53]_mux 
       (.I0(\mem_reg[67][53]_srl32_n_0 ),
        .I1(\mem_reg[67][53]_srl32__0_n_0 ),
        .O(\mem_reg[67][53]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[67][53]_srl32_n_0 ),
        .Q31(\mem_reg[67][53]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32_n_1 ),
        .Q(\mem_reg[67][53]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][53]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32__0_n_1 ),
        .Q(\mem_reg[67][53]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][54]_mux 
       (.I0(\mem_reg[67][54]_srl32_n_0 ),
        .I1(\mem_reg[67][54]_srl32__0_n_0 ),
        .O(\mem_reg[67][54]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[67][54]_srl32_n_0 ),
        .Q31(\mem_reg[67][54]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32_n_1 ),
        .Q(\mem_reg[67][54]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][54]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32__0_n_1 ),
        .Q(\mem_reg[67][54]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][55]_mux 
       (.I0(\mem_reg[67][55]_srl32_n_0 ),
        .I1(\mem_reg[67][55]_srl32__0_n_0 ),
        .O(\mem_reg[67][55]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[67][55]_srl32_n_0 ),
        .Q31(\mem_reg[67][55]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32_n_1 ),
        .Q(\mem_reg[67][55]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][55]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32__0_n_1 ),
        .Q(\mem_reg[67][55]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][56]_mux 
       (.I0(\mem_reg[67][56]_srl32_n_0 ),
        .I1(\mem_reg[67][56]_srl32__0_n_0 ),
        .O(\mem_reg[67][56]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[67][56]_srl32_n_0 ),
        .Q31(\mem_reg[67][56]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32_n_1 ),
        .Q(\mem_reg[67][56]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][56]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32__0_n_1 ),
        .Q(\mem_reg[67][56]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][57]_mux 
       (.I0(\mem_reg[67][57]_srl32_n_0 ),
        .I1(\mem_reg[67][57]_srl32__0_n_0 ),
        .O(\mem_reg[67][57]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[67][57]_srl32_n_0 ),
        .Q31(\mem_reg[67][57]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32_n_1 ),
        .Q(\mem_reg[67][57]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][57]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32__0_n_1 ),
        .Q(\mem_reg[67][57]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][58]_mux 
       (.I0(\mem_reg[67][58]_srl32_n_0 ),
        .I1(\mem_reg[67][58]_srl32__0_n_0 ),
        .O(\mem_reg[67][58]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[67][58]_srl32_n_0 ),
        .Q31(\mem_reg[67][58]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32_n_1 ),
        .Q(\mem_reg[67][58]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][58]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32__0_n_1 ),
        .Q(\mem_reg[67][58]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][59]_mux 
       (.I0(\mem_reg[67][59]_srl32_n_0 ),
        .I1(\mem_reg[67][59]_srl32__0_n_0 ),
        .O(\mem_reg[67][59]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[67][59]_srl32_n_0 ),
        .Q31(\mem_reg[67][59]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32_n_1 ),
        .Q(\mem_reg[67][59]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][59]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32__0_n_1 ),
        .Q(\mem_reg[67][59]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][5]_mux 
       (.I0(\mem_reg[67][5]_srl32_n_0 ),
        .I1(\mem_reg[67][5]_srl32__0_n_0 ),
        .O(\mem_reg[67][5]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[67][5]_srl32_n_0 ),
        .Q31(\mem_reg[67][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32_n_1 ),
        .Q(\mem_reg[67][5]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][5]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32__0_n_1 ),
        .Q(\mem_reg[67][5]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][60]_mux 
       (.I0(\mem_reg[67][60]_srl32_n_0 ),
        .I1(\mem_reg[67][60]_srl32__0_n_0 ),
        .O(\mem_reg[67][60]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[67][60]_srl32_n_0 ),
        .Q31(\mem_reg[67][60]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32_n_1 ),
        .Q(\mem_reg[67][60]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][60]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32__0_n_1 ),
        .Q(\mem_reg[67][60]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][61]_mux 
       (.I0(\mem_reg[67][61]_srl32_n_0 ),
        .I1(\mem_reg[67][61]_srl32__0_n_0 ),
        .O(\mem_reg[67][61]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[67][61]_srl32_n_0 ),
        .Q31(\mem_reg[67][61]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32_n_1 ),
        .Q(\mem_reg[67][61]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][61]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32__0_n_1 ),
        .Q(\mem_reg[67][61]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][64]_mux 
       (.I0(\mem_reg[67][64]_srl32_n_0 ),
        .I1(\mem_reg[67][64]_srl32__0_n_0 ),
        .O(\mem_reg[67][64]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[67][64]_srl32_n_0 ),
        .Q31(\mem_reg[67][64]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32_n_1 ),
        .Q(\mem_reg[67][64]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][64]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32__0_n_1 ),
        .Q(\mem_reg[67][64]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][65]_mux 
       (.I0(\mem_reg[67][65]_srl32_n_0 ),
        .I1(\mem_reg[67][65]_srl32__0_n_0 ),
        .O(\mem_reg[67][65]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[67][65]_srl32_n_0 ),
        .Q31(\mem_reg[67][65]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32_n_1 ),
        .Q(\mem_reg[67][65]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][65]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32__0_n_1 ),
        .Q(\mem_reg[67][65]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][66]_mux 
       (.I0(\mem_reg[67][66]_srl32_n_0 ),
        .I1(\mem_reg[67][66]_srl32__0_n_0 ),
        .O(\mem_reg[67][66]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[67][66]_srl32_n_0 ),
        .Q31(\mem_reg[67][66]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32_n_1 ),
        .Q(\mem_reg[67][66]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][66]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32__0_n_1 ),
        .Q(\mem_reg[67][66]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][67]_mux 
       (.I0(\mem_reg[67][67]_srl32_n_0 ),
        .I1(\mem_reg[67][67]_srl32__0_n_0 ),
        .O(\mem_reg[67][67]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[67][67]_srl32_n_0 ),
        .Q31(\mem_reg[67][67]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32_n_1 ),
        .Q(\mem_reg[67][67]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][67]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32__0_n_1 ),
        .Q(\mem_reg[67][67]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][68]_mux 
       (.I0(\mem_reg[67][68]_srl32_n_0 ),
        .I1(\mem_reg[67][68]_srl32__0_n_0 ),
        .O(\mem_reg[67][68]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[67][68]_srl32_n_0 ),
        .Q31(\mem_reg[67][68]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32_n_1 ),
        .Q(\mem_reg[67][68]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][68]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32__0_n_1 ),
        .Q(\mem_reg[67][68]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][69]_mux 
       (.I0(\mem_reg[67][69]_srl32_n_0 ),
        .I1(\mem_reg[67][69]_srl32__0_n_0 ),
        .O(\mem_reg[67][69]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[67][69]_srl32_n_0 ),
        .Q31(\mem_reg[67][69]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32_n_1 ),
        .Q(\mem_reg[67][69]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][69]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_n_1 ),
        .Q(\mem_reg[67][69]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][6]_mux 
       (.I0(\mem_reg[67][6]_srl32_n_0 ),
        .I1(\mem_reg[67][6]_srl32__0_n_0 ),
        .O(\mem_reg[67][6]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[67][6]_srl32_n_0 ),
        .Q31(\mem_reg[67][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32_n_1 ),
        .Q(\mem_reg[67][6]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][6]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32__0_n_1 ),
        .Q(\mem_reg[67][6]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][70]_mux 
       (.I0(\mem_reg[67][70]_srl32_n_0 ),
        .I1(\mem_reg[67][70]_srl32__0_n_0 ),
        .O(\mem_reg[67][70]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[67][70]_srl32_n_0 ),
        .Q31(\mem_reg[67][70]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32_n_1 ),
        .Q(\mem_reg[67][70]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][70]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32__0_n_1 ),
        .Q(\mem_reg[67][70]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][71]_mux 
       (.I0(\mem_reg[67][71]_srl32_n_0 ),
        .I1(\mem_reg[67][71]_srl32__0_n_0 ),
        .O(\mem_reg[67][71]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[67][71]_srl32_n_0 ),
        .Q31(\mem_reg[67][71]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32_n_1 ),
        .Q(\mem_reg[67][71]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][71]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32__0_n_1 ),
        .Q(\mem_reg[67][71]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][72]_mux 
       (.I0(\mem_reg[67][72]_srl32_n_0 ),
        .I1(\mem_reg[67][72]_srl32__0_n_0 ),
        .O(\mem_reg[67][72]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[67][72]_srl32_n_0 ),
        .Q31(\mem_reg[67][72]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32_n_1 ),
        .Q(\mem_reg[67][72]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][72]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32__0_n_1 ),
        .Q(\mem_reg[67][72]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][73]_mux 
       (.I0(\mem_reg[67][73]_srl32_n_0 ),
        .I1(\mem_reg[67][73]_srl32__0_n_0 ),
        .O(\mem_reg[67][73]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[67][73]_srl32_n_0 ),
        .Q31(\mem_reg[67][73]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32_n_1 ),
        .Q(\mem_reg[67][73]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][73]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32__0_n_1 ),
        .Q(\mem_reg[67][73]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][74]_mux 
       (.I0(\mem_reg[67][74]_srl32_n_0 ),
        .I1(\mem_reg[67][74]_srl32__0_n_0 ),
        .O(\mem_reg[67][74]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[67][74]_srl32_n_0 ),
        .Q31(\mem_reg[67][74]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32_n_1 ),
        .Q(\mem_reg[67][74]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][74]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32__0_n_1 ),
        .Q(\mem_reg[67][74]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][75]_mux 
       (.I0(\mem_reg[67][75]_srl32_n_0 ),
        .I1(\mem_reg[67][75]_srl32__0_n_0 ),
        .O(\mem_reg[67][75]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\mem_reg[67][75]_srl32_n_0 ),
        .Q31(\mem_reg[67][75]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32_n_1 ),
        .Q(\mem_reg[67][75]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][75]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32__0_n_1 ),
        .Q(\mem_reg[67][75]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][76]_mux 
       (.I0(\mem_reg[67][76]_srl32_n_0 ),
        .I1(\mem_reg[67][76]_srl32__0_n_0 ),
        .O(\mem_reg[67][76]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\mem_reg[67][76]_srl32_n_0 ),
        .Q31(\mem_reg[67][76]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32_n_1 ),
        .Q(\mem_reg[67][76]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][76]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32__0_n_1 ),
        .Q(\mem_reg[67][76]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][77]_mux 
       (.I0(\mem_reg[67][77]_srl32_n_0 ),
        .I1(\mem_reg[67][77]_srl32__0_n_0 ),
        .O(\mem_reg[67][77]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\mem_reg[67][77]_srl32_n_0 ),
        .Q31(\mem_reg[67][77]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32_n_1 ),
        .Q(\mem_reg[67][77]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][77]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32__0_n_1 ),
        .Q(\mem_reg[67][77]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][78]_mux 
       (.I0(\mem_reg[67][78]_srl32_n_0 ),
        .I1(\mem_reg[67][78]_srl32__0_n_0 ),
        .O(\mem_reg[67][78]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\mem_reg[67][78]_srl32_n_0 ),
        .Q31(\mem_reg[67][78]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32_n_1 ),
        .Q(\mem_reg[67][78]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][78]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32__0_n_1 ),
        .Q(\mem_reg[67][78]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][79]_mux 
       (.I0(\mem_reg[67][79]_srl32_n_0 ),
        .I1(\mem_reg[67][79]_srl32__0_n_0 ),
        .O(\mem_reg[67][79]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\mem_reg[67][79]_srl32_n_0 ),
        .Q31(\mem_reg[67][79]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32_n_1 ),
        .Q(\mem_reg[67][79]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][79]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32__0_n_1 ),
        .Q(\mem_reg[67][79]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][7]_mux 
       (.I0(\mem_reg[67][7]_srl32_n_0 ),
        .I1(\mem_reg[67][7]_srl32__0_n_0 ),
        .O(\mem_reg[67][7]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[67][7]_srl32_n_0 ),
        .Q31(\mem_reg[67][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32_n_1 ),
        .Q(\mem_reg[67][7]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][7]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32__0_n_1 ),
        .Q(\mem_reg[67][7]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][80]_mux 
       (.I0(\mem_reg[67][80]_srl32_n_0 ),
        .I1(\mem_reg[67][80]_srl32__0_n_0 ),
        .O(\mem_reg[67][80]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\mem_reg[67][80]_srl32_n_0 ),
        .Q31(\mem_reg[67][80]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32_n_1 ),
        .Q(\mem_reg[67][80]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][80]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32__0_n_1 ),
        .Q(\mem_reg[67][80]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][81]_mux 
       (.I0(\mem_reg[67][81]_srl32_n_0 ),
        .I1(\mem_reg[67][81]_srl32__0_n_0 ),
        .O(\mem_reg[67][81]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\mem_reg[67][81]_srl32_n_0 ),
        .Q31(\mem_reg[67][81]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32_n_1 ),
        .Q(\mem_reg[67][81]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][81]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32__0_n_1 ),
        .Q(\mem_reg[67][81]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][82]_mux 
       (.I0(\mem_reg[67][82]_srl32_n_0 ),
        .I1(\mem_reg[67][82]_srl32__0_n_0 ),
        .O(\mem_reg[67][82]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\mem_reg[67][82]_srl32_n_0 ),
        .Q31(\mem_reg[67][82]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32_n_1 ),
        .Q(\mem_reg[67][82]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][82]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32__0_n_1 ),
        .Q(\mem_reg[67][82]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][83]_mux 
       (.I0(\mem_reg[67][83]_srl32_n_0 ),
        .I1(\mem_reg[67][83]_srl32__0_n_0 ),
        .O(\mem_reg[67][83]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\mem_reg[67][83]_srl32_n_0 ),
        .Q31(\mem_reg[67][83]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32_n_1 ),
        .Q(\mem_reg[67][83]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][83]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32__0_n_1 ),
        .Q(\mem_reg[67][83]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][84]_mux 
       (.I0(\mem_reg[67][84]_srl32_n_0 ),
        .I1(\mem_reg[67][84]_srl32__0_n_0 ),
        .O(\mem_reg[67][84]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\mem_reg[67][84]_srl32_n_0 ),
        .Q31(\mem_reg[67][84]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32_n_1 ),
        .Q(\mem_reg[67][84]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][84]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32__0_n_1 ),
        .Q(\mem_reg[67][84]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][85]_mux 
       (.I0(\mem_reg[67][85]_srl32_n_0 ),
        .I1(\mem_reg[67][85]_srl32__0_n_0 ),
        .O(\mem_reg[67][85]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\mem_reg[67][85]_srl32_n_0 ),
        .Q31(\mem_reg[67][85]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32_n_1 ),
        .Q(\mem_reg[67][85]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][85]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32__0_n_1 ),
        .Q(\mem_reg[67][85]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][86]_mux 
       (.I0(\mem_reg[67][86]_srl32_n_0 ),
        .I1(\mem_reg[67][86]_srl32__0_n_0 ),
        .O(\mem_reg[67][86]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\mem_reg[67][86]_srl32_n_0 ),
        .Q31(\mem_reg[67][86]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32_n_1 ),
        .Q(\mem_reg[67][86]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][86]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32__0_n_1 ),
        .Q(\mem_reg[67][86]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][87]_mux 
       (.I0(\mem_reg[67][87]_srl32_n_0 ),
        .I1(\mem_reg[67][87]_srl32__0_n_0 ),
        .O(\mem_reg[67][87]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\mem_reg[67][87]_srl32_n_0 ),
        .Q31(\mem_reg[67][87]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32_n_1 ),
        .Q(\mem_reg[67][87]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][87]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32__0_n_1 ),
        .Q(\mem_reg[67][87]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][88]_mux 
       (.I0(\mem_reg[67][88]_srl32_n_0 ),
        .I1(\mem_reg[67][88]_srl32__0_n_0 ),
        .O(\mem_reg[67][88]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[86]),
        .Q(\mem_reg[67][88]_srl32_n_0 ),
        .Q31(\mem_reg[67][88]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32_n_1 ),
        .Q(\mem_reg[67][88]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][88]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32__0_n_1 ),
        .Q(\mem_reg[67][88]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][89]_mux 
       (.I0(\mem_reg[67][89]_srl32_n_0 ),
        .I1(\mem_reg[67][89]_srl32__0_n_0 ),
        .O(\mem_reg[67][89]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[87]),
        .Q(\mem_reg[67][89]_srl32_n_0 ),
        .Q31(\mem_reg[67][89]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32_n_1 ),
        .Q(\mem_reg[67][89]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][89]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32__0_n_1 ),
        .Q(\mem_reg[67][89]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][8]_mux 
       (.I0(\mem_reg[67][8]_srl32_n_0 ),
        .I1(\mem_reg[67][8]_srl32__0_n_0 ),
        .O(\mem_reg[67][8]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[67][8]_srl32_n_0 ),
        .Q31(\mem_reg[67][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32_n_1 ),
        .Q(\mem_reg[67][8]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][8]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32__0_n_1 ),
        .Q(\mem_reg[67][8]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][90]_mux 
       (.I0(\mem_reg[67][90]_srl32_n_0 ),
        .I1(\mem_reg[67][90]_srl32__0_n_0 ),
        .O(\mem_reg[67][90]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[88]),
        .Q(\mem_reg[67][90]_srl32_n_0 ),
        .Q31(\mem_reg[67][90]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32_n_1 ),
        .Q(\mem_reg[67][90]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][90]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32__0_n_1 ),
        .Q(\mem_reg[67][90]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][91]_mux 
       (.I0(\mem_reg[67][91]_srl32_n_0 ),
        .I1(\mem_reg[67][91]_srl32__0_n_0 ),
        .O(\mem_reg[67][91]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[89]),
        .Q(\mem_reg[67][91]_srl32_n_0 ),
        .Q31(\mem_reg[67][91]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32_n_1 ),
        .Q(\mem_reg[67][91]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][91]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32__0_n_1 ),
        .Q(\mem_reg[67][91]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][92]_mux 
       (.I0(\mem_reg[67][92]_srl32_n_0 ),
        .I1(\mem_reg[67][92]_srl32__0_n_0 ),
        .O(\mem_reg[67][92]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[90]),
        .Q(\mem_reg[67][92]_srl32_n_0 ),
        .Q31(\mem_reg[67][92]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32_n_1 ),
        .Q(\mem_reg[67][92]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][92]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32__0_n_1 ),
        .Q(\mem_reg[67][92]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][93]_mux 
       (.I0(\mem_reg[67][93]_srl32_n_0 ),
        .I1(\mem_reg[67][93]_srl32__0_n_0 ),
        .O(\mem_reg[67][93]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[91]),
        .Q(\mem_reg[67][93]_srl32_n_0 ),
        .Q31(\mem_reg[67][93]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32_n_1 ),
        .Q(\mem_reg[67][93]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][93]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32__0_n_1 ),
        .Q(\mem_reg[67][93]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][94]_mux 
       (.I0(\mem_reg[67][94]_srl32_n_0 ),
        .I1(\mem_reg[67][94]_srl32__0_n_0 ),
        .O(\mem_reg[67][94]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[92]),
        .Q(\mem_reg[67][94]_srl32_n_0 ),
        .Q31(\mem_reg[67][94]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32_n_1 ),
        .Q(\mem_reg[67][94]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][94]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_n_1 ),
        .Q(\mem_reg[67][94]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][9]_mux 
       (.I0(\mem_reg[67][9]_srl32_n_0 ),
        .I1(\mem_reg[67][9]_srl32__0_n_0 ),
        .O(\mem_reg[67][9]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[67][9]_srl32_n_0 ),
        .Q31(\mem_reg[67][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32_n_1 ),
        .Q(\mem_reg[67][9]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][9]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32__0_n_1 ),
        .Q(\mem_reg[67][9]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1__1
       (.I0(\dout_reg[92]_0 [76]),
        .O(\dout_reg[78]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2__1
       (.I0(\dout_reg[92]_0 [75]),
        .O(\dout_reg[78]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3__1
       (.I0(\dout_reg[92]_0 [74]),
        .O(\dout_reg[78]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4__1
       (.I0(\dout_reg[92]_0 [73]),
        .O(\dout_reg[78]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_5__1
       (.I0(\dout_reg[92]_0 [72]),
        .O(\dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_6__1
       (.I0(\dout_reg[92]_0 [71]),
        .O(\dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_7__1
       (.I0(\dout_reg[92]_0 [70]),
        .O(\dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_8__1
       (.I0(\dout_reg[92]_0 [69]),
        .O(\dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1__1
       (.I0(\dout_reg[92]_0 [84]),
        .O(\dout_reg[86]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2__1
       (.I0(\dout_reg[92]_0 [83]),
        .O(\dout_reg[86]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3__1
       (.I0(\dout_reg[92]_0 [82]),
        .O(\dout_reg[86]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4__1
       (.I0(\dout_reg[92]_0 [81]),
        .O(\dout_reg[86]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_5__1
       (.I0(\dout_reg[92]_0 [80]),
        .O(\dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_6__1
       (.I0(\dout_reg[92]_0 [79]),
        .O(\dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_7__1
       (.I0(\dout_reg[92]_0 [78]),
        .O(\dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_8__1
       (.I0(\dout_reg[92]_0 [77]),
        .O(\dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1__1
       (.I0(rreq_len[29]),
        .O(\dout_reg[93]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2__1
       (.I0(\dout_reg[92]_0 [90]),
        .O(\dout_reg[93]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3__1
       (.I0(\dout_reg[92]_0 [89]),
        .O(\dout_reg[93]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4__1
       (.I0(\dout_reg[92]_0 [88]),
        .O(\dout_reg[93]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_5__1
       (.I0(\dout_reg[92]_0 [87]),
        .O(\dout_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_6__1
       (.I0(\dout_reg[92]_0 [86]),
        .O(\dout_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_7__1
       (.I0(\dout_reg[92]_0 [85]),
        .O(\dout_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__1
       (.I0(\dout_reg[92]_0 [68]),
        .O(\dout_reg[70]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__1
       (.I0(\dout_reg[92]_0 [67]),
        .O(\dout_reg[70]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3__1
       (.I0(\dout_reg[92]_0 [66]),
        .O(\dout_reg[70]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4__1
       (.I0(\dout_reg[92]_0 [65]),
        .O(\dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_5__1
       (.I0(\dout_reg[92]_0 [64]),
        .O(\dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_6__1
       (.I0(\dout_reg[92]_0 [63]),
        .O(\dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_7__1
       (.I0(\dout_reg[92]_0 [62]),
        .O(\dout_reg[70]_0 [0]));
  LUT3 #(
    .INIT(8'hBA)) 
    tmp_valid_i_1__1
       (.I0(tmp_valid0),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    tmp_valid_i_2__0
       (.I0(E),
        .I1(tmp_valid_i_3__0_n_0),
        .I2(tmp_valid_i_4__0_n_0),
        .I3(\dout_reg[92]_0 [77]),
        .I4(\dout_reg[92]_0 [76]),
        .I5(tmp_valid_i_5__0_n_0),
        .O(tmp_valid0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_3__0
       (.I0(\dout_reg[92]_0 [68]),
        .I1(\dout_reg[92]_0 [69]),
        .I2(\dout_reg[92]_0 [70]),
        .I3(\dout_reg[92]_0 [71]),
        .O(tmp_valid_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_4__0
       (.I0(tmp_valid_i_6__0_n_0),
        .I1(tmp_valid_i_7__0_n_0),
        .I2(\dout_reg[92]_0 [90]),
        .I3(rreq_len[29]),
        .I4(\dout_reg[92]_0 [79]),
        .I5(tmp_valid_i_8__0_n_0),
        .O(tmp_valid_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_5__0
       (.I0(tmp_valid_i_9__0_n_0),
        .I1(\dout_reg[92]_0 [67]),
        .I2(\dout_reg[92]_0 [66]),
        .I3(\dout_reg[92]_0 [65]),
        .I4(\dout_reg[92]_0 [64]),
        .O(tmp_valid_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_6__0
       (.I0(\dout_reg[92]_0 [85]),
        .I1(\dout_reg[92]_0 [82]),
        .I2(\dout_reg[92]_0 [87]),
        .I3(\dout_reg[92]_0 [84]),
        .O(tmp_valid_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_7__0
       (.I0(\dout_reg[92]_0 [81]),
        .I1(\dout_reg[92]_0 [78]),
        .I2(\dout_reg[92]_0 [83]),
        .I3(\dout_reg[92]_0 [80]),
        .O(tmp_valid_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_8__0
       (.I0(\dout_reg[92]_0 [89]),
        .I1(\dout_reg[92]_0 [86]),
        .I2(rreq_len[30]),
        .I3(\dout_reg[92]_0 [88]),
        .O(tmp_valid_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_9__0
       (.I0(\dout_reg[92]_0 [75]),
        .I1(\dout_reg[92]_0 [74]),
        .I2(\dout_reg[92]_0 [73]),
        .I3(\dout_reg[92]_0 [72]),
        .I4(\dout_reg[92]_0 [62]),
        .I5(\dout_reg[92]_0 [63]),
        .O(tmp_valid_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "mmul_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_srl__parameterized0
   (DINPADINP,
    push_0,
    ost_ctrl_info,
    Q,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    mem_reg_0);
  output [0:0]DINPADINP;
  input push_0;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [0:0]DINPADINP;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire [0:0]mem_reg_0;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__1
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(mem_reg_0),
        .O(DINPADINP));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_write
   (m_axi_gmem1_BREADY,
    m_axi_gmem1_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_gmem1_BREADY;
  input m_axi_gmem1_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_gmem1_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1
   (P,
    buff0_reg,
    CEB1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    q15,
    DSP_ALU_INST);
  output [15:0]P;
  output [15:0]buff0_reg;
  input CEB1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]q15;
  input [31:0]DSP_ALU_INST;

  wire CEB1;
  wire [31:0]DSP_ALU_INST;
  wire [15:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]buff0_reg;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \mul_ln36_reg_1592[23]_i_2_n_0 ;
  wire \mul_ln36_reg_1592[23]_i_3_n_0 ;
  wire \mul_ln36_reg_1592[23]_i_4_n_0 ;
  wire \mul_ln36_reg_1592[23]_i_5_n_0 ;
  wire \mul_ln36_reg_1592[23]_i_6_n_0 ;
  wire \mul_ln36_reg_1592[23]_i_7_n_0 ;
  wire \mul_ln36_reg_1592[23]_i_8_n_0 ;
  wire \mul_ln36_reg_1592[31]_i_2_n_0 ;
  wire \mul_ln36_reg_1592[31]_i_3_n_0 ;
  wire \mul_ln36_reg_1592[31]_i_4_n_0 ;
  wire \mul_ln36_reg_1592[31]_i_5_n_0 ;
  wire \mul_ln36_reg_1592[31]_i_6_n_0 ;
  wire \mul_ln36_reg_1592[31]_i_7_n_0 ;
  wire \mul_ln36_reg_1592[31]_i_8_n_0 ;
  wire \mul_ln36_reg_1592[31]_i_9_n_0 ;
  wire \mul_ln36_reg_1592_reg[23]_i_1_n_0 ;
  wire \mul_ln36_reg_1592_reg[23]_i_1_n_1 ;
  wire \mul_ln36_reg_1592_reg[23]_i_1_n_2 ;
  wire \mul_ln36_reg_1592_reg[23]_i_1_n_3 ;
  wire \mul_ln36_reg_1592_reg[23]_i_1_n_4 ;
  wire \mul_ln36_reg_1592_reg[23]_i_1_n_5 ;
  wire \mul_ln36_reg_1592_reg[23]_i_1_n_6 ;
  wire \mul_ln36_reg_1592_reg[23]_i_1_n_7 ;
  wire \mul_ln36_reg_1592_reg[31]_i_1_n_1 ;
  wire \mul_ln36_reg_1592_reg[31]_i_1_n_2 ;
  wire \mul_ln36_reg_1592_reg[31]_i_1_n_3 ;
  wire \mul_ln36_reg_1592_reg[31]_i_1_n_4 ;
  wire \mul_ln36_reg_1592_reg[31]_i_1_n_5 ;
  wire \mul_ln36_reg_1592_reg[31]_i_1_n_6 ;
  wire \mul_ln36_reg_1592_reg[31]_i_1_n_7 ;
  wire [31:0]q15;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg__0_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_reg_1592_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[31],DSP_ALU_INST[31],DSP_ALU_INST[31],DSP_ALU_INST[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg__0_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_reg_1592[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_reg_1592[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_reg_1592[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_reg_1592[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[23]_i_6 
       (.I0(buff0_reg__0_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_reg_1592[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[23]_i_7 
       (.I0(buff0_reg__0_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_reg_1592[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[23]_i_8 
       (.I0(buff0_reg__0_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_reg_1592[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_reg_1592[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_reg_1592[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_reg_1592[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_reg_1592[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[31]_i_6 
       (.I0(buff0_reg__0_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_reg_1592[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[31]_i_7 
       (.I0(buff0_reg__0_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_reg_1592[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[31]_i_8 
       (.I0(buff0_reg__0_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_reg_1592[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1592[31]_i_9 
       (.I0(buff0_reg__0_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_reg_1592[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_reg_1592_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_reg_1592_reg[23]_i_1_n_0 ,\mul_ln36_reg_1592_reg[23]_i_1_n_1 ,\mul_ln36_reg_1592_reg[23]_i_1_n_2 ,\mul_ln36_reg_1592_reg[23]_i_1_n_3 ,\mul_ln36_reg_1592_reg[23]_i_1_n_4 ,\mul_ln36_reg_1592_reg[23]_i_1_n_5 ,\mul_ln36_reg_1592_reg[23]_i_1_n_6 ,\mul_ln36_reg_1592_reg[23]_i_1_n_7 }),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(buff0_reg[7:0]),
        .S({\mul_ln36_reg_1592[23]_i_2_n_0 ,\mul_ln36_reg_1592[23]_i_3_n_0 ,\mul_ln36_reg_1592[23]_i_4_n_0 ,\mul_ln36_reg_1592[23]_i_5_n_0 ,\mul_ln36_reg_1592[23]_i_6_n_0 ,\mul_ln36_reg_1592[23]_i_7_n_0 ,\mul_ln36_reg_1592[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_reg_1592_reg[31]_i_1 
       (.CI(\mul_ln36_reg_1592_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_reg_1592_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_reg_1592_reg[31]_i_1_n_1 ,\mul_ln36_reg_1592_reg[31]_i_1_n_2 ,\mul_ln36_reg_1592_reg[31]_i_1_n_3 ,\mul_ln36_reg_1592_reg[31]_i_1_n_4 ,\mul_ln36_reg_1592_reg[31]_i_1_n_5 ,\mul_ln36_reg_1592_reg[31]_i_1_n_6 ,\mul_ln36_reg_1592_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(buff0_reg[15:8]),
        .S({\mul_ln36_reg_1592[31]_i_2_n_0 ,\mul_ln36_reg_1592[31]_i_3_n_0 ,\mul_ln36_reg_1592[31]_i_4_n_0 ,\mul_ln36_reg_1592[31]_i_5_n_0 ,\mul_ln36_reg_1592[31]_i_6_n_0 ,\mul_ln36_reg_1592[31]_i_7_n_0 ,\mul_ln36_reg_1592[31]_i_8_n_0 ,\mul_ln36_reg_1592[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q15[31],q15[31],q15[31],q15[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q15[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,P}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_17
   (P,
    buff0_reg,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [15:0]P;
  output [15:0]buff0_reg;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]DSP_ALU_INST_0;
  input [31:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [31:0]DSP_ALU_INST_1;
  wire [15:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]buff0_reg;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \mul_ln36_2_reg_1597[23]_i_2_n_0 ;
  wire \mul_ln36_2_reg_1597[23]_i_3_n_0 ;
  wire \mul_ln36_2_reg_1597[23]_i_4_n_0 ;
  wire \mul_ln36_2_reg_1597[23]_i_5_n_0 ;
  wire \mul_ln36_2_reg_1597[23]_i_6_n_0 ;
  wire \mul_ln36_2_reg_1597[23]_i_7_n_0 ;
  wire \mul_ln36_2_reg_1597[23]_i_8_n_0 ;
  wire \mul_ln36_2_reg_1597[31]_i_2_n_0 ;
  wire \mul_ln36_2_reg_1597[31]_i_3_n_0 ;
  wire \mul_ln36_2_reg_1597[31]_i_4_n_0 ;
  wire \mul_ln36_2_reg_1597[31]_i_5_n_0 ;
  wire \mul_ln36_2_reg_1597[31]_i_6_n_0 ;
  wire \mul_ln36_2_reg_1597[31]_i_7_n_0 ;
  wire \mul_ln36_2_reg_1597[31]_i_8_n_0 ;
  wire \mul_ln36_2_reg_1597[31]_i_9_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[23]_i_1_n_0 ;
  wire \mul_ln36_2_reg_1597_reg[23]_i_1_n_1 ;
  wire \mul_ln36_2_reg_1597_reg[23]_i_1_n_2 ;
  wire \mul_ln36_2_reg_1597_reg[23]_i_1_n_3 ;
  wire \mul_ln36_2_reg_1597_reg[23]_i_1_n_4 ;
  wire \mul_ln36_2_reg_1597_reg[23]_i_1_n_5 ;
  wire \mul_ln36_2_reg_1597_reg[23]_i_1_n_6 ;
  wire \mul_ln36_2_reg_1597_reg[23]_i_1_n_7 ;
  wire \mul_ln36_2_reg_1597_reg[31]_i_1_n_1 ;
  wire \mul_ln36_2_reg_1597_reg[31]_i_1_n_2 ;
  wire \mul_ln36_2_reg_1597_reg[31]_i_1_n_3 ;
  wire \mul_ln36_2_reg_1597_reg[31]_i_1_n_4 ;
  wire \mul_ln36_2_reg_1597_reg[31]_i_1_n_5 ;
  wire \mul_ln36_2_reg_1597_reg[31]_i_1_n_6 ;
  wire \mul_ln36_2_reg_1597_reg[31]_i_1_n_7 ;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg__0_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_2_reg_1597_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg__0_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_2_reg_1597[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_2_reg_1597[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_2_reg_1597[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_2_reg_1597[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[23]_i_6 
       (.I0(buff0_reg__0_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_2_reg_1597[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[23]_i_7 
       (.I0(buff0_reg__0_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_2_reg_1597[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[23]_i_8 
       (.I0(buff0_reg__0_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_2_reg_1597[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_2_reg_1597[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_2_reg_1597[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_2_reg_1597[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_2_reg_1597[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[31]_i_6 
       (.I0(buff0_reg__0_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_2_reg_1597[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[31]_i_7 
       (.I0(buff0_reg__0_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_2_reg_1597[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[31]_i_8 
       (.I0(buff0_reg__0_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_2_reg_1597[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_2_reg_1597[31]_i_9 
       (.I0(buff0_reg__0_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_2_reg_1597[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_2_reg_1597_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_2_reg_1597_reg[23]_i_1_n_0 ,\mul_ln36_2_reg_1597_reg[23]_i_1_n_1 ,\mul_ln36_2_reg_1597_reg[23]_i_1_n_2 ,\mul_ln36_2_reg_1597_reg[23]_i_1_n_3 ,\mul_ln36_2_reg_1597_reg[23]_i_1_n_4 ,\mul_ln36_2_reg_1597_reg[23]_i_1_n_5 ,\mul_ln36_2_reg_1597_reg[23]_i_1_n_6 ,\mul_ln36_2_reg_1597_reg[23]_i_1_n_7 }),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(buff0_reg[7:0]),
        .S({\mul_ln36_2_reg_1597[23]_i_2_n_0 ,\mul_ln36_2_reg_1597[23]_i_3_n_0 ,\mul_ln36_2_reg_1597[23]_i_4_n_0 ,\mul_ln36_2_reg_1597[23]_i_5_n_0 ,\mul_ln36_2_reg_1597[23]_i_6_n_0 ,\mul_ln36_2_reg_1597[23]_i_7_n_0 ,\mul_ln36_2_reg_1597[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_2_reg_1597_reg[31]_i_1 
       (.CI(\mul_ln36_2_reg_1597_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_2_reg_1597_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_2_reg_1597_reg[31]_i_1_n_1 ,\mul_ln36_2_reg_1597_reg[31]_i_1_n_2 ,\mul_ln36_2_reg_1597_reg[31]_i_1_n_3 ,\mul_ln36_2_reg_1597_reg[31]_i_1_n_4 ,\mul_ln36_2_reg_1597_reg[31]_i_1_n_5 ,\mul_ln36_2_reg_1597_reg[31]_i_1_n_6 ,\mul_ln36_2_reg_1597_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(buff0_reg[15:8]),
        .S({\mul_ln36_2_reg_1597[31]_i_2_n_0 ,\mul_ln36_2_reg_1597[31]_i_3_n_0 ,\mul_ln36_2_reg_1597[31]_i_4_n_0 ,\mul_ln36_2_reg_1597[31]_i_5_n_0 ,\mul_ln36_2_reg_1597[31]_i_6_n_0 ,\mul_ln36_2_reg_1597[31]_i_7_n_0 ,\mul_ln36_2_reg_1597[31]_i_8_n_0 ,\mul_ln36_2_reg_1597[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,P}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_18
   (P,
    buff0_reg,
    CEB1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    q13,
    q11);
  output [15:0]P;
  output [15:0]buff0_reg;
  input CEB1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]q13;
  input [31:0]q11;

  wire CEB1;
  wire [15:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]buff0_reg;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \mul_ln36_4_reg_1602[23]_i_2_n_0 ;
  wire \mul_ln36_4_reg_1602[23]_i_3_n_0 ;
  wire \mul_ln36_4_reg_1602[23]_i_4_n_0 ;
  wire \mul_ln36_4_reg_1602[23]_i_5_n_0 ;
  wire \mul_ln36_4_reg_1602[23]_i_6_n_0 ;
  wire \mul_ln36_4_reg_1602[23]_i_7_n_0 ;
  wire \mul_ln36_4_reg_1602[23]_i_8_n_0 ;
  wire \mul_ln36_4_reg_1602[31]_i_2_n_0 ;
  wire \mul_ln36_4_reg_1602[31]_i_3_n_0 ;
  wire \mul_ln36_4_reg_1602[31]_i_4_n_0 ;
  wire \mul_ln36_4_reg_1602[31]_i_5_n_0 ;
  wire \mul_ln36_4_reg_1602[31]_i_6_n_0 ;
  wire \mul_ln36_4_reg_1602[31]_i_7_n_0 ;
  wire \mul_ln36_4_reg_1602[31]_i_8_n_0 ;
  wire \mul_ln36_4_reg_1602[31]_i_9_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[23]_i_1_n_0 ;
  wire \mul_ln36_4_reg_1602_reg[23]_i_1_n_1 ;
  wire \mul_ln36_4_reg_1602_reg[23]_i_1_n_2 ;
  wire \mul_ln36_4_reg_1602_reg[23]_i_1_n_3 ;
  wire \mul_ln36_4_reg_1602_reg[23]_i_1_n_4 ;
  wire \mul_ln36_4_reg_1602_reg[23]_i_1_n_5 ;
  wire \mul_ln36_4_reg_1602_reg[23]_i_1_n_6 ;
  wire \mul_ln36_4_reg_1602_reg[23]_i_1_n_7 ;
  wire \mul_ln36_4_reg_1602_reg[31]_i_1_n_1 ;
  wire \mul_ln36_4_reg_1602_reg[31]_i_1_n_2 ;
  wire \mul_ln36_4_reg_1602_reg[31]_i_1_n_3 ;
  wire \mul_ln36_4_reg_1602_reg[31]_i_1_n_4 ;
  wire \mul_ln36_4_reg_1602_reg[31]_i_1_n_5 ;
  wire \mul_ln36_4_reg_1602_reg[31]_i_1_n_6 ;
  wire \mul_ln36_4_reg_1602_reg[31]_i_1_n_7 ;
  wire [31:0]q11;
  wire [31:0]q13;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg__0_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_4_reg_1602_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q11[31],q11[31],q11[31],q11[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg__0_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_4_reg_1602[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_4_reg_1602[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_4_reg_1602[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_4_reg_1602[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[23]_i_6 
       (.I0(buff0_reg__0_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_4_reg_1602[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[23]_i_7 
       (.I0(buff0_reg__0_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_4_reg_1602[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[23]_i_8 
       (.I0(buff0_reg__0_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_4_reg_1602[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_4_reg_1602[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_4_reg_1602[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_4_reg_1602[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_4_reg_1602[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[31]_i_6 
       (.I0(buff0_reg__0_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_4_reg_1602[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[31]_i_7 
       (.I0(buff0_reg__0_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_4_reg_1602[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[31]_i_8 
       (.I0(buff0_reg__0_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_4_reg_1602[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_4_reg_1602[31]_i_9 
       (.I0(buff0_reg__0_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_4_reg_1602[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_4_reg_1602_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_4_reg_1602_reg[23]_i_1_n_0 ,\mul_ln36_4_reg_1602_reg[23]_i_1_n_1 ,\mul_ln36_4_reg_1602_reg[23]_i_1_n_2 ,\mul_ln36_4_reg_1602_reg[23]_i_1_n_3 ,\mul_ln36_4_reg_1602_reg[23]_i_1_n_4 ,\mul_ln36_4_reg_1602_reg[23]_i_1_n_5 ,\mul_ln36_4_reg_1602_reg[23]_i_1_n_6 ,\mul_ln36_4_reg_1602_reg[23]_i_1_n_7 }),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(buff0_reg[7:0]),
        .S({\mul_ln36_4_reg_1602[23]_i_2_n_0 ,\mul_ln36_4_reg_1602[23]_i_3_n_0 ,\mul_ln36_4_reg_1602[23]_i_4_n_0 ,\mul_ln36_4_reg_1602[23]_i_5_n_0 ,\mul_ln36_4_reg_1602[23]_i_6_n_0 ,\mul_ln36_4_reg_1602[23]_i_7_n_0 ,\mul_ln36_4_reg_1602[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_4_reg_1602_reg[31]_i_1 
       (.CI(\mul_ln36_4_reg_1602_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_4_reg_1602_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_4_reg_1602_reg[31]_i_1_n_1 ,\mul_ln36_4_reg_1602_reg[31]_i_1_n_2 ,\mul_ln36_4_reg_1602_reg[31]_i_1_n_3 ,\mul_ln36_4_reg_1602_reg[31]_i_1_n_4 ,\mul_ln36_4_reg_1602_reg[31]_i_1_n_5 ,\mul_ln36_4_reg_1602_reg[31]_i_1_n_6 ,\mul_ln36_4_reg_1602_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(buff0_reg[15:8]),
        .S({\mul_ln36_4_reg_1602[31]_i_2_n_0 ,\mul_ln36_4_reg_1602[31]_i_3_n_0 ,\mul_ln36_4_reg_1602[31]_i_4_n_0 ,\mul_ln36_4_reg_1602[31]_i_5_n_0 ,\mul_ln36_4_reg_1602[31]_i_6_n_0 ,\mul_ln36_4_reg_1602[31]_i_7_n_0 ,\mul_ln36_4_reg_1602[31]_i_8_n_0 ,\mul_ln36_4_reg_1602[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q11[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q13[31],q13[31],q13[31],q13[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q13[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q11[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,P}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_19
   (P,
    buff0_reg,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [15:0]P;
  output [15:0]buff0_reg;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]DSP_ALU_INST_0;
  input [31:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [31:0]DSP_ALU_INST_1;
  wire [15:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]buff0_reg;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \mul_ln36_6_reg_1607[23]_i_2_n_0 ;
  wire \mul_ln36_6_reg_1607[23]_i_3_n_0 ;
  wire \mul_ln36_6_reg_1607[23]_i_4_n_0 ;
  wire \mul_ln36_6_reg_1607[23]_i_5_n_0 ;
  wire \mul_ln36_6_reg_1607[23]_i_6_n_0 ;
  wire \mul_ln36_6_reg_1607[23]_i_7_n_0 ;
  wire \mul_ln36_6_reg_1607[23]_i_8_n_0 ;
  wire \mul_ln36_6_reg_1607[31]_i_2_n_0 ;
  wire \mul_ln36_6_reg_1607[31]_i_3_n_0 ;
  wire \mul_ln36_6_reg_1607[31]_i_4_n_0 ;
  wire \mul_ln36_6_reg_1607[31]_i_5_n_0 ;
  wire \mul_ln36_6_reg_1607[31]_i_6_n_0 ;
  wire \mul_ln36_6_reg_1607[31]_i_7_n_0 ;
  wire \mul_ln36_6_reg_1607[31]_i_8_n_0 ;
  wire \mul_ln36_6_reg_1607[31]_i_9_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[23]_i_1_n_0 ;
  wire \mul_ln36_6_reg_1607_reg[23]_i_1_n_1 ;
  wire \mul_ln36_6_reg_1607_reg[23]_i_1_n_2 ;
  wire \mul_ln36_6_reg_1607_reg[23]_i_1_n_3 ;
  wire \mul_ln36_6_reg_1607_reg[23]_i_1_n_4 ;
  wire \mul_ln36_6_reg_1607_reg[23]_i_1_n_5 ;
  wire \mul_ln36_6_reg_1607_reg[23]_i_1_n_6 ;
  wire \mul_ln36_6_reg_1607_reg[23]_i_1_n_7 ;
  wire \mul_ln36_6_reg_1607_reg[31]_i_1_n_1 ;
  wire \mul_ln36_6_reg_1607_reg[31]_i_1_n_2 ;
  wire \mul_ln36_6_reg_1607_reg[31]_i_1_n_3 ;
  wire \mul_ln36_6_reg_1607_reg[31]_i_1_n_4 ;
  wire \mul_ln36_6_reg_1607_reg[31]_i_1_n_5 ;
  wire \mul_ln36_6_reg_1607_reg[31]_i_1_n_6 ;
  wire \mul_ln36_6_reg_1607_reg[31]_i_1_n_7 ;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg__0_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_6_reg_1607_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg__0_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_6_reg_1607[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_6_reg_1607[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_6_reg_1607[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_6_reg_1607[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[23]_i_6 
       (.I0(buff0_reg__0_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_6_reg_1607[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[23]_i_7 
       (.I0(buff0_reg__0_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_6_reg_1607[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[23]_i_8 
       (.I0(buff0_reg__0_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_6_reg_1607[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_6_reg_1607[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_6_reg_1607[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_6_reg_1607[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_6_reg_1607[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[31]_i_6 
       (.I0(buff0_reg__0_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_6_reg_1607[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[31]_i_7 
       (.I0(buff0_reg__0_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_6_reg_1607[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[31]_i_8 
       (.I0(buff0_reg__0_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_6_reg_1607[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_6_reg_1607[31]_i_9 
       (.I0(buff0_reg__0_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_6_reg_1607[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_6_reg_1607_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_6_reg_1607_reg[23]_i_1_n_0 ,\mul_ln36_6_reg_1607_reg[23]_i_1_n_1 ,\mul_ln36_6_reg_1607_reg[23]_i_1_n_2 ,\mul_ln36_6_reg_1607_reg[23]_i_1_n_3 ,\mul_ln36_6_reg_1607_reg[23]_i_1_n_4 ,\mul_ln36_6_reg_1607_reg[23]_i_1_n_5 ,\mul_ln36_6_reg_1607_reg[23]_i_1_n_6 ,\mul_ln36_6_reg_1607_reg[23]_i_1_n_7 }),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(buff0_reg[7:0]),
        .S({\mul_ln36_6_reg_1607[23]_i_2_n_0 ,\mul_ln36_6_reg_1607[23]_i_3_n_0 ,\mul_ln36_6_reg_1607[23]_i_4_n_0 ,\mul_ln36_6_reg_1607[23]_i_5_n_0 ,\mul_ln36_6_reg_1607[23]_i_6_n_0 ,\mul_ln36_6_reg_1607[23]_i_7_n_0 ,\mul_ln36_6_reg_1607[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_6_reg_1607_reg[31]_i_1 
       (.CI(\mul_ln36_6_reg_1607_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_6_reg_1607_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_6_reg_1607_reg[31]_i_1_n_1 ,\mul_ln36_6_reg_1607_reg[31]_i_1_n_2 ,\mul_ln36_6_reg_1607_reg[31]_i_1_n_3 ,\mul_ln36_6_reg_1607_reg[31]_i_1_n_4 ,\mul_ln36_6_reg_1607_reg[31]_i_1_n_5 ,\mul_ln36_6_reg_1607_reg[31]_i_1_n_6 ,\mul_ln36_6_reg_1607_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(buff0_reg[15:8]),
        .S({\mul_ln36_6_reg_1607[31]_i_2_n_0 ,\mul_ln36_6_reg_1607[31]_i_3_n_0 ,\mul_ln36_6_reg_1607[31]_i_4_n_0 ,\mul_ln36_6_reg_1607[31]_i_5_n_0 ,\mul_ln36_6_reg_1607[31]_i_6_n_0 ,\mul_ln36_6_reg_1607[31]_i_7_n_0 ,\mul_ln36_6_reg_1607[31]_i_8_n_0 ,\mul_ln36_6_reg_1607[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,P}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_20
   (P,
    buff0_reg,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST_0,
    q7);
  output [15:0]P;
  output [15:0]buff0_reg;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]DSP_ALU_INST_0;
  input [31:0]q7;

  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [15:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]buff0_reg;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \mul_ln36_8_reg_1612[23]_i_2_n_0 ;
  wire \mul_ln36_8_reg_1612[23]_i_3_n_0 ;
  wire \mul_ln36_8_reg_1612[23]_i_4_n_0 ;
  wire \mul_ln36_8_reg_1612[23]_i_5_n_0 ;
  wire \mul_ln36_8_reg_1612[23]_i_6_n_0 ;
  wire \mul_ln36_8_reg_1612[23]_i_7_n_0 ;
  wire \mul_ln36_8_reg_1612[23]_i_8_n_0 ;
  wire \mul_ln36_8_reg_1612[31]_i_2_n_0 ;
  wire \mul_ln36_8_reg_1612[31]_i_3_n_0 ;
  wire \mul_ln36_8_reg_1612[31]_i_4_n_0 ;
  wire \mul_ln36_8_reg_1612[31]_i_5_n_0 ;
  wire \mul_ln36_8_reg_1612[31]_i_6_n_0 ;
  wire \mul_ln36_8_reg_1612[31]_i_7_n_0 ;
  wire \mul_ln36_8_reg_1612[31]_i_8_n_0 ;
  wire \mul_ln36_8_reg_1612[31]_i_9_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[23]_i_1_n_0 ;
  wire \mul_ln36_8_reg_1612_reg[23]_i_1_n_1 ;
  wire \mul_ln36_8_reg_1612_reg[23]_i_1_n_2 ;
  wire \mul_ln36_8_reg_1612_reg[23]_i_1_n_3 ;
  wire \mul_ln36_8_reg_1612_reg[23]_i_1_n_4 ;
  wire \mul_ln36_8_reg_1612_reg[23]_i_1_n_5 ;
  wire \mul_ln36_8_reg_1612_reg[23]_i_1_n_6 ;
  wire \mul_ln36_8_reg_1612_reg[23]_i_1_n_7 ;
  wire \mul_ln36_8_reg_1612_reg[31]_i_1_n_1 ;
  wire \mul_ln36_8_reg_1612_reg[31]_i_1_n_2 ;
  wire \mul_ln36_8_reg_1612_reg[31]_i_1_n_3 ;
  wire \mul_ln36_8_reg_1612_reg[31]_i_1_n_4 ;
  wire \mul_ln36_8_reg_1612_reg[31]_i_1_n_5 ;
  wire \mul_ln36_8_reg_1612_reg[31]_i_1_n_6 ;
  wire \mul_ln36_8_reg_1612_reg[31]_i_1_n_7 ;
  wire [31:0]q7;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg__0_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_8_reg_1612_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q7[31],q7[31],q7[31],q7[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg__0_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_8_reg_1612[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_8_reg_1612[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_8_reg_1612[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_8_reg_1612[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[23]_i_6 
       (.I0(buff0_reg__0_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_8_reg_1612[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[23]_i_7 
       (.I0(buff0_reg__0_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_8_reg_1612[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[23]_i_8 
       (.I0(buff0_reg__0_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_8_reg_1612[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_8_reg_1612[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_8_reg_1612[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_8_reg_1612[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_8_reg_1612[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[31]_i_6 
       (.I0(buff0_reg__0_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_8_reg_1612[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[31]_i_7 
       (.I0(buff0_reg__0_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_8_reg_1612[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[31]_i_8 
       (.I0(buff0_reg__0_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_8_reg_1612[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_8_reg_1612[31]_i_9 
       (.I0(buff0_reg__0_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_8_reg_1612[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_8_reg_1612_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_8_reg_1612_reg[23]_i_1_n_0 ,\mul_ln36_8_reg_1612_reg[23]_i_1_n_1 ,\mul_ln36_8_reg_1612_reg[23]_i_1_n_2 ,\mul_ln36_8_reg_1612_reg[23]_i_1_n_3 ,\mul_ln36_8_reg_1612_reg[23]_i_1_n_4 ,\mul_ln36_8_reg_1612_reg[23]_i_1_n_5 ,\mul_ln36_8_reg_1612_reg[23]_i_1_n_6 ,\mul_ln36_8_reg_1612_reg[23]_i_1_n_7 }),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(buff0_reg[7:0]),
        .S({\mul_ln36_8_reg_1612[23]_i_2_n_0 ,\mul_ln36_8_reg_1612[23]_i_3_n_0 ,\mul_ln36_8_reg_1612[23]_i_4_n_0 ,\mul_ln36_8_reg_1612[23]_i_5_n_0 ,\mul_ln36_8_reg_1612[23]_i_6_n_0 ,\mul_ln36_8_reg_1612[23]_i_7_n_0 ,\mul_ln36_8_reg_1612[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_8_reg_1612_reg[31]_i_1 
       (.CI(\mul_ln36_8_reg_1612_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_8_reg_1612_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_8_reg_1612_reg[31]_i_1_n_1 ,\mul_ln36_8_reg_1612_reg[31]_i_1_n_2 ,\mul_ln36_8_reg_1612_reg[31]_i_1_n_3 ,\mul_ln36_8_reg_1612_reg[31]_i_1_n_4 ,\mul_ln36_8_reg_1612_reg[31]_i_1_n_5 ,\mul_ln36_8_reg_1612_reg[31]_i_1_n_6 ,\mul_ln36_8_reg_1612_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(buff0_reg[15:8]),
        .S({\mul_ln36_8_reg_1612[31]_i_2_n_0 ,\mul_ln36_8_reg_1612[31]_i_3_n_0 ,\mul_ln36_8_reg_1612[31]_i_4_n_0 ,\mul_ln36_8_reg_1612[31]_i_5_n_0 ,\mul_ln36_8_reg_1612[31]_i_6_n_0 ,\mul_ln36_8_reg_1612[31]_i_7_n_0 ,\mul_ln36_8_reg_1612[31]_i_8_n_0 ,\mul_ln36_8_reg_1612[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q7[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q7[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,P}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_21
   (P,
    buff0_reg,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [15:0]P;
  output [15:0]buff0_reg;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]DSP_ALU_INST_0;
  input [31:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [31:0]DSP_ALU_INST_1;
  wire [15:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]buff0_reg;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \mul_ln36_10_reg_1617[23]_i_2_n_0 ;
  wire \mul_ln36_10_reg_1617[23]_i_3_n_0 ;
  wire \mul_ln36_10_reg_1617[23]_i_4_n_0 ;
  wire \mul_ln36_10_reg_1617[23]_i_5_n_0 ;
  wire \mul_ln36_10_reg_1617[23]_i_6_n_0 ;
  wire \mul_ln36_10_reg_1617[23]_i_7_n_0 ;
  wire \mul_ln36_10_reg_1617[23]_i_8_n_0 ;
  wire \mul_ln36_10_reg_1617[31]_i_2_n_0 ;
  wire \mul_ln36_10_reg_1617[31]_i_3_n_0 ;
  wire \mul_ln36_10_reg_1617[31]_i_4_n_0 ;
  wire \mul_ln36_10_reg_1617[31]_i_5_n_0 ;
  wire \mul_ln36_10_reg_1617[31]_i_6_n_0 ;
  wire \mul_ln36_10_reg_1617[31]_i_7_n_0 ;
  wire \mul_ln36_10_reg_1617[31]_i_8_n_0 ;
  wire \mul_ln36_10_reg_1617[31]_i_9_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[23]_i_1_n_0 ;
  wire \mul_ln36_10_reg_1617_reg[23]_i_1_n_1 ;
  wire \mul_ln36_10_reg_1617_reg[23]_i_1_n_2 ;
  wire \mul_ln36_10_reg_1617_reg[23]_i_1_n_3 ;
  wire \mul_ln36_10_reg_1617_reg[23]_i_1_n_4 ;
  wire \mul_ln36_10_reg_1617_reg[23]_i_1_n_5 ;
  wire \mul_ln36_10_reg_1617_reg[23]_i_1_n_6 ;
  wire \mul_ln36_10_reg_1617_reg[23]_i_1_n_7 ;
  wire \mul_ln36_10_reg_1617_reg[31]_i_1_n_1 ;
  wire \mul_ln36_10_reg_1617_reg[31]_i_1_n_2 ;
  wire \mul_ln36_10_reg_1617_reg[31]_i_1_n_3 ;
  wire \mul_ln36_10_reg_1617_reg[31]_i_1_n_4 ;
  wire \mul_ln36_10_reg_1617_reg[31]_i_1_n_5 ;
  wire \mul_ln36_10_reg_1617_reg[31]_i_1_n_6 ;
  wire \mul_ln36_10_reg_1617_reg[31]_i_1_n_7 ;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg__0_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_10_reg_1617_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg__0_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_10_reg_1617[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_10_reg_1617[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_10_reg_1617[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_10_reg_1617[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[23]_i_6 
       (.I0(buff0_reg__0_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_10_reg_1617[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[23]_i_7 
       (.I0(buff0_reg__0_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_10_reg_1617[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[23]_i_8 
       (.I0(buff0_reg__0_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_10_reg_1617[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_10_reg_1617[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_10_reg_1617[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_10_reg_1617[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_10_reg_1617[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[31]_i_6 
       (.I0(buff0_reg__0_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_10_reg_1617[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[31]_i_7 
       (.I0(buff0_reg__0_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_10_reg_1617[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[31]_i_8 
       (.I0(buff0_reg__0_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_10_reg_1617[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_10_reg_1617[31]_i_9 
       (.I0(buff0_reg__0_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_10_reg_1617[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_10_reg_1617_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_10_reg_1617_reg[23]_i_1_n_0 ,\mul_ln36_10_reg_1617_reg[23]_i_1_n_1 ,\mul_ln36_10_reg_1617_reg[23]_i_1_n_2 ,\mul_ln36_10_reg_1617_reg[23]_i_1_n_3 ,\mul_ln36_10_reg_1617_reg[23]_i_1_n_4 ,\mul_ln36_10_reg_1617_reg[23]_i_1_n_5 ,\mul_ln36_10_reg_1617_reg[23]_i_1_n_6 ,\mul_ln36_10_reg_1617_reg[23]_i_1_n_7 }),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(buff0_reg[7:0]),
        .S({\mul_ln36_10_reg_1617[23]_i_2_n_0 ,\mul_ln36_10_reg_1617[23]_i_3_n_0 ,\mul_ln36_10_reg_1617[23]_i_4_n_0 ,\mul_ln36_10_reg_1617[23]_i_5_n_0 ,\mul_ln36_10_reg_1617[23]_i_6_n_0 ,\mul_ln36_10_reg_1617[23]_i_7_n_0 ,\mul_ln36_10_reg_1617[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_10_reg_1617_reg[31]_i_1 
       (.CI(\mul_ln36_10_reg_1617_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_10_reg_1617_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_10_reg_1617_reg[31]_i_1_n_1 ,\mul_ln36_10_reg_1617_reg[31]_i_1_n_2 ,\mul_ln36_10_reg_1617_reg[31]_i_1_n_3 ,\mul_ln36_10_reg_1617_reg[31]_i_1_n_4 ,\mul_ln36_10_reg_1617_reg[31]_i_1_n_5 ,\mul_ln36_10_reg_1617_reg[31]_i_1_n_6 ,\mul_ln36_10_reg_1617_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(buff0_reg[15:8]),
        .S({\mul_ln36_10_reg_1617[31]_i_2_n_0 ,\mul_ln36_10_reg_1617[31]_i_3_n_0 ,\mul_ln36_10_reg_1617[31]_i_4_n_0 ,\mul_ln36_10_reg_1617[31]_i_5_n_0 ,\mul_ln36_10_reg_1617[31]_i_6_n_0 ,\mul_ln36_10_reg_1617[31]_i_7_n_0 ,\mul_ln36_10_reg_1617[31]_i_8_n_0 ,\mul_ln36_10_reg_1617[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,P}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_22
   (P,
    buff0_reg,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    q9,
    DSP_ALU_INST_0);
  output [15:0]P;
  output [15:0]buff0_reg;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]q9;
  input [31:0]DSP_ALU_INST_0;

  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [15:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]buff0_reg;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \mul_ln36_12_reg_1622[23]_i_2_n_0 ;
  wire \mul_ln36_12_reg_1622[23]_i_3_n_0 ;
  wire \mul_ln36_12_reg_1622[23]_i_4_n_0 ;
  wire \mul_ln36_12_reg_1622[23]_i_5_n_0 ;
  wire \mul_ln36_12_reg_1622[23]_i_6_n_0 ;
  wire \mul_ln36_12_reg_1622[23]_i_7_n_0 ;
  wire \mul_ln36_12_reg_1622[23]_i_8_n_0 ;
  wire \mul_ln36_12_reg_1622[31]_i_2_n_0 ;
  wire \mul_ln36_12_reg_1622[31]_i_3_n_0 ;
  wire \mul_ln36_12_reg_1622[31]_i_4_n_0 ;
  wire \mul_ln36_12_reg_1622[31]_i_5_n_0 ;
  wire \mul_ln36_12_reg_1622[31]_i_6_n_0 ;
  wire \mul_ln36_12_reg_1622[31]_i_7_n_0 ;
  wire \mul_ln36_12_reg_1622[31]_i_8_n_0 ;
  wire \mul_ln36_12_reg_1622[31]_i_9_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[23]_i_1_n_0 ;
  wire \mul_ln36_12_reg_1622_reg[23]_i_1_n_1 ;
  wire \mul_ln36_12_reg_1622_reg[23]_i_1_n_2 ;
  wire \mul_ln36_12_reg_1622_reg[23]_i_1_n_3 ;
  wire \mul_ln36_12_reg_1622_reg[23]_i_1_n_4 ;
  wire \mul_ln36_12_reg_1622_reg[23]_i_1_n_5 ;
  wire \mul_ln36_12_reg_1622_reg[23]_i_1_n_6 ;
  wire \mul_ln36_12_reg_1622_reg[23]_i_1_n_7 ;
  wire \mul_ln36_12_reg_1622_reg[31]_i_1_n_1 ;
  wire \mul_ln36_12_reg_1622_reg[31]_i_1_n_2 ;
  wire \mul_ln36_12_reg_1622_reg[31]_i_1_n_3 ;
  wire \mul_ln36_12_reg_1622_reg[31]_i_1_n_4 ;
  wire \mul_ln36_12_reg_1622_reg[31]_i_1_n_5 ;
  wire \mul_ln36_12_reg_1622_reg[31]_i_1_n_6 ;
  wire \mul_ln36_12_reg_1622_reg[31]_i_1_n_7 ;
  wire [31:0]q9;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg__0_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_12_reg_1622_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg__0_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_12_reg_1622[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_12_reg_1622[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_12_reg_1622[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_12_reg_1622[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[23]_i_6 
       (.I0(buff0_reg__0_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_12_reg_1622[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[23]_i_7 
       (.I0(buff0_reg__0_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_12_reg_1622[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[23]_i_8 
       (.I0(buff0_reg__0_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_12_reg_1622[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_12_reg_1622[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_12_reg_1622[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_12_reg_1622[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_12_reg_1622[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[31]_i_6 
       (.I0(buff0_reg__0_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_12_reg_1622[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[31]_i_7 
       (.I0(buff0_reg__0_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_12_reg_1622[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[31]_i_8 
       (.I0(buff0_reg__0_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_12_reg_1622[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_12_reg_1622[31]_i_9 
       (.I0(buff0_reg__0_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_12_reg_1622[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_12_reg_1622_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_12_reg_1622_reg[23]_i_1_n_0 ,\mul_ln36_12_reg_1622_reg[23]_i_1_n_1 ,\mul_ln36_12_reg_1622_reg[23]_i_1_n_2 ,\mul_ln36_12_reg_1622_reg[23]_i_1_n_3 ,\mul_ln36_12_reg_1622_reg[23]_i_1_n_4 ,\mul_ln36_12_reg_1622_reg[23]_i_1_n_5 ,\mul_ln36_12_reg_1622_reg[23]_i_1_n_6 ,\mul_ln36_12_reg_1622_reg[23]_i_1_n_7 }),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(buff0_reg[7:0]),
        .S({\mul_ln36_12_reg_1622[23]_i_2_n_0 ,\mul_ln36_12_reg_1622[23]_i_3_n_0 ,\mul_ln36_12_reg_1622[23]_i_4_n_0 ,\mul_ln36_12_reg_1622[23]_i_5_n_0 ,\mul_ln36_12_reg_1622[23]_i_6_n_0 ,\mul_ln36_12_reg_1622[23]_i_7_n_0 ,\mul_ln36_12_reg_1622[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_12_reg_1622_reg[31]_i_1 
       (.CI(\mul_ln36_12_reg_1622_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_12_reg_1622_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_12_reg_1622_reg[31]_i_1_n_1 ,\mul_ln36_12_reg_1622_reg[31]_i_1_n_2 ,\mul_ln36_12_reg_1622_reg[31]_i_1_n_3 ,\mul_ln36_12_reg_1622_reg[31]_i_1_n_4 ,\mul_ln36_12_reg_1622_reg[31]_i_1_n_5 ,\mul_ln36_12_reg_1622_reg[31]_i_1_n_6 ,\mul_ln36_12_reg_1622_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(buff0_reg[15:8]),
        .S({\mul_ln36_12_reg_1622[31]_i_2_n_0 ,\mul_ln36_12_reg_1622[31]_i_3_n_0 ,\mul_ln36_12_reg_1622[31]_i_4_n_0 ,\mul_ln36_12_reg_1622[31]_i_5_n_0 ,\mul_ln36_12_reg_1622[31]_i_6_n_0 ,\mul_ln36_12_reg_1622[31]_i_7_n_0 ,\mul_ln36_12_reg_1622[31]_i_8_n_0 ,\mul_ln36_12_reg_1622[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q9[31],q9[31],q9[31],q9[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q9[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,P}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_23
   (D,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [31:0]D;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]DSP_ALU_INST_0;
  input [31:0]DSP_ALU_INST_1;

  wire [31:0]D;
  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [31:0]DSP_ALU_INST_1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_14_reg_1627[23]_i_2_n_0 ;
  wire \mul_ln36_14_reg_1627[23]_i_3_n_0 ;
  wire \mul_ln36_14_reg_1627[23]_i_4_n_0 ;
  wire \mul_ln36_14_reg_1627[23]_i_5_n_0 ;
  wire \mul_ln36_14_reg_1627[23]_i_6_n_0 ;
  wire \mul_ln36_14_reg_1627[23]_i_7_n_0 ;
  wire \mul_ln36_14_reg_1627[23]_i_8_n_0 ;
  wire \mul_ln36_14_reg_1627[31]_i_2_n_0 ;
  wire \mul_ln36_14_reg_1627[31]_i_3_n_0 ;
  wire \mul_ln36_14_reg_1627[31]_i_4_n_0 ;
  wire \mul_ln36_14_reg_1627[31]_i_5_n_0 ;
  wire \mul_ln36_14_reg_1627[31]_i_6_n_0 ;
  wire \mul_ln36_14_reg_1627[31]_i_7_n_0 ;
  wire \mul_ln36_14_reg_1627[31]_i_8_n_0 ;
  wire \mul_ln36_14_reg_1627[31]_i_9_n_0 ;
  wire \mul_ln36_14_reg_1627_reg[23]_i_1_n_0 ;
  wire \mul_ln36_14_reg_1627_reg[23]_i_1_n_1 ;
  wire \mul_ln36_14_reg_1627_reg[23]_i_1_n_2 ;
  wire \mul_ln36_14_reg_1627_reg[23]_i_1_n_3 ;
  wire \mul_ln36_14_reg_1627_reg[23]_i_1_n_4 ;
  wire \mul_ln36_14_reg_1627_reg[23]_i_1_n_5 ;
  wire \mul_ln36_14_reg_1627_reg[23]_i_1_n_6 ;
  wire \mul_ln36_14_reg_1627_reg[23]_i_1_n_7 ;
  wire \mul_ln36_14_reg_1627_reg[31]_i_1_n_1 ;
  wire \mul_ln36_14_reg_1627_reg[31]_i_1_n_2 ;
  wire \mul_ln36_14_reg_1627_reg[31]_i_1_n_3 ;
  wire \mul_ln36_14_reg_1627_reg[31]_i_1_n_4 ;
  wire \mul_ln36_14_reg_1627_reg[31]_i_1_n_5 ;
  wire \mul_ln36_14_reg_1627_reg[31]_i_1_n_6 ;
  wire \mul_ln36_14_reg_1627_reg[31]_i_1_n_7 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_14_reg_1627_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_14_reg_1627[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_14_reg_1627[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_14_reg_1627[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_14_reg_1627[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[23]_i_6 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_14_reg_1627[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[23]_i_7 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_14_reg_1627[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[23]_i_8 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_14_reg_1627[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_14_reg_1627[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_14_reg_1627[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_14_reg_1627[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_14_reg_1627[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[31]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_14_reg_1627[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[31]_i_7 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_14_reg_1627[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[31]_i_8 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_14_reg_1627[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_14_reg_1627[31]_i_9 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_14_reg_1627[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_14_reg_1627_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_14_reg_1627_reg[23]_i_1_n_0 ,\mul_ln36_14_reg_1627_reg[23]_i_1_n_1 ,\mul_ln36_14_reg_1627_reg[23]_i_1_n_2 ,\mul_ln36_14_reg_1627_reg[23]_i_1_n_3 ,\mul_ln36_14_reg_1627_reg[23]_i_1_n_4 ,\mul_ln36_14_reg_1627_reg[23]_i_1_n_5 ,\mul_ln36_14_reg_1627_reg[23]_i_1_n_6 ,\mul_ln36_14_reg_1627_reg[23]_i_1_n_7 }),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[23:16]),
        .S({\mul_ln36_14_reg_1627[23]_i_2_n_0 ,\mul_ln36_14_reg_1627[23]_i_3_n_0 ,\mul_ln36_14_reg_1627[23]_i_4_n_0 ,\mul_ln36_14_reg_1627[23]_i_5_n_0 ,\mul_ln36_14_reg_1627[23]_i_6_n_0 ,\mul_ln36_14_reg_1627[23]_i_7_n_0 ,\mul_ln36_14_reg_1627[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_14_reg_1627_reg[31]_i_1 
       (.CI(\mul_ln36_14_reg_1627_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_14_reg_1627_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_14_reg_1627_reg[31]_i_1_n_1 ,\mul_ln36_14_reg_1627_reg[31]_i_1_n_2 ,\mul_ln36_14_reg_1627_reg[31]_i_1_n_3 ,\mul_ln36_14_reg_1627_reg[31]_i_1_n_4 ,\mul_ln36_14_reg_1627_reg[31]_i_1_n_5 ,\mul_ln36_14_reg_1627_reg[31]_i_1_n_6 ,\mul_ln36_14_reg_1627_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[31:24]),
        .S({\mul_ln36_14_reg_1627[31]_i_2_n_0 ,\mul_ln36_14_reg_1627[31]_i_3_n_0 ,\mul_ln36_14_reg_1627[31]_i_4_n_0 ,\mul_ln36_14_reg_1627[31]_i_5_n_0 ,\mul_ln36_14_reg_1627[31]_i_6_n_0 ,\mul_ln36_14_reg_1627[31]_i_7_n_0 ,\mul_ln36_14_reg_1627[31]_i_8_n_0 ,\mul_ln36_14_reg_1627[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_24
   (D,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [31:0]D;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]DSP_ALU_INST_0;
  input [31:0]DSP_ALU_INST_1;

  wire [31:0]D;
  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [31:0]DSP_ALU_INST_1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_15_reg_1632[23]_i_2_n_0 ;
  wire \mul_ln36_15_reg_1632[23]_i_3_n_0 ;
  wire \mul_ln36_15_reg_1632[23]_i_4_n_0 ;
  wire \mul_ln36_15_reg_1632[23]_i_5_n_0 ;
  wire \mul_ln36_15_reg_1632[23]_i_6_n_0 ;
  wire \mul_ln36_15_reg_1632[23]_i_7_n_0 ;
  wire \mul_ln36_15_reg_1632[23]_i_8_n_0 ;
  wire \mul_ln36_15_reg_1632[31]_i_2_n_0 ;
  wire \mul_ln36_15_reg_1632[31]_i_3_n_0 ;
  wire \mul_ln36_15_reg_1632[31]_i_4_n_0 ;
  wire \mul_ln36_15_reg_1632[31]_i_5_n_0 ;
  wire \mul_ln36_15_reg_1632[31]_i_6_n_0 ;
  wire \mul_ln36_15_reg_1632[31]_i_7_n_0 ;
  wire \mul_ln36_15_reg_1632[31]_i_8_n_0 ;
  wire \mul_ln36_15_reg_1632[31]_i_9_n_0 ;
  wire \mul_ln36_15_reg_1632_reg[23]_i_1_n_0 ;
  wire \mul_ln36_15_reg_1632_reg[23]_i_1_n_1 ;
  wire \mul_ln36_15_reg_1632_reg[23]_i_1_n_2 ;
  wire \mul_ln36_15_reg_1632_reg[23]_i_1_n_3 ;
  wire \mul_ln36_15_reg_1632_reg[23]_i_1_n_4 ;
  wire \mul_ln36_15_reg_1632_reg[23]_i_1_n_5 ;
  wire \mul_ln36_15_reg_1632_reg[23]_i_1_n_6 ;
  wire \mul_ln36_15_reg_1632_reg[23]_i_1_n_7 ;
  wire \mul_ln36_15_reg_1632_reg[31]_i_1_n_1 ;
  wire \mul_ln36_15_reg_1632_reg[31]_i_1_n_2 ;
  wire \mul_ln36_15_reg_1632_reg[31]_i_1_n_3 ;
  wire \mul_ln36_15_reg_1632_reg[31]_i_1_n_4 ;
  wire \mul_ln36_15_reg_1632_reg[31]_i_1_n_5 ;
  wire \mul_ln36_15_reg_1632_reg[31]_i_1_n_6 ;
  wire \mul_ln36_15_reg_1632_reg[31]_i_1_n_7 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_15_reg_1632_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31],DSP_ALU_INST_1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_15_reg_1632[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_15_reg_1632[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_15_reg_1632[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_15_reg_1632[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[23]_i_6 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_15_reg_1632[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[23]_i_7 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_15_reg_1632[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[23]_i_8 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_15_reg_1632[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_15_reg_1632[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_15_reg_1632[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_15_reg_1632[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_15_reg_1632[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[31]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_15_reg_1632[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[31]_i_7 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_15_reg_1632[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[31]_i_8 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_15_reg_1632[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_15_reg_1632[31]_i_9 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_15_reg_1632[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_15_reg_1632_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_15_reg_1632_reg[23]_i_1_n_0 ,\mul_ln36_15_reg_1632_reg[23]_i_1_n_1 ,\mul_ln36_15_reg_1632_reg[23]_i_1_n_2 ,\mul_ln36_15_reg_1632_reg[23]_i_1_n_3 ,\mul_ln36_15_reg_1632_reg[23]_i_1_n_4 ,\mul_ln36_15_reg_1632_reg[23]_i_1_n_5 ,\mul_ln36_15_reg_1632_reg[23]_i_1_n_6 ,\mul_ln36_15_reg_1632_reg[23]_i_1_n_7 }),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[23:16]),
        .S({\mul_ln36_15_reg_1632[23]_i_2_n_0 ,\mul_ln36_15_reg_1632[23]_i_3_n_0 ,\mul_ln36_15_reg_1632[23]_i_4_n_0 ,\mul_ln36_15_reg_1632[23]_i_5_n_0 ,\mul_ln36_15_reg_1632[23]_i_6_n_0 ,\mul_ln36_15_reg_1632[23]_i_7_n_0 ,\mul_ln36_15_reg_1632[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_15_reg_1632_reg[31]_i_1 
       (.CI(\mul_ln36_15_reg_1632_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_15_reg_1632_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_15_reg_1632_reg[31]_i_1_n_1 ,\mul_ln36_15_reg_1632_reg[31]_i_1_n_2 ,\mul_ln36_15_reg_1632_reg[31]_i_1_n_3 ,\mul_ln36_15_reg_1632_reg[31]_i_1_n_4 ,\mul_ln36_15_reg_1632_reg[31]_i_1_n_5 ,\mul_ln36_15_reg_1632_reg[31]_i_1_n_6 ,\mul_ln36_15_reg_1632_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[31:24]),
        .S({\mul_ln36_15_reg_1632[31]_i_2_n_0 ,\mul_ln36_15_reg_1632[31]_i_3_n_0 ,\mul_ln36_15_reg_1632[31]_i_4_n_0 ,\mul_ln36_15_reg_1632[31]_i_5_n_0 ,\mul_ln36_15_reg_1632[31]_i_6_n_0 ,\mul_ln36_15_reg_1632[31]_i_7_n_0 ,\mul_ln36_15_reg_1632[31]_i_8_n_0 ,\mul_ln36_15_reg_1632[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_25
   (D,
    CEB1,
    ap_block_pp0_stage0_subdone,
    CEB2,
    ap_clk,
    q6,
    q14);
  output [31:0]D;
  input CEB1;
  input ap_block_pp0_stage0_subdone;
  input CEB2;
  input ap_clk;
  input [31:0]q6;
  input [31:0]q14;

  wire CEB1;
  wire CEB2;
  wire [31:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_1_reg_1637[23]_i_2_n_0 ;
  wire \mul_ln36_1_reg_1637[23]_i_3_n_0 ;
  wire \mul_ln36_1_reg_1637[23]_i_4_n_0 ;
  wire \mul_ln36_1_reg_1637[23]_i_5_n_0 ;
  wire \mul_ln36_1_reg_1637[23]_i_6_n_0 ;
  wire \mul_ln36_1_reg_1637[23]_i_7_n_0 ;
  wire \mul_ln36_1_reg_1637[23]_i_8_n_0 ;
  wire \mul_ln36_1_reg_1637[31]_i_2_n_0 ;
  wire \mul_ln36_1_reg_1637[31]_i_3_n_0 ;
  wire \mul_ln36_1_reg_1637[31]_i_4_n_0 ;
  wire \mul_ln36_1_reg_1637[31]_i_5_n_0 ;
  wire \mul_ln36_1_reg_1637[31]_i_6_n_0 ;
  wire \mul_ln36_1_reg_1637[31]_i_7_n_0 ;
  wire \mul_ln36_1_reg_1637[31]_i_8_n_0 ;
  wire \mul_ln36_1_reg_1637[31]_i_9_n_0 ;
  wire \mul_ln36_1_reg_1637_reg[23]_i_1_n_0 ;
  wire \mul_ln36_1_reg_1637_reg[23]_i_1_n_1 ;
  wire \mul_ln36_1_reg_1637_reg[23]_i_1_n_2 ;
  wire \mul_ln36_1_reg_1637_reg[23]_i_1_n_3 ;
  wire \mul_ln36_1_reg_1637_reg[23]_i_1_n_4 ;
  wire \mul_ln36_1_reg_1637_reg[23]_i_1_n_5 ;
  wire \mul_ln36_1_reg_1637_reg[23]_i_1_n_6 ;
  wire \mul_ln36_1_reg_1637_reg[23]_i_1_n_7 ;
  wire \mul_ln36_1_reg_1637_reg[31]_i_1_n_1 ;
  wire \mul_ln36_1_reg_1637_reg[31]_i_1_n_2 ;
  wire \mul_ln36_1_reg_1637_reg[31]_i_1_n_3 ;
  wire \mul_ln36_1_reg_1637_reg[31]_i_1_n_4 ;
  wire \mul_ln36_1_reg_1637_reg[31]_i_1_n_5 ;
  wire \mul_ln36_1_reg_1637_reg[31]_i_1_n_6 ;
  wire \mul_ln36_1_reg_1637_reg[31]_i_1_n_7 ;
  wire [31:0]q14;
  wire [31:0]q6;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_1_reg_1637_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q14[31],q14[31],q14[31],q14[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_1_reg_1637[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_1_reg_1637[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_1_reg_1637[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_1_reg_1637[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[23]_i_6 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_1_reg_1637[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[23]_i_7 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_1_reg_1637[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[23]_i_8 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_1_reg_1637[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_1_reg_1637[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_1_reg_1637[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_1_reg_1637[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_1_reg_1637[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[31]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_1_reg_1637[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[31]_i_7 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_1_reg_1637[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[31]_i_8 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_1_reg_1637[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_1_reg_1637[31]_i_9 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_1_reg_1637[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_1_reg_1637_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_1_reg_1637_reg[23]_i_1_n_0 ,\mul_ln36_1_reg_1637_reg[23]_i_1_n_1 ,\mul_ln36_1_reg_1637_reg[23]_i_1_n_2 ,\mul_ln36_1_reg_1637_reg[23]_i_1_n_3 ,\mul_ln36_1_reg_1637_reg[23]_i_1_n_4 ,\mul_ln36_1_reg_1637_reg[23]_i_1_n_5 ,\mul_ln36_1_reg_1637_reg[23]_i_1_n_6 ,\mul_ln36_1_reg_1637_reg[23]_i_1_n_7 }),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[23:16]),
        .S({\mul_ln36_1_reg_1637[23]_i_2_n_0 ,\mul_ln36_1_reg_1637[23]_i_3_n_0 ,\mul_ln36_1_reg_1637[23]_i_4_n_0 ,\mul_ln36_1_reg_1637[23]_i_5_n_0 ,\mul_ln36_1_reg_1637[23]_i_6_n_0 ,\mul_ln36_1_reg_1637[23]_i_7_n_0 ,\mul_ln36_1_reg_1637[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_1_reg_1637_reg[31]_i_1 
       (.CI(\mul_ln36_1_reg_1637_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_1_reg_1637_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_1_reg_1637_reg[31]_i_1_n_1 ,\mul_ln36_1_reg_1637_reg[31]_i_1_n_2 ,\mul_ln36_1_reg_1637_reg[31]_i_1_n_3 ,\mul_ln36_1_reg_1637_reg[31]_i_1_n_4 ,\mul_ln36_1_reg_1637_reg[31]_i_1_n_5 ,\mul_ln36_1_reg_1637_reg[31]_i_1_n_6 ,\mul_ln36_1_reg_1637_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[31:24]),
        .S({\mul_ln36_1_reg_1637[31]_i_2_n_0 ,\mul_ln36_1_reg_1637[31]_i_3_n_0 ,\mul_ln36_1_reg_1637[31]_i_4_n_0 ,\mul_ln36_1_reg_1637[31]_i_5_n_0 ,\mul_ln36_1_reg_1637[31]_i_6_n_0 ,\mul_ln36_1_reg_1637[31]_i_7_n_0 ,\mul_ln36_1_reg_1637[31]_i_8_n_0 ,\mul_ln36_1_reg_1637[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q14[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q6[31],q6[31],q6[31],q6[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEB1),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q6[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q14[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_26
   (D,
    CEB1,
    ap_block_pp0_stage0_subdone,
    CEB2,
    ap_clk,
    q5,
    q12);
  output [31:0]D;
  input CEB1;
  input ap_block_pp0_stage0_subdone;
  input CEB2;
  input ap_clk;
  input [31:0]q5;
  input [31:0]q12;

  wire CEB1;
  wire CEB2;
  wire [31:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_3_reg_1642[23]_i_2_n_0 ;
  wire \mul_ln36_3_reg_1642[23]_i_3_n_0 ;
  wire \mul_ln36_3_reg_1642[23]_i_4_n_0 ;
  wire \mul_ln36_3_reg_1642[23]_i_5_n_0 ;
  wire \mul_ln36_3_reg_1642[23]_i_6_n_0 ;
  wire \mul_ln36_3_reg_1642[23]_i_7_n_0 ;
  wire \mul_ln36_3_reg_1642[23]_i_8_n_0 ;
  wire \mul_ln36_3_reg_1642[31]_i_2_n_0 ;
  wire \mul_ln36_3_reg_1642[31]_i_3_n_0 ;
  wire \mul_ln36_3_reg_1642[31]_i_4_n_0 ;
  wire \mul_ln36_3_reg_1642[31]_i_5_n_0 ;
  wire \mul_ln36_3_reg_1642[31]_i_6_n_0 ;
  wire \mul_ln36_3_reg_1642[31]_i_7_n_0 ;
  wire \mul_ln36_3_reg_1642[31]_i_8_n_0 ;
  wire \mul_ln36_3_reg_1642[31]_i_9_n_0 ;
  wire \mul_ln36_3_reg_1642_reg[23]_i_1_n_0 ;
  wire \mul_ln36_3_reg_1642_reg[23]_i_1_n_1 ;
  wire \mul_ln36_3_reg_1642_reg[23]_i_1_n_2 ;
  wire \mul_ln36_3_reg_1642_reg[23]_i_1_n_3 ;
  wire \mul_ln36_3_reg_1642_reg[23]_i_1_n_4 ;
  wire \mul_ln36_3_reg_1642_reg[23]_i_1_n_5 ;
  wire \mul_ln36_3_reg_1642_reg[23]_i_1_n_6 ;
  wire \mul_ln36_3_reg_1642_reg[23]_i_1_n_7 ;
  wire \mul_ln36_3_reg_1642_reg[31]_i_1_n_1 ;
  wire \mul_ln36_3_reg_1642_reg[31]_i_1_n_2 ;
  wire \mul_ln36_3_reg_1642_reg[31]_i_1_n_3 ;
  wire \mul_ln36_3_reg_1642_reg[31]_i_1_n_4 ;
  wire \mul_ln36_3_reg_1642_reg[31]_i_1_n_5 ;
  wire \mul_ln36_3_reg_1642_reg[31]_i_1_n_6 ;
  wire \mul_ln36_3_reg_1642_reg[31]_i_1_n_7 ;
  wire [31:0]q12;
  wire [31:0]q5;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_3_reg_1642_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q12[31],q12[31],q12[31],q12[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_3_reg_1642[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_3_reg_1642[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_3_reg_1642[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_3_reg_1642[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[23]_i_6 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_3_reg_1642[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[23]_i_7 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_3_reg_1642[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[23]_i_8 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_3_reg_1642[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_3_reg_1642[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_3_reg_1642[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_3_reg_1642[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_3_reg_1642[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[31]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_3_reg_1642[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[31]_i_7 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_3_reg_1642[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[31]_i_8 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_3_reg_1642[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_3_reg_1642[31]_i_9 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_3_reg_1642[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_3_reg_1642_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_3_reg_1642_reg[23]_i_1_n_0 ,\mul_ln36_3_reg_1642_reg[23]_i_1_n_1 ,\mul_ln36_3_reg_1642_reg[23]_i_1_n_2 ,\mul_ln36_3_reg_1642_reg[23]_i_1_n_3 ,\mul_ln36_3_reg_1642_reg[23]_i_1_n_4 ,\mul_ln36_3_reg_1642_reg[23]_i_1_n_5 ,\mul_ln36_3_reg_1642_reg[23]_i_1_n_6 ,\mul_ln36_3_reg_1642_reg[23]_i_1_n_7 }),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[23:16]),
        .S({\mul_ln36_3_reg_1642[23]_i_2_n_0 ,\mul_ln36_3_reg_1642[23]_i_3_n_0 ,\mul_ln36_3_reg_1642[23]_i_4_n_0 ,\mul_ln36_3_reg_1642[23]_i_5_n_0 ,\mul_ln36_3_reg_1642[23]_i_6_n_0 ,\mul_ln36_3_reg_1642[23]_i_7_n_0 ,\mul_ln36_3_reg_1642[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_3_reg_1642_reg[31]_i_1 
       (.CI(\mul_ln36_3_reg_1642_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_3_reg_1642_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_3_reg_1642_reg[31]_i_1_n_1 ,\mul_ln36_3_reg_1642_reg[31]_i_1_n_2 ,\mul_ln36_3_reg_1642_reg[31]_i_1_n_3 ,\mul_ln36_3_reg_1642_reg[31]_i_1_n_4 ,\mul_ln36_3_reg_1642_reg[31]_i_1_n_5 ,\mul_ln36_3_reg_1642_reg[31]_i_1_n_6 ,\mul_ln36_3_reg_1642_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[31:24]),
        .S({\mul_ln36_3_reg_1642[31]_i_2_n_0 ,\mul_ln36_3_reg_1642[31]_i_3_n_0 ,\mul_ln36_3_reg_1642[31]_i_4_n_0 ,\mul_ln36_3_reg_1642[31]_i_5_n_0 ,\mul_ln36_3_reg_1642[31]_i_6_n_0 ,\mul_ln36_3_reg_1642[31]_i_7_n_0 ,\mul_ln36_3_reg_1642[31]_i_8_n_0 ,\mul_ln36_3_reg_1642[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q12[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q5[31],q5[31],q5[31],q5[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEB1),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q5[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q12[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_27
   (D,
    CEB1,
    ap_block_pp0_stage0_subdone,
    CEB2,
    ap_clk,
    q4,
    q10);
  output [31:0]D;
  input CEB1;
  input ap_block_pp0_stage0_subdone;
  input CEB2;
  input ap_clk;
  input [31:0]q4;
  input [31:0]q10;

  wire CEB1;
  wire CEB2;
  wire [31:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_5_reg_1647[23]_i_2_n_0 ;
  wire \mul_ln36_5_reg_1647[23]_i_3_n_0 ;
  wire \mul_ln36_5_reg_1647[23]_i_4_n_0 ;
  wire \mul_ln36_5_reg_1647[23]_i_5_n_0 ;
  wire \mul_ln36_5_reg_1647[23]_i_6_n_0 ;
  wire \mul_ln36_5_reg_1647[23]_i_7_n_0 ;
  wire \mul_ln36_5_reg_1647[23]_i_8_n_0 ;
  wire \mul_ln36_5_reg_1647[31]_i_2_n_0 ;
  wire \mul_ln36_5_reg_1647[31]_i_3_n_0 ;
  wire \mul_ln36_5_reg_1647[31]_i_4_n_0 ;
  wire \mul_ln36_5_reg_1647[31]_i_5_n_0 ;
  wire \mul_ln36_5_reg_1647[31]_i_6_n_0 ;
  wire \mul_ln36_5_reg_1647[31]_i_7_n_0 ;
  wire \mul_ln36_5_reg_1647[31]_i_8_n_0 ;
  wire \mul_ln36_5_reg_1647[31]_i_9_n_0 ;
  wire \mul_ln36_5_reg_1647_reg[23]_i_1_n_0 ;
  wire \mul_ln36_5_reg_1647_reg[23]_i_1_n_1 ;
  wire \mul_ln36_5_reg_1647_reg[23]_i_1_n_2 ;
  wire \mul_ln36_5_reg_1647_reg[23]_i_1_n_3 ;
  wire \mul_ln36_5_reg_1647_reg[23]_i_1_n_4 ;
  wire \mul_ln36_5_reg_1647_reg[23]_i_1_n_5 ;
  wire \mul_ln36_5_reg_1647_reg[23]_i_1_n_6 ;
  wire \mul_ln36_5_reg_1647_reg[23]_i_1_n_7 ;
  wire \mul_ln36_5_reg_1647_reg[31]_i_1_n_1 ;
  wire \mul_ln36_5_reg_1647_reg[31]_i_1_n_2 ;
  wire \mul_ln36_5_reg_1647_reg[31]_i_1_n_3 ;
  wire \mul_ln36_5_reg_1647_reg[31]_i_1_n_4 ;
  wire \mul_ln36_5_reg_1647_reg[31]_i_1_n_5 ;
  wire \mul_ln36_5_reg_1647_reg[31]_i_1_n_6 ;
  wire \mul_ln36_5_reg_1647_reg[31]_i_1_n_7 ;
  wire [31:0]q10;
  wire [31:0]q4;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_5_reg_1647_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q10[31],q10[31],q10[31],q10[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_5_reg_1647[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_5_reg_1647[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_5_reg_1647[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_5_reg_1647[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[23]_i_6 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_5_reg_1647[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[23]_i_7 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_5_reg_1647[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[23]_i_8 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_5_reg_1647[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_5_reg_1647[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_5_reg_1647[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_5_reg_1647[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_5_reg_1647[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[31]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_5_reg_1647[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[31]_i_7 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_5_reg_1647[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[31]_i_8 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_5_reg_1647[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_5_reg_1647[31]_i_9 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_5_reg_1647[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_5_reg_1647_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_5_reg_1647_reg[23]_i_1_n_0 ,\mul_ln36_5_reg_1647_reg[23]_i_1_n_1 ,\mul_ln36_5_reg_1647_reg[23]_i_1_n_2 ,\mul_ln36_5_reg_1647_reg[23]_i_1_n_3 ,\mul_ln36_5_reg_1647_reg[23]_i_1_n_4 ,\mul_ln36_5_reg_1647_reg[23]_i_1_n_5 ,\mul_ln36_5_reg_1647_reg[23]_i_1_n_6 ,\mul_ln36_5_reg_1647_reg[23]_i_1_n_7 }),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[23:16]),
        .S({\mul_ln36_5_reg_1647[23]_i_2_n_0 ,\mul_ln36_5_reg_1647[23]_i_3_n_0 ,\mul_ln36_5_reg_1647[23]_i_4_n_0 ,\mul_ln36_5_reg_1647[23]_i_5_n_0 ,\mul_ln36_5_reg_1647[23]_i_6_n_0 ,\mul_ln36_5_reg_1647[23]_i_7_n_0 ,\mul_ln36_5_reg_1647[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_5_reg_1647_reg[31]_i_1 
       (.CI(\mul_ln36_5_reg_1647_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_5_reg_1647_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_5_reg_1647_reg[31]_i_1_n_1 ,\mul_ln36_5_reg_1647_reg[31]_i_1_n_2 ,\mul_ln36_5_reg_1647_reg[31]_i_1_n_3 ,\mul_ln36_5_reg_1647_reg[31]_i_1_n_4 ,\mul_ln36_5_reg_1647_reg[31]_i_1_n_5 ,\mul_ln36_5_reg_1647_reg[31]_i_1_n_6 ,\mul_ln36_5_reg_1647_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[31:24]),
        .S({\mul_ln36_5_reg_1647[31]_i_2_n_0 ,\mul_ln36_5_reg_1647[31]_i_3_n_0 ,\mul_ln36_5_reg_1647[31]_i_4_n_0 ,\mul_ln36_5_reg_1647[31]_i_5_n_0 ,\mul_ln36_5_reg_1647[31]_i_6_n_0 ,\mul_ln36_5_reg_1647[31]_i_7_n_0 ,\mul_ln36_5_reg_1647[31]_i_8_n_0 ,\mul_ln36_5_reg_1647[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q10[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q4[31],q4[31],q4[31],q4[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEB1),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q4[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q10[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_28
   (D,
    CEB1,
    ap_block_pp0_stage0_subdone,
    CEB2,
    ap_clk,
    q3,
    q8);
  output [31:0]D;
  input CEB1;
  input ap_block_pp0_stage0_subdone;
  input CEB2;
  input ap_clk;
  input [31:0]q3;
  input [31:0]q8;

  wire CEB1;
  wire CEB2;
  wire [31:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_7_reg_1652[23]_i_2_n_0 ;
  wire \mul_ln36_7_reg_1652[23]_i_3_n_0 ;
  wire \mul_ln36_7_reg_1652[23]_i_4_n_0 ;
  wire \mul_ln36_7_reg_1652[23]_i_5_n_0 ;
  wire \mul_ln36_7_reg_1652[23]_i_6_n_0 ;
  wire \mul_ln36_7_reg_1652[23]_i_7_n_0 ;
  wire \mul_ln36_7_reg_1652[23]_i_8_n_0 ;
  wire \mul_ln36_7_reg_1652[31]_i_2_n_0 ;
  wire \mul_ln36_7_reg_1652[31]_i_3_n_0 ;
  wire \mul_ln36_7_reg_1652[31]_i_4_n_0 ;
  wire \mul_ln36_7_reg_1652[31]_i_5_n_0 ;
  wire \mul_ln36_7_reg_1652[31]_i_6_n_0 ;
  wire \mul_ln36_7_reg_1652[31]_i_7_n_0 ;
  wire \mul_ln36_7_reg_1652[31]_i_8_n_0 ;
  wire \mul_ln36_7_reg_1652[31]_i_9_n_0 ;
  wire \mul_ln36_7_reg_1652_reg[23]_i_1_n_0 ;
  wire \mul_ln36_7_reg_1652_reg[23]_i_1_n_1 ;
  wire \mul_ln36_7_reg_1652_reg[23]_i_1_n_2 ;
  wire \mul_ln36_7_reg_1652_reg[23]_i_1_n_3 ;
  wire \mul_ln36_7_reg_1652_reg[23]_i_1_n_4 ;
  wire \mul_ln36_7_reg_1652_reg[23]_i_1_n_5 ;
  wire \mul_ln36_7_reg_1652_reg[23]_i_1_n_6 ;
  wire \mul_ln36_7_reg_1652_reg[23]_i_1_n_7 ;
  wire \mul_ln36_7_reg_1652_reg[31]_i_1_n_1 ;
  wire \mul_ln36_7_reg_1652_reg[31]_i_1_n_2 ;
  wire \mul_ln36_7_reg_1652_reg[31]_i_1_n_3 ;
  wire \mul_ln36_7_reg_1652_reg[31]_i_1_n_4 ;
  wire \mul_ln36_7_reg_1652_reg[31]_i_1_n_5 ;
  wire \mul_ln36_7_reg_1652_reg[31]_i_1_n_6 ;
  wire \mul_ln36_7_reg_1652_reg[31]_i_1_n_7 ;
  wire [31:0]q3;
  wire [31:0]q8;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_7_reg_1652_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q8[31],q8[31],q8[31],q8[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_7_reg_1652[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_7_reg_1652[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_7_reg_1652[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_7_reg_1652[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[23]_i_6 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_7_reg_1652[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[23]_i_7 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_7_reg_1652[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[23]_i_8 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_7_reg_1652[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_7_reg_1652[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_7_reg_1652[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_7_reg_1652[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_7_reg_1652[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[31]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_7_reg_1652[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[31]_i_7 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_7_reg_1652[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[31]_i_8 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_7_reg_1652[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_7_reg_1652[31]_i_9 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_7_reg_1652[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_7_reg_1652_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_7_reg_1652_reg[23]_i_1_n_0 ,\mul_ln36_7_reg_1652_reg[23]_i_1_n_1 ,\mul_ln36_7_reg_1652_reg[23]_i_1_n_2 ,\mul_ln36_7_reg_1652_reg[23]_i_1_n_3 ,\mul_ln36_7_reg_1652_reg[23]_i_1_n_4 ,\mul_ln36_7_reg_1652_reg[23]_i_1_n_5 ,\mul_ln36_7_reg_1652_reg[23]_i_1_n_6 ,\mul_ln36_7_reg_1652_reg[23]_i_1_n_7 }),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[23:16]),
        .S({\mul_ln36_7_reg_1652[23]_i_2_n_0 ,\mul_ln36_7_reg_1652[23]_i_3_n_0 ,\mul_ln36_7_reg_1652[23]_i_4_n_0 ,\mul_ln36_7_reg_1652[23]_i_5_n_0 ,\mul_ln36_7_reg_1652[23]_i_6_n_0 ,\mul_ln36_7_reg_1652[23]_i_7_n_0 ,\mul_ln36_7_reg_1652[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_7_reg_1652_reg[31]_i_1 
       (.CI(\mul_ln36_7_reg_1652_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_7_reg_1652_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_7_reg_1652_reg[31]_i_1_n_1 ,\mul_ln36_7_reg_1652_reg[31]_i_1_n_2 ,\mul_ln36_7_reg_1652_reg[31]_i_1_n_3 ,\mul_ln36_7_reg_1652_reg[31]_i_1_n_4 ,\mul_ln36_7_reg_1652_reg[31]_i_1_n_5 ,\mul_ln36_7_reg_1652_reg[31]_i_1_n_6 ,\mul_ln36_7_reg_1652_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[31:24]),
        .S({\mul_ln36_7_reg_1652[31]_i_2_n_0 ,\mul_ln36_7_reg_1652[31]_i_3_n_0 ,\mul_ln36_7_reg_1652[31]_i_4_n_0 ,\mul_ln36_7_reg_1652[31]_i_5_n_0 ,\mul_ln36_7_reg_1652[31]_i_6_n_0 ,\mul_ln36_7_reg_1652[31]_i_7_n_0 ,\mul_ln36_7_reg_1652[31]_i_8_n_0 ,\mul_ln36_7_reg_1652[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q8[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q3[31],q3[31],q3[31],q3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEB1),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q8[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_29
   (D,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    CEB2,
    ap_clk,
    q2,
    DSP_ALU_INST_0);
  output [31:0]D;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input CEB2;
  input ap_clk;
  input [31:0]q2;
  input [31:0]DSP_ALU_INST_0;

  wire CEB2;
  wire [31:0]D;
  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_9_reg_1657[23]_i_2_n_0 ;
  wire \mul_ln36_9_reg_1657[23]_i_3_n_0 ;
  wire \mul_ln36_9_reg_1657[23]_i_4_n_0 ;
  wire \mul_ln36_9_reg_1657[23]_i_5_n_0 ;
  wire \mul_ln36_9_reg_1657[23]_i_6_n_0 ;
  wire \mul_ln36_9_reg_1657[23]_i_7_n_0 ;
  wire \mul_ln36_9_reg_1657[23]_i_8_n_0 ;
  wire \mul_ln36_9_reg_1657[31]_i_2_n_0 ;
  wire \mul_ln36_9_reg_1657[31]_i_3_n_0 ;
  wire \mul_ln36_9_reg_1657[31]_i_4_n_0 ;
  wire \mul_ln36_9_reg_1657[31]_i_5_n_0 ;
  wire \mul_ln36_9_reg_1657[31]_i_6_n_0 ;
  wire \mul_ln36_9_reg_1657[31]_i_7_n_0 ;
  wire \mul_ln36_9_reg_1657[31]_i_8_n_0 ;
  wire \mul_ln36_9_reg_1657[31]_i_9_n_0 ;
  wire \mul_ln36_9_reg_1657_reg[23]_i_1_n_0 ;
  wire \mul_ln36_9_reg_1657_reg[23]_i_1_n_1 ;
  wire \mul_ln36_9_reg_1657_reg[23]_i_1_n_2 ;
  wire \mul_ln36_9_reg_1657_reg[23]_i_1_n_3 ;
  wire \mul_ln36_9_reg_1657_reg[23]_i_1_n_4 ;
  wire \mul_ln36_9_reg_1657_reg[23]_i_1_n_5 ;
  wire \mul_ln36_9_reg_1657_reg[23]_i_1_n_6 ;
  wire \mul_ln36_9_reg_1657_reg[23]_i_1_n_7 ;
  wire \mul_ln36_9_reg_1657_reg[31]_i_1_n_1 ;
  wire \mul_ln36_9_reg_1657_reg[31]_i_1_n_2 ;
  wire \mul_ln36_9_reg_1657_reg[31]_i_1_n_3 ;
  wire \mul_ln36_9_reg_1657_reg[31]_i_1_n_4 ;
  wire \mul_ln36_9_reg_1657_reg[31]_i_1_n_5 ;
  wire \mul_ln36_9_reg_1657_reg[31]_i_1_n_6 ;
  wire \mul_ln36_9_reg_1657_reg[31]_i_1_n_7 ;
  wire [31:0]q2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_9_reg_1657_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(DSP_ALU_INST),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_9_reg_1657[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_9_reg_1657[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_9_reg_1657[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_9_reg_1657[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[23]_i_6 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_9_reg_1657[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[23]_i_7 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_9_reg_1657[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[23]_i_8 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_9_reg_1657[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_9_reg_1657[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_9_reg_1657[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_9_reg_1657[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_9_reg_1657[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[31]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_9_reg_1657[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[31]_i_7 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_9_reg_1657[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[31]_i_8 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_9_reg_1657[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_9_reg_1657[31]_i_9 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_9_reg_1657[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_9_reg_1657_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_9_reg_1657_reg[23]_i_1_n_0 ,\mul_ln36_9_reg_1657_reg[23]_i_1_n_1 ,\mul_ln36_9_reg_1657_reg[23]_i_1_n_2 ,\mul_ln36_9_reg_1657_reg[23]_i_1_n_3 ,\mul_ln36_9_reg_1657_reg[23]_i_1_n_4 ,\mul_ln36_9_reg_1657_reg[23]_i_1_n_5 ,\mul_ln36_9_reg_1657_reg[23]_i_1_n_6 ,\mul_ln36_9_reg_1657_reg[23]_i_1_n_7 }),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[23:16]),
        .S({\mul_ln36_9_reg_1657[23]_i_2_n_0 ,\mul_ln36_9_reg_1657[23]_i_3_n_0 ,\mul_ln36_9_reg_1657[23]_i_4_n_0 ,\mul_ln36_9_reg_1657[23]_i_5_n_0 ,\mul_ln36_9_reg_1657[23]_i_6_n_0 ,\mul_ln36_9_reg_1657[23]_i_7_n_0 ,\mul_ln36_9_reg_1657[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_9_reg_1657_reg[31]_i_1 
       (.CI(\mul_ln36_9_reg_1657_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_9_reg_1657_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_9_reg_1657_reg[31]_i_1_n_1 ,\mul_ln36_9_reg_1657_reg[31]_i_1_n_2 ,\mul_ln36_9_reg_1657_reg[31]_i_1_n_3 ,\mul_ln36_9_reg_1657_reg[31]_i_1_n_4 ,\mul_ln36_9_reg_1657_reg[31]_i_1_n_5 ,\mul_ln36_9_reg_1657_reg[31]_i_1_n_6 ,\mul_ln36_9_reg_1657_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[31:24]),
        .S({\mul_ln36_9_reg_1657[31]_i_2_n_0 ,\mul_ln36_9_reg_1657[31]_i_3_n_0 ,\mul_ln36_9_reg_1657[31]_i_4_n_0 ,\mul_ln36_9_reg_1657[31]_i_5_n_0 ,\mul_ln36_9_reg_1657[31]_i_6_n_0 ,\mul_ln36_9_reg_1657[31]_i_7_n_0 ,\mul_ln36_9_reg_1657[31]_i_8_n_0 ,\mul_ln36_9_reg_1657[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[31],q2[31],q2[31],q2[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(DSP_ALU_INST),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_30
   (D,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    CEB2,
    ap_clk,
    q1,
    DSP_ALU_INST_0);
  output [31:0]D;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input CEB2;
  input ap_clk;
  input [31:0]q1;
  input [31:0]DSP_ALU_INST_0;

  wire CEB2;
  wire [31:0]D;
  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_11_reg_1662[23]_i_2_n_0 ;
  wire \mul_ln36_11_reg_1662[23]_i_3_n_0 ;
  wire \mul_ln36_11_reg_1662[23]_i_4_n_0 ;
  wire \mul_ln36_11_reg_1662[23]_i_5_n_0 ;
  wire \mul_ln36_11_reg_1662[23]_i_6_n_0 ;
  wire \mul_ln36_11_reg_1662[23]_i_7_n_0 ;
  wire \mul_ln36_11_reg_1662[23]_i_8_n_0 ;
  wire \mul_ln36_11_reg_1662[31]_i_2_n_0 ;
  wire \mul_ln36_11_reg_1662[31]_i_3_n_0 ;
  wire \mul_ln36_11_reg_1662[31]_i_4_n_0 ;
  wire \mul_ln36_11_reg_1662[31]_i_5_n_0 ;
  wire \mul_ln36_11_reg_1662[31]_i_6_n_0 ;
  wire \mul_ln36_11_reg_1662[31]_i_7_n_0 ;
  wire \mul_ln36_11_reg_1662[31]_i_8_n_0 ;
  wire \mul_ln36_11_reg_1662[31]_i_9_n_0 ;
  wire \mul_ln36_11_reg_1662_reg[23]_i_1_n_0 ;
  wire \mul_ln36_11_reg_1662_reg[23]_i_1_n_1 ;
  wire \mul_ln36_11_reg_1662_reg[23]_i_1_n_2 ;
  wire \mul_ln36_11_reg_1662_reg[23]_i_1_n_3 ;
  wire \mul_ln36_11_reg_1662_reg[23]_i_1_n_4 ;
  wire \mul_ln36_11_reg_1662_reg[23]_i_1_n_5 ;
  wire \mul_ln36_11_reg_1662_reg[23]_i_1_n_6 ;
  wire \mul_ln36_11_reg_1662_reg[23]_i_1_n_7 ;
  wire \mul_ln36_11_reg_1662_reg[31]_i_1_n_1 ;
  wire \mul_ln36_11_reg_1662_reg[31]_i_1_n_2 ;
  wire \mul_ln36_11_reg_1662_reg[31]_i_1_n_3 ;
  wire \mul_ln36_11_reg_1662_reg[31]_i_1_n_4 ;
  wire \mul_ln36_11_reg_1662_reg[31]_i_1_n_5 ;
  wire \mul_ln36_11_reg_1662_reg[31]_i_1_n_6 ;
  wire \mul_ln36_11_reg_1662_reg[31]_i_1_n_7 ;
  wire [31:0]q1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_11_reg_1662_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(DSP_ALU_INST),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_11_reg_1662[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_11_reg_1662[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_11_reg_1662[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_11_reg_1662[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[23]_i_6 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_11_reg_1662[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[23]_i_7 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_11_reg_1662[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[23]_i_8 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_11_reg_1662[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_11_reg_1662[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_11_reg_1662[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_11_reg_1662[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_11_reg_1662[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[31]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_11_reg_1662[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[31]_i_7 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_11_reg_1662[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[31]_i_8 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_11_reg_1662[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_11_reg_1662[31]_i_9 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_11_reg_1662[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_11_reg_1662_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_11_reg_1662_reg[23]_i_1_n_0 ,\mul_ln36_11_reg_1662_reg[23]_i_1_n_1 ,\mul_ln36_11_reg_1662_reg[23]_i_1_n_2 ,\mul_ln36_11_reg_1662_reg[23]_i_1_n_3 ,\mul_ln36_11_reg_1662_reg[23]_i_1_n_4 ,\mul_ln36_11_reg_1662_reg[23]_i_1_n_5 ,\mul_ln36_11_reg_1662_reg[23]_i_1_n_6 ,\mul_ln36_11_reg_1662_reg[23]_i_1_n_7 }),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[23:16]),
        .S({\mul_ln36_11_reg_1662[23]_i_2_n_0 ,\mul_ln36_11_reg_1662[23]_i_3_n_0 ,\mul_ln36_11_reg_1662[23]_i_4_n_0 ,\mul_ln36_11_reg_1662[23]_i_5_n_0 ,\mul_ln36_11_reg_1662[23]_i_6_n_0 ,\mul_ln36_11_reg_1662[23]_i_7_n_0 ,\mul_ln36_11_reg_1662[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_11_reg_1662_reg[31]_i_1 
       (.CI(\mul_ln36_11_reg_1662_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_11_reg_1662_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_11_reg_1662_reg[31]_i_1_n_1 ,\mul_ln36_11_reg_1662_reg[31]_i_1_n_2 ,\mul_ln36_11_reg_1662_reg[31]_i_1_n_3 ,\mul_ln36_11_reg_1662_reg[31]_i_1_n_4 ,\mul_ln36_11_reg_1662_reg[31]_i_1_n_5 ,\mul_ln36_11_reg_1662_reg[31]_i_1_n_6 ,\mul_ln36_11_reg_1662_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[31:24]),
        .S({\mul_ln36_11_reg_1662[31]_i_2_n_0 ,\mul_ln36_11_reg_1662[31]_i_3_n_0 ,\mul_ln36_11_reg_1662[31]_i_4_n_0 ,\mul_ln36_11_reg_1662[31]_i_5_n_0 ,\mul_ln36_11_reg_1662[31]_i_6_n_0 ,\mul_ln36_11_reg_1662[31]_i_7_n_0 ,\mul_ln36_11_reg_1662[31]_i_8_n_0 ,\mul_ln36_11_reg_1662[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q1[31],q1[31],q1[31],q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(DSP_ALU_INST),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "mmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_mul_32s_32s_32_2_1_31
   (D,
    DSP_ALU_INST,
    ap_block_pp0_stage0_subdone,
    CEB2,
    ap_clk,
    q0,
    DSP_ALU_INST_0);
  output [31:0]D;
  input DSP_ALU_INST;
  input ap_block_pp0_stage0_subdone;
  input CEB2;
  input ap_clk;
  input [31:0]q0;
  input [31:0]DSP_ALU_INST_0;

  wire CEB2;
  wire [31:0]D;
  wire DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_13_reg_1667[23]_i_2_n_0 ;
  wire \mul_ln36_13_reg_1667[23]_i_3_n_0 ;
  wire \mul_ln36_13_reg_1667[23]_i_4_n_0 ;
  wire \mul_ln36_13_reg_1667[23]_i_5_n_0 ;
  wire \mul_ln36_13_reg_1667[23]_i_6_n_0 ;
  wire \mul_ln36_13_reg_1667[23]_i_7_n_0 ;
  wire \mul_ln36_13_reg_1667[23]_i_8_n_0 ;
  wire \mul_ln36_13_reg_1667[31]_i_2_n_0 ;
  wire \mul_ln36_13_reg_1667[31]_i_3_n_0 ;
  wire \mul_ln36_13_reg_1667[31]_i_4_n_0 ;
  wire \mul_ln36_13_reg_1667[31]_i_5_n_0 ;
  wire \mul_ln36_13_reg_1667[31]_i_6_n_0 ;
  wire \mul_ln36_13_reg_1667[31]_i_7_n_0 ;
  wire \mul_ln36_13_reg_1667[31]_i_8_n_0 ;
  wire \mul_ln36_13_reg_1667[31]_i_9_n_0 ;
  wire \mul_ln36_13_reg_1667_reg[23]_i_1_n_0 ;
  wire \mul_ln36_13_reg_1667_reg[23]_i_1_n_1 ;
  wire \mul_ln36_13_reg_1667_reg[23]_i_1_n_2 ;
  wire \mul_ln36_13_reg_1667_reg[23]_i_1_n_3 ;
  wire \mul_ln36_13_reg_1667_reg[23]_i_1_n_4 ;
  wire \mul_ln36_13_reg_1667_reg[23]_i_1_n_5 ;
  wire \mul_ln36_13_reg_1667_reg[23]_i_1_n_6 ;
  wire \mul_ln36_13_reg_1667_reg[23]_i_1_n_7 ;
  wire \mul_ln36_13_reg_1667_reg[31]_i_1_n_1 ;
  wire \mul_ln36_13_reg_1667_reg[31]_i_1_n_2 ;
  wire \mul_ln36_13_reg_1667_reg[31]_i_1_n_3 ;
  wire \mul_ln36_13_reg_1667_reg[31]_i_1_n_4 ;
  wire \mul_ln36_13_reg_1667_reg[31]_i_1_n_5 ;
  wire \mul_ln36_13_reg_1667_reg[31]_i_1_n_6 ;
  wire \mul_ln36_13_reg_1667_reg[31]_i_1_n_7 ;
  wire [31:0]q0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_buff0_reg_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_ln36_13_reg_1667_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(DSP_ALU_INST),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_buff0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln36_13_reg_1667[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln36_13_reg_1667[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln36_13_reg_1667[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln36_13_reg_1667[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[23]_i_6 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln36_13_reg_1667[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[23]_i_7 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln36_13_reg_1667[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[23]_i_8 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln36_13_reg_1667[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln36_13_reg_1667[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln36_13_reg_1667[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln36_13_reg_1667[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln36_13_reg_1667[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[31]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln36_13_reg_1667[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[31]_i_7 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln36_13_reg_1667[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[31]_i_8 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln36_13_reg_1667[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_13_reg_1667[31]_i_9 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln36_13_reg_1667[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_13_reg_1667_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln36_13_reg_1667_reg[23]_i_1_n_0 ,\mul_ln36_13_reg_1667_reg[23]_i_1_n_1 ,\mul_ln36_13_reg_1667_reg[23]_i_1_n_2 ,\mul_ln36_13_reg_1667_reg[23]_i_1_n_3 ,\mul_ln36_13_reg_1667_reg[23]_i_1_n_4 ,\mul_ln36_13_reg_1667_reg[23]_i_1_n_5 ,\mul_ln36_13_reg_1667_reg[23]_i_1_n_6 ,\mul_ln36_13_reg_1667_reg[23]_i_1_n_7 }),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[23:16]),
        .S({\mul_ln36_13_reg_1667[23]_i_2_n_0 ,\mul_ln36_13_reg_1667[23]_i_3_n_0 ,\mul_ln36_13_reg_1667[23]_i_4_n_0 ,\mul_ln36_13_reg_1667[23]_i_5_n_0 ,\mul_ln36_13_reg_1667[23]_i_6_n_0 ,\mul_ln36_13_reg_1667[23]_i_7_n_0 ,\mul_ln36_13_reg_1667[23]_i_8_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln36_13_reg_1667_reg[31]_i_1 
       (.CI(\mul_ln36_13_reg_1667_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln36_13_reg_1667_reg[31]_i_1_CO_UNCONNECTED [7],\mul_ln36_13_reg_1667_reg[31]_i_1_n_1 ,\mul_ln36_13_reg_1667_reg[31]_i_1_n_2 ,\mul_ln36_13_reg_1667_reg[31]_i_1_n_3 ,\mul_ln36_13_reg_1667_reg[31]_i_1_n_4 ,\mul_ln36_13_reg_1667_reg[31]_i_1_n_5 ,\mul_ln36_13_reg_1667_reg[31]_i_1_n_6 ,\mul_ln36_13_reg_1667_reg[31]_i_1_n_7 }),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[31:24]),
        .S({\mul_ln36_13_reg_1667[31]_i_2_n_0 ,\mul_ln36_13_reg_1667[31]_i_3_n_0 ,\mul_ln36_13_reg_1667[31]_i_4_n_0 ,\mul_ln36_13_reg_1667[31]_i_5_n_0 ,\mul_ln36_13_reg_1667[31]_i_6_n_0 ,\mul_ln36_13_reg_1667[31]_i_7_n_0 ,\mul_ln36_13_reg_1667[31]_i_8_n_0 ,\mul_ln36_13_reg_1667[31]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[31],q0[31],q0[31],q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(DSP_ALU_INST),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_read_input
   (ap_enable_reg_pp0_iter2,
    start_once_reg,
    ready_for_outstanding,
    read_input_U0_m_axi_gmem0_RREADY,
    read_input_U0_ap_idle,
    sel,
    \empty_33_reg_140_reg[30]_0 ,
    Q,
    push,
    ap_sync_read_input_U0_ap_ready,
    int_ap_start_reg,
    mOutPtr18_out,
    \gmem0_addr_read_reg_137_reg[31] ,
    ap_clk,
    ap_rst_n_inv,
    dout,
    gmem0_RVALID,
    inStream1_full_n,
    size_c_full_n,
    ap_loop_init_int_reg,
    ap_start,
    start_once_reg_reg_0,
    start_for_compute_mm_U0_full_n,
    gmem0_ARREADY,
    size,
    pop,
    CO,
    D);
  output ap_enable_reg_pp0_iter2;
  output start_once_reg;
  output ready_for_outstanding;
  output read_input_U0_m_axi_gmem0_RREADY;
  output read_input_U0_ap_idle;
  output sel;
  output [30:0]\empty_33_reg_140_reg[30]_0 ;
  output [0:0]Q;
  output push;
  output ap_sync_read_input_U0_ap_ready;
  output int_ap_start_reg;
  output mOutPtr18_out;
  output [31:0]\gmem0_addr_read_reg_137_reg[31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]dout;
  input gmem0_RVALID;
  input inStream1_full_n;
  input size_c_full_n;
  input ap_loop_init_int_reg;
  input ap_start;
  input start_once_reg_reg_0;
  input start_for_compute_mm_U0_full_n;
  input gmem0_ARREADY;
  input [31:0]size;
  input pop;
  input [0:0]CO;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_10_n_0 ;
  wire \ap_CS_fsm[1]_i_11_n_0 ;
  wire \ap_CS_fsm[1]_i_12_n_0 ;
  wire \ap_CS_fsm[1]_i_13_n_0 ;
  wire \ap_CS_fsm[1]_i_14_n_0 ;
  wire \ap_CS_fsm[1]_i_15_n_0 ;
  wire \ap_CS_fsm[1]_i_16_n_0 ;
  wire \ap_CS_fsm[1]_i_17_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm[1]_i_9_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[36] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[42] ;
  wire \ap_CS_fsm_reg_n_0_[43] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[51] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[56] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[63] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[67] ;
  wire \ap_CS_fsm_reg_n_0_[68] ;
  wire \ap_CS_fsm_reg_n_0_[69] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[70] ;
  wire \ap_CS_fsm_reg_n_0_[71] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire [73:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_read_input_U0_ap_ready;
  wire [32:0]dout;
  wire [30:0]empty_33_reg_140;
  wire \empty_33_reg_140[30]_i_1_n_0 ;
  wire [30:0]\empty_33_reg_140_reg[30]_0 ;
  wire gmem0_ARREADY;
  wire gmem0_RVALID;
  wire [31:0]\gmem0_addr_read_reg_137_reg[31] ;
  wire grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg;
  wire grp_read_input_Pipeline_mem_rd_fu_82_n_5;
  wire grp_read_input_Pipeline_mem_rd_fu_82_n_6;
  wire inStream1_full_n;
  wire int_ap_start_reg;
  wire mOutPtr18_out;
  wire pop;
  wire push;
  wire read_input_U0_ap_idle;
  wire read_input_U0_m_axi_gmem0_RREADY;
  wire ready_for_outstanding;
  wire sel;
  wire [31:0]size;
  wire size_c_full_n;
  wire start_for_compute_mm_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'hF1FF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(start_once_reg),
        .I1(start_for_compute_mm_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(ap_start),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(sel),
        .I1(\ap_CS_fsm[1]_i_2_n_0 ),
        .I2(\ap_CS_fsm[1]_i_3_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .I5(\ap_CS_fsm[1]_i_5_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_0_[32] ),
        .I1(\ap_CS_fsm_reg_n_0_[33] ),
        .I2(\ap_CS_fsm_reg_n_0_[30] ),
        .I3(\ap_CS_fsm_reg_n_0_[31] ),
        .I4(\ap_CS_fsm_reg_n_0_[35] ),
        .I5(\ap_CS_fsm_reg_n_0_[34] ),
        .O(\ap_CS_fsm[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[38] ),
        .I1(\ap_CS_fsm_reg_n_0_[39] ),
        .I2(\ap_CS_fsm_reg_n_0_[36] ),
        .I3(\ap_CS_fsm_reg_n_0_[37] ),
        .I4(\ap_CS_fsm_reg_n_0_[41] ),
        .I5(\ap_CS_fsm_reg_n_0_[40] ),
        .O(\ap_CS_fsm[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .O(\ap_CS_fsm[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(Q),
        .I1(gmem0_ARREADY),
        .O(\ap_CS_fsm[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_0_[20] ),
        .I1(\ap_CS_fsm_reg_n_0_[21] ),
        .I2(\ap_CS_fsm_reg_n_0_[18] ),
        .I3(\ap_CS_fsm_reg_n_0_[19] ),
        .I4(\ap_CS_fsm_reg_n_0_[23] ),
        .I5(\ap_CS_fsm_reg_n_0_[22] ),
        .O(\ap_CS_fsm[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_0_[26] ),
        .I1(\ap_CS_fsm_reg_n_0_[27] ),
        .I2(\ap_CS_fsm_reg_n_0_[24] ),
        .I3(\ap_CS_fsm_reg_n_0_[25] ),
        .I4(\ap_CS_fsm_reg_n_0_[29] ),
        .I5(\ap_CS_fsm_reg_n_0_[28] ),
        .O(\ap_CS_fsm[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[8] ),
        .I1(\ap_CS_fsm_reg_n_0_[9] ),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[7] ),
        .I4(\ap_CS_fsm_reg_n_0_[11] ),
        .I5(\ap_CS_fsm_reg_n_0_[10] ),
        .O(\ap_CS_fsm[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(\ap_CS_fsm_reg_n_0_[14] ),
        .I1(\ap_CS_fsm_reg_n_0_[15] ),
        .I2(\ap_CS_fsm_reg_n_0_[12] ),
        .I3(\ap_CS_fsm_reg_n_0_[13] ),
        .I4(\ap_CS_fsm_reg_n_0_[17] ),
        .I5(\ap_CS_fsm_reg_n_0_[16] ),
        .O(\ap_CS_fsm[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_6_n_0 ),
        .I1(\ap_CS_fsm[1]_i_7_n_0 ),
        .I2(\ap_CS_fsm[1]_i_8_n_0 ),
        .I3(\ap_CS_fsm[1]_i_9_n_0 ),
        .I4(\ap_CS_fsm[1]_i_10_n_0 ),
        .I5(\ap_CS_fsm[1]_i_11_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_12_n_0 ),
        .I1(\ap_CS_fsm[1]_i_13_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm_reg_n_0_[2] ),
        .I5(\ap_CS_fsm_reg_n_0_[3] ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_14_n_0 ),
        .I1(\ap_CS_fsm[1]_i_15_n_0 ),
        .I2(\ap_CS_fsm[1]_i_16_n_0 ),
        .I3(\ap_CS_fsm[1]_i_17_n_0 ),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_0_[68] ),
        .I1(\ap_CS_fsm_reg_n_0_[69] ),
        .I2(\ap_CS_fsm_reg_n_0_[66] ),
        .I3(\ap_CS_fsm_reg_n_0_[67] ),
        .I4(\ap_CS_fsm_reg_n_0_[71] ),
        .I5(\ap_CS_fsm_reg_n_0_[70] ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[50] ),
        .I1(\ap_CS_fsm_reg_n_0_[51] ),
        .I2(\ap_CS_fsm_reg_n_0_[48] ),
        .I3(\ap_CS_fsm_reg_n_0_[49] ),
        .I4(\ap_CS_fsm_reg_n_0_[53] ),
        .I5(\ap_CS_fsm_reg_n_0_[52] ),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_0_[44] ),
        .I1(\ap_CS_fsm_reg_n_0_[45] ),
        .I2(\ap_CS_fsm_reg_n_0_[42] ),
        .I3(\ap_CS_fsm_reg_n_0_[43] ),
        .I4(\ap_CS_fsm_reg_n_0_[47] ),
        .I5(\ap_CS_fsm_reg_n_0_[46] ),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[62] ),
        .I1(\ap_CS_fsm_reg_n_0_[63] ),
        .I2(\ap_CS_fsm_reg_n_0_[60] ),
        .I3(\ap_CS_fsm_reg_n_0_[61] ),
        .I4(\ap_CS_fsm_reg_n_0_[65] ),
        .I5(\ap_CS_fsm_reg_n_0_[64] ),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_0_[56] ),
        .I1(\ap_CS_fsm_reg_n_0_[57] ),
        .I2(\ap_CS_fsm_reg_n_0_[54] ),
        .I3(\ap_CS_fsm_reg_n_0_[55] ),
        .I4(\ap_CS_fsm_reg_n_0_[59] ),
        .I5(\ap_CS_fsm_reg_n_0_[58] ),
        .O(\ap_CS_fsm[1]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(\ap_CS_fsm_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[36] ),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[41] ),
        .Q(\ap_CS_fsm_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[42] ),
        .Q(\ap_CS_fsm_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[43] ),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[44] ),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(\ap_CS_fsm_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[51] ),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(\ap_CS_fsm_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[56] ),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(\ap_CS_fsm_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[63] ),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[66] ),
        .Q(\ap_CS_fsm_reg_n_0_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[67] ),
        .Q(\ap_CS_fsm_reg_n_0_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[68] ),
        .Q(\ap_CS_fsm_reg_n_0_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[69] ),
        .Q(\ap_CS_fsm_reg_n_0_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[70] ),
        .Q(\ap_CS_fsm_reg_n_0_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[71] ),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[73]),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_33_reg_140[30]_i_1 
       (.I0(sel),
        .I1(CO),
        .O(\empty_33_reg_140[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000888000000000)) 
    \empty_33_reg_140[30]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(size_c_full_n),
        .I2(start_once_reg),
        .I3(start_for_compute_mm_U0_full_n),
        .I4(start_once_reg_reg_0),
        .I5(ap_start),
        .O(sel));
  FDRE \empty_33_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[0]),
        .Q(empty_33_reg_140[0]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[10]),
        .Q(empty_33_reg_140[10]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[11]),
        .Q(empty_33_reg_140[11]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[12]),
        .Q(empty_33_reg_140[12]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[13]),
        .Q(empty_33_reg_140[13]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[14]),
        .Q(empty_33_reg_140[14]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[15]),
        .Q(empty_33_reg_140[15]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[16]),
        .Q(empty_33_reg_140[16]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[17]),
        .Q(empty_33_reg_140[17]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[18]),
        .Q(empty_33_reg_140[18]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[19]),
        .Q(empty_33_reg_140[19]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[1]),
        .Q(empty_33_reg_140[1]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[20]),
        .Q(empty_33_reg_140[20]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[21]),
        .Q(empty_33_reg_140[21]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[22]),
        .Q(empty_33_reg_140[22]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[23]),
        .Q(empty_33_reg_140[23]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[24] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[24]),
        .Q(empty_33_reg_140[24]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[25] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[25]),
        .Q(empty_33_reg_140[25]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[26] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[26]),
        .Q(empty_33_reg_140[26]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[27] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[27]),
        .Q(empty_33_reg_140[27]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[28] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[28]),
        .Q(empty_33_reg_140[28]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[29] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[29]),
        .Q(empty_33_reg_140[29]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[2]),
        .Q(empty_33_reg_140[2]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[30] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[30]),
        .Q(empty_33_reg_140[30]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[3]),
        .Q(empty_33_reg_140[3]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[4]),
        .Q(empty_33_reg_140[4]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[5]),
        .Q(empty_33_reg_140[5]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[6]),
        .Q(empty_33_reg_140[6]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[7]),
        .Q(empty_33_reg_140[7]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[8]),
        .Q(empty_33_reg_140[8]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  FDRE \empty_33_reg_140_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(size[9]),
        .Q(empty_33_reg_140[9]),
        .R(\empty_33_reg_140[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFFFFFFFFFFFFF)) 
    empty_n_i_2__16
       (.I0(ap_start),
        .I1(start_once_reg_reg_0),
        .I2(start_for_compute_mm_U0_full_n),
        .I3(start_once_reg),
        .I4(size_c_full_n),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(int_ap_start_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_read_input_Pipeline_mem_rd grp_read_input_Pipeline_mem_rd_fu_82
       (.D({ap_NS_fsm[73],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state74,ap_CS_fsm_state73,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm[0]_i_2_n_0 ),
        .\ap_CS_fsm_reg[73] (grp_read_input_Pipeline_mem_rd_fu_82_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_1(grp_read_input_Pipeline_mem_rd_fu_82_n_5),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_read_input_U0_ap_ready(ap_sync_read_input_U0_ap_ready),
        .dout(dout),
        .gmem0_RVALID(gmem0_RVALID),
        .\gmem0_addr_read_reg_137_reg[31]_0 (\gmem0_addr_read_reg_137_reg[31] ),
        .grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .inStream1_full_n(inStream1_full_n),
        .push(push),
        .read_input_U0_m_axi_gmem0_RREADY(read_input_U0_m_axi_gmem0_RREADY),
        .ready_for_outstanding(ready_for_outstanding),
        .size(size),
        .size_c_full_n(size_c_full_n),
        .start_for_compute_mm_U0_full_n(start_for_compute_mm_U0_full_n),
        .start_once_reg_reg(start_once_reg_reg_0),
        .start_once_reg_reg_0(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_read_input_Pipeline_mem_rd_fu_82_n_5),
        .Q(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDDDF0000)) 
    int_ap_idle_i_5
       (.I0(ap_start),
        .I1(start_once_reg_reg_0),
        .I2(start_for_compute_mm_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(read_input_U0_ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \mOutPtr[1]_i_4 
       (.I0(start_once_reg),
        .I1(start_for_compute_mm_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(ap_start),
        .I4(pop),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][64]_srl32_i_1 
       (.I0(empty_33_reg_140[0]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][65]_srl32_i_1 
       (.I0(empty_33_reg_140[1]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][66]_srl32_i_1 
       (.I0(empty_33_reg_140[2]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][67]_srl32_i_1 
       (.I0(empty_33_reg_140[3]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][68]_srl32_i_1 
       (.I0(empty_33_reg_140[4]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][69]_srl32_i_1 
       (.I0(empty_33_reg_140[5]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][70]_srl32_i_1 
       (.I0(empty_33_reg_140[6]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][71]_srl32_i_1 
       (.I0(empty_33_reg_140[7]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][72]_srl32_i_1 
       (.I0(empty_33_reg_140[8]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][73]_srl32_i_1 
       (.I0(empty_33_reg_140[9]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][74]_srl32_i_1 
       (.I0(empty_33_reg_140[10]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][75]_srl32_i_1 
       (.I0(empty_33_reg_140[11]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][76]_srl32_i_1 
       (.I0(empty_33_reg_140[12]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][77]_srl32_i_1 
       (.I0(empty_33_reg_140[13]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][78]_srl32_i_1 
       (.I0(empty_33_reg_140[14]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][79]_srl32_i_1 
       (.I0(empty_33_reg_140[15]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][80]_srl32_i_1 
       (.I0(empty_33_reg_140[16]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][81]_srl32_i_1 
       (.I0(empty_33_reg_140[17]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][82]_srl32_i_1 
       (.I0(empty_33_reg_140[18]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][83]_srl32_i_1 
       (.I0(empty_33_reg_140[19]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][84]_srl32_i_1 
       (.I0(empty_33_reg_140[20]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][85]_srl32_i_1 
       (.I0(empty_33_reg_140[21]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][86]_srl32_i_1 
       (.I0(empty_33_reg_140[22]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][87]_srl32_i_1 
       (.I0(empty_33_reg_140[23]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][88]_srl32_i_1 
       (.I0(empty_33_reg_140[24]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][89]_srl32_i_1 
       (.I0(empty_33_reg_140[25]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][90]_srl32_i_1 
       (.I0(empty_33_reg_140[26]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][91]_srl32_i_1 
       (.I0(empty_33_reg_140[27]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][92]_srl32_i_1 
       (.I0(empty_33_reg_140[28]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][93]_srl32_i_1 
       (.I0(empty_33_reg_140[29]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][94]_srl32_i_1 
       (.I0(empty_33_reg_140[30]),
        .I1(gmem0_ARREADY),
        .I2(Q),
        .O(\empty_33_reg_140_reg[30]_0 [30]));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_read_input_Pipeline_mem_rd_fu_82_n_6),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_read_input_1
   (ap_loop_init,
    ap_rst_n_inv_reg,
    pop,
    push,
    ready_for_outstanding,
    empty_n_reg,
    Q,
    push_0,
    ap_sync_ready,
    ap_idle,
    ap_sync_read_input_1_U0_ap_ready,
    in,
    \gmem1_addr_read_reg_205_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    gmem1_ARREADY,
    gmem1_RVALID,
    dout_vld_reg,
    DOUTPADOUTP,
    ap_start,
    ap_sync_reg_read_input_1_U0_ap_ready,
    inStream2_full_n,
    size,
    DI,
    S,
    ap_sync_read_input_U0_ap_ready,
    ap_sync_entry_proc_U0_ap_ready,
    read_input_U0_ap_idle,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    \zext_ln12_reg_196_reg[30]_0 ,
    D,
    \gmem1_addr_read_reg_205_reg[31]_1 );
  output ap_loop_init;
  output ap_rst_n_inv_reg;
  output pop;
  output push;
  output ready_for_outstanding;
  output empty_n_reg;
  output [0:0]Q;
  output push_0;
  output ap_sync_ready;
  output ap_idle;
  output ap_sync_read_input_1_U0_ap_ready;
  output [92:0]in;
  output [31:0]\gmem1_addr_read_reg_205_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem1_ARREADY;
  input gmem1_RVALID;
  input dout_vld_reg;
  input [0:0]DOUTPADOUTP;
  input ap_start;
  input ap_sync_reg_read_input_1_U0_ap_ready;
  input inStream2_full_n;
  input [30:0]size;
  input [0:0]DI;
  input [0:0]S;
  input ap_sync_read_input_U0_ap_ready;
  input ap_sync_entry_proc_U0_ap_ready;
  input read_input_U0_ap_idle;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input [0:0]\zext_ln12_reg_196_reg[30]_0 ;
  input [61:0]D;
  input [31:0]\gmem1_addr_read_reg_205_reg[31]_1 ;

  wire [61:0]D;
  wire [0:0]DI;
  wire [0:0]DOUTPADOUTP;
  wire [0:0]Q;
  wire [0:0]S;
  wire \SRL_SIG[0][31]_i_2_n_0 ;
  wire [30:0]add_ln12_fu_172_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_n_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter24;
  wire ap_enable_reg_pp0_iter25;
  wire ap_enable_reg_pp0_iter26;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter28;
  wire ap_enable_reg_pp0_iter29;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter30;
  wire ap_enable_reg_pp0_iter31;
  wire ap_enable_reg_pp0_iter32;
  wire ap_enable_reg_pp0_iter33;
  wire ap_enable_reg_pp0_iter34;
  wire ap_enable_reg_pp0_iter35;
  wire ap_enable_reg_pp0_iter36;
  wire ap_enable_reg_pp0_iter37;
  wire ap_enable_reg_pp0_iter38;
  wire ap_enable_reg_pp0_iter39;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter40;
  wire ap_enable_reg_pp0_iter41;
  wire ap_enable_reg_pp0_iter42;
  wire ap_enable_reg_pp0_iter43;
  wire ap_enable_reg_pp0_iter44;
  wire ap_enable_reg_pp0_iter45;
  wire ap_enable_reg_pp0_iter46;
  wire ap_enable_reg_pp0_iter47;
  wire ap_enable_reg_pp0_iter48;
  wire ap_enable_reg_pp0_iter49;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter50;
  wire ap_enable_reg_pp0_iter51;
  wire ap_enable_reg_pp0_iter52;
  wire ap_enable_reg_pp0_iter53;
  wire ap_enable_reg_pp0_iter54;
  wire ap_enable_reg_pp0_iter55;
  wire ap_enable_reg_pp0_iter56;
  wire ap_enable_reg_pp0_iter57;
  wire ap_enable_reg_pp0_iter58;
  wire ap_enable_reg_pp0_iter59;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter60;
  wire ap_enable_reg_pp0_iter61;
  wire ap_enable_reg_pp0_iter62;
  wire ap_enable_reg_pp0_iter63;
  wire ap_enable_reg_pp0_iter64;
  wire ap_enable_reg_pp0_iter65;
  wire ap_enable_reg_pp0_iter66;
  wire ap_enable_reg_pp0_iter67;
  wire ap_enable_reg_pp0_iter68;
  wire ap_enable_reg_pp0_iter69;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter70;
  wire ap_enable_reg_pp0_iter71;
  wire ap_enable_reg_pp0_iter72;
  wire ap_enable_reg_pp0_iter73;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_idle;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_start;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_read_input_1_U0_ap_ready;
  wire ap_sync_read_input_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_read_input_1_U0_ap_ready;
  wire dout_vld_i_2__0_n_0;
  wire dout_vld_i_3_n_0;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire \first_iter_0_reg_100_reg_n_0_[0] ;
  wire flow_control_loop_pipe_U_n_1;
  wire flow_control_loop_pipe_U_n_2;
  wire flow_control_loop_pipe_U_n_3;
  wire flow_control_loop_pipe_U_n_39;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [31:0]\gmem1_addr_read_reg_205_reg[31]_0 ;
  wire [31:0]\gmem1_addr_read_reg_205_reg[31]_1 ;
  wire i_fu_66;
  wire \i_fu_66_reg_n_0_[0] ;
  wire \i_fu_66_reg_n_0_[10] ;
  wire \i_fu_66_reg_n_0_[11] ;
  wire \i_fu_66_reg_n_0_[12] ;
  wire \i_fu_66_reg_n_0_[13] ;
  wire \i_fu_66_reg_n_0_[14] ;
  wire \i_fu_66_reg_n_0_[15] ;
  wire \i_fu_66_reg_n_0_[16] ;
  wire \i_fu_66_reg_n_0_[17] ;
  wire \i_fu_66_reg_n_0_[18] ;
  wire \i_fu_66_reg_n_0_[19] ;
  wire \i_fu_66_reg_n_0_[1] ;
  wire \i_fu_66_reg_n_0_[20] ;
  wire \i_fu_66_reg_n_0_[21] ;
  wire \i_fu_66_reg_n_0_[22] ;
  wire \i_fu_66_reg_n_0_[23] ;
  wire \i_fu_66_reg_n_0_[24] ;
  wire \i_fu_66_reg_n_0_[25] ;
  wire \i_fu_66_reg_n_0_[26] ;
  wire \i_fu_66_reg_n_0_[27] ;
  wire \i_fu_66_reg_n_0_[28] ;
  wire \i_fu_66_reg_n_0_[29] ;
  wire \i_fu_66_reg_n_0_[2] ;
  wire \i_fu_66_reg_n_0_[3] ;
  wire \i_fu_66_reg_n_0_[4] ;
  wire \i_fu_66_reg_n_0_[5] ;
  wire \i_fu_66_reg_n_0_[6] ;
  wire \i_fu_66_reg_n_0_[7] ;
  wire \i_fu_66_reg_n_0_[8] ;
  wire \i_fu_66_reg_n_0_[9] ;
  wire icmp_ln12_1_fu_166_p2;
  wire icmp_ln12_1_reg_201;
  wire \icmp_ln12_1_reg_201_pp0_iter32_reg_reg[0]_srl32_n_1 ;
  wire \icmp_ln12_1_reg_201_pp0_iter64_reg_reg[0]_srl32_n_1 ;
  wire \icmp_ln12_1_reg_201_pp0_iter70_reg_reg[0]_srl6_n_0 ;
  wire icmp_ln12_1_reg_201_pp0_iter71_reg;
  wire icmp_ln12_1_reg_201_pp0_iter72_reg;
  wire [92:0]in;
  wire inStream2_full_n;
  wire int_ap_idle_i_10_n_0;
  wire int_ap_idle_i_11_n_0;
  wire int_ap_idle_i_12_n_0;
  wire int_ap_idle_i_13_n_0;
  wire int_ap_idle_i_14_n_0;
  wire int_ap_idle_i_15_n_0;
  wire int_ap_idle_i_16_n_0;
  wire int_ap_idle_i_17_n_0;
  wire int_ap_idle_i_18_n_0;
  wire int_ap_idle_i_19_n_0;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_idle_i_3_n_0;
  wire int_ap_idle_i_4_n_0;
  wire int_ap_idle_i_8_n_0;
  wire int_ap_idle_i_9_n_0;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire read_input_U0_ap_idle;
  wire ready_for_outstanding;
  wire [30:0]size;
  wire \zext_ln12_reg_196[30]_i_1_n_0 ;
  wire [0:0]\zext_ln12_reg_196_reg[30]_0 ;
  wire \NLW_icmp_ln12_1_reg_201_pp0_iter32_reg_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_icmp_ln12_1_reg_201_pp0_iter64_reg_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_icmp_ln12_1_reg_201_pp0_iter70_reg_reg[0]_srl6_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(dout_vld_i_2__0_n_0),
        .I1(ap_enable_reg_pp0_iter73),
        .I2(icmp_ln12_1_reg_201_pp0_iter72_reg),
        .I3(inStream2_full_n),
        .I4(\SRL_SIG[0][31]_i_2_n_0 ),
        .O(push_0));
  LUT3 #(
    .INIT(8'hDF)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(ap_enable_reg_pp0_iter72),
        .I1(gmem1_RVALID),
        .I2(icmp_ln12_1_reg_201_pp0_iter71_reg),
        .O(\SRL_SIG[0][31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10_reg_n_0),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_U_n_39),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter21),
        .Q(ap_enable_reg_pp0_iter22),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter22),
        .Q(ap_enable_reg_pp0_iter23),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter24_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter23),
        .Q(ap_enable_reg_pp0_iter24),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter25_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter24),
        .Q(ap_enable_reg_pp0_iter25),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter26_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter25),
        .Q(ap_enable_reg_pp0_iter26),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter27_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter26),
        .Q(ap_enable_reg_pp0_iter27),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter28_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter27),
        .Q(ap_enable_reg_pp0_iter28),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter29_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter28),
        .Q(ap_enable_reg_pp0_iter29),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter30_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter29),
        .Q(ap_enable_reg_pp0_iter30),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter31_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter30),
        .Q(ap_enable_reg_pp0_iter31),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter32_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter31),
        .Q(ap_enable_reg_pp0_iter32),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter33_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter32),
        .Q(ap_enable_reg_pp0_iter33),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter34_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter33),
        .Q(ap_enable_reg_pp0_iter34),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter35_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter34),
        .Q(ap_enable_reg_pp0_iter35),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter36_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter35),
        .Q(ap_enable_reg_pp0_iter36),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter37_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter36),
        .Q(ap_enable_reg_pp0_iter37),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter38_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter37),
        .Q(ap_enable_reg_pp0_iter38),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter39_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter38),
        .Q(ap_enable_reg_pp0_iter39),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter40_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter39),
        .Q(ap_enable_reg_pp0_iter40),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter41_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter40),
        .Q(ap_enable_reg_pp0_iter41),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter42_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter41),
        .Q(ap_enable_reg_pp0_iter42),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter43_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter42),
        .Q(ap_enable_reg_pp0_iter43),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter44_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter43),
        .Q(ap_enable_reg_pp0_iter44),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter45_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter44),
        .Q(ap_enable_reg_pp0_iter45),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter46_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter45),
        .Q(ap_enable_reg_pp0_iter46),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter47_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter46),
        .Q(ap_enable_reg_pp0_iter47),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter48_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter47),
        .Q(ap_enable_reg_pp0_iter48),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter49_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter48),
        .Q(ap_enable_reg_pp0_iter49),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter50_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter49),
        .Q(ap_enable_reg_pp0_iter50),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter51_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter50),
        .Q(ap_enable_reg_pp0_iter51),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter52_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter51),
        .Q(ap_enable_reg_pp0_iter52),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter53_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter52),
        .Q(ap_enable_reg_pp0_iter53),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter54_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter53),
        .Q(ap_enable_reg_pp0_iter54),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter55_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter54),
        .Q(ap_enable_reg_pp0_iter55),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter56_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter55),
        .Q(ap_enable_reg_pp0_iter56),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter57_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter56),
        .Q(ap_enable_reg_pp0_iter57),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter58_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter57),
        .Q(ap_enable_reg_pp0_iter58),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter59_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter58),
        .Q(ap_enable_reg_pp0_iter59),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter60_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter59),
        .Q(ap_enable_reg_pp0_iter60),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter61_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter60),
        .Q(ap_enable_reg_pp0_iter61),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter62_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter61),
        .Q(ap_enable_reg_pp0_iter62),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter63_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter62),
        .Q(ap_enable_reg_pp0_iter63),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter64_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter63),
        .Q(ap_enable_reg_pp0_iter64),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter65_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter64),
        .Q(ap_enable_reg_pp0_iter65),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter66_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter65),
        .Q(ap_enable_reg_pp0_iter66),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter67_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter66),
        .Q(ap_enable_reg_pp0_iter67),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter68_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter67),
        .Q(ap_enable_reg_pp0_iter68),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter69_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter68),
        .Q(ap_enable_reg_pp0_iter69),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter70_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter69),
        .Q(ap_enable_reg_pp0_iter70),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter71_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter70),
        .Q(ap_enable_reg_pp0_iter71),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter72_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter71),
        .Q(ap_enable_reg_pp0_iter72),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter73_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter72),
        .Q(ap_enable_reg_pp0_iter73),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBAFAFAFAFAFAFAFA)) 
    dout_vld_i_1__12
       (.I0(dout_vld_reg),
        .I1(dout_vld_i_2__0_n_0),
        .I2(gmem1_RVALID),
        .I3(ap_enable_reg_pp0_iter72),
        .I4(icmp_ln12_1_reg_201_pp0_iter71_reg),
        .I5(dout_vld_i_3_n_0),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    dout_vld_i_2__0
       (.I0(\first_iter_0_reg_100_reg_n_0_[0] ),
        .I1(gmem1_ARREADY),
        .I2(ap_enable_reg_pp0_iter1),
        .O(dout_vld_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    dout_vld_i_3
       (.I0(icmp_ln12_1_reg_201_pp0_iter72_reg),
        .I1(ap_enable_reg_pp0_iter73),
        .I2(inStream2_full_n),
        .O(dout_vld_i_3_n_0));
  FDRE \first_iter_0_reg_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_U_n_1),
        .Q(\first_iter_0_reg_100_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe flow_control_loop_pipe_U
       (.CO(icmp_ln12_1_fu_166_p2),
        .D(add_ln12_fu_172_p2),
        .DI(DI),
        .E(i_fu_66),
        .Q({Q,\i_fu_66_reg_n_0_[29] ,\i_fu_66_reg_n_0_[28] ,\i_fu_66_reg_n_0_[27] ,\i_fu_66_reg_n_0_[26] ,\i_fu_66_reg_n_0_[25] ,\i_fu_66_reg_n_0_[24] ,\i_fu_66_reg_n_0_[23] ,\i_fu_66_reg_n_0_[22] ,\i_fu_66_reg_n_0_[21] ,\i_fu_66_reg_n_0_[20] ,\i_fu_66_reg_n_0_[19] ,\i_fu_66_reg_n_0_[18] ,\i_fu_66_reg_n_0_[17] ,\i_fu_66_reg_n_0_[16] ,\i_fu_66_reg_n_0_[15] ,\i_fu_66_reg_n_0_[14] ,\i_fu_66_reg_n_0_[13] ,\i_fu_66_reg_n_0_[12] ,\i_fu_66_reg_n_0_[11] ,\i_fu_66_reg_n_0_[10] ,\i_fu_66_reg_n_0_[9] ,\i_fu_66_reg_n_0_[8] ,\i_fu_66_reg_n_0_[7] ,\i_fu_66_reg_n_0_[6] ,\i_fu_66_reg_n_0_[5] ,\i_fu_66_reg_n_0_[4] ,\i_fu_66_reg_n_0_[3] ,\i_fu_66_reg_n_0_[2] ,\i_fu_66_reg_n_0_[1] ,\i_fu_66_reg_n_0_[0] }),
        .S(S),
        .SR(flow_control_loop_pipe_U_n_3),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter72(ap_enable_reg_pp0_iter72),
        .ap_enable_reg_pp0_iter73(ap_enable_reg_pp0_iter73),
        .ap_loop_init_reg_0(ap_loop_init),
        .ap_loop_init_reg_1(flow_control_loop_pipe_U_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(flow_control_loop_pipe_U_n_39),
        .ap_start(ap_start),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_read_input_1_U0_ap_ready(ap_sync_read_input_1_U0_ap_ready),
        .ap_sync_read_input_U0_ap_ready(ap_sync_read_input_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_read_input_1_U0_ap_ready(ap_sync_reg_read_input_1_U0_ap_ready),
        .\first_iter_0_reg_100_reg[0] (\first_iter_0_reg_100_reg_n_0_[0] ),
        .full_n_reg(flow_control_loop_pipe_U_n_2),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .\i_fu_66_reg[0] (dout_vld_i_2__0_n_0),
        .icmp_ln12_1_reg_201(icmp_ln12_1_reg_201),
        .icmp_ln12_1_reg_201_pp0_iter71_reg(icmp_ln12_1_reg_201_pp0_iter71_reg),
        .icmp_ln12_1_reg_201_pp0_iter72_reg(icmp_ln12_1_reg_201_pp0_iter72_reg),
        .inStream2_full_n(inStream2_full_n),
        .size(size[29:0]));
  LUT5 #(
    .INIT(32'hA2000000)) 
    \gmem1_addr_read_reg_205[31]_i_1 
       (.I0(dout_vld_i_3_n_0),
        .I1(ap_enable_reg_pp0_iter72),
        .I2(gmem1_RVALID),
        .I3(icmp_ln12_1_reg_201_pp0_iter71_reg),
        .I4(dout_vld_i_2__0_n_0),
        .O(p_1_in));
  FDRE \gmem1_addr_read_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [0]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[10] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [10]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[11] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [11]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[12] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [12]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[13] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [13]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[14] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [14]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[15] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [15]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[16] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [16]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[17] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [17]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[18] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [18]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[19] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [19]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [1]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[20] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [20]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[21] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [21]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[22] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [22]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[23] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [23]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[24] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [24]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[25] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [25]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[26] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [26]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[27] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [27]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[28] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [28]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[29] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [29]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [2]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[30] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [30]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[31] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [31]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [3]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [4]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [5]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [6]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [7]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[8] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [8]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_205_reg[9] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\gmem1_addr_read_reg_205_reg[31]_1 [9]),
        .Q(\gmem1_addr_read_reg_205_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[32]),
        .Q(in[32]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[33]),
        .Q(in[33]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[34]),
        .Q(in[34]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[35]),
        .Q(in[35]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[36]),
        .Q(in[36]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[37]),
        .Q(in[37]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[38]),
        .Q(in[38]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[39]),
        .Q(in[39]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[40]),
        .Q(in[40]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[41]),
        .Q(in[41]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[42]),
        .Q(in[42]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[43]),
        .Q(in[43]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[44]),
        .Q(in[44]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[45]),
        .Q(in[45]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[46]),
        .Q(in[46]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[47]),
        .Q(in[47]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[48]),
        .Q(in[48]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[49]),
        .Q(in[49]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[50]),
        .Q(in[50]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[51]),
        .Q(in[51]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[52]),
        .Q(in[52]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[53]),
        .Q(in[53]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[54]),
        .Q(in[54]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[55]),
        .Q(in[55]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[56]),
        .Q(in[56]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[57]),
        .Q(in[57]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[58]),
        .Q(in[58]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[59]),
        .Q(in[59]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[60]),
        .Q(in[60]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[61]),
        .Q(in[61]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[9]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \i_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[0]),
        .Q(\i_fu_66_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[10]),
        .Q(\i_fu_66_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[11]),
        .Q(\i_fu_66_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[12]),
        .Q(\i_fu_66_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[13]),
        .Q(\i_fu_66_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[14]),
        .Q(\i_fu_66_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[15]),
        .Q(\i_fu_66_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[16]),
        .Q(\i_fu_66_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[17]),
        .Q(\i_fu_66_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[18]),
        .Q(\i_fu_66_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[19]),
        .Q(\i_fu_66_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[1]),
        .Q(\i_fu_66_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[20]),
        .Q(\i_fu_66_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[21]),
        .Q(\i_fu_66_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[22]),
        .Q(\i_fu_66_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[23]),
        .Q(\i_fu_66_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[24]),
        .Q(\i_fu_66_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[25]),
        .Q(\i_fu_66_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[26]),
        .Q(\i_fu_66_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[27]),
        .Q(\i_fu_66_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[28]),
        .Q(\i_fu_66_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[29]),
        .Q(\i_fu_66_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[2]),
        .Q(\i_fu_66_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[30]),
        .Q(Q),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[3]),
        .Q(\i_fu_66_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[4]),
        .Q(\i_fu_66_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[5]),
        .Q(\i_fu_66_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[6]),
        .Q(\i_fu_66_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[7]),
        .Q(\i_fu_66_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[8]),
        .Q(\i_fu_66_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_U_n_3));
  FDRE \i_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_66),
        .D(add_ln12_fu_172_p2[9]),
        .Q(\i_fu_66_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_U_n_3));
  LUT4 #(
    .INIT(16'h00DF)) 
    \icmp_ln12_1_reg_201[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem1_ARREADY),
        .I2(\first_iter_0_reg_100_reg_n_0_[0] ),
        .I3(flow_control_loop_pipe_U_n_2),
        .O(ap_block_pp0_stage0_subdone));
  (* srl_bus_name = "inst/\\read_input_1_U0/icmp_ln12_1_reg_201_pp0_iter32_reg_reg " *) 
  (* srl_name = "inst/\\read_input_1_U0/icmp_ln12_1_reg_201_pp0_iter32_reg_reg[0]_srl32 " *) 
  SRLC32E \icmp_ln12_1_reg_201_pp0_iter32_reg_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln12_1_reg_201),
        .Q(\NLW_icmp_ln12_1_reg_201_pp0_iter32_reg_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\icmp_ln12_1_reg_201_pp0_iter32_reg_reg[0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\read_input_1_U0/icmp_ln12_1_reg_201_pp0_iter64_reg_reg " *) 
  (* srl_name = "inst/\\read_input_1_U0/icmp_ln12_1_reg_201_pp0_iter64_reg_reg[0]_srl32 " *) 
  SRLC32E \icmp_ln12_1_reg_201_pp0_iter64_reg_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln12_1_reg_201_pp0_iter32_reg_reg[0]_srl32_n_1 ),
        .Q(\NLW_icmp_ln12_1_reg_201_pp0_iter64_reg_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\icmp_ln12_1_reg_201_pp0_iter64_reg_reg[0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\read_input_1_U0/icmp_ln12_1_reg_201_pp0_iter70_reg_reg " *) 
  (* srl_name = "inst/\\read_input_1_U0/icmp_ln12_1_reg_201_pp0_iter70_reg_reg[0]_srl6 " *) 
  SRLC32E \icmp_ln12_1_reg_201_pp0_iter70_reg_reg[0]_srl6 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln12_1_reg_201_pp0_iter64_reg_reg[0]_srl32_n_1 ),
        .Q(\icmp_ln12_1_reg_201_pp0_iter70_reg_reg[0]_srl6_n_0 ),
        .Q31(\NLW_icmp_ln12_1_reg_201_pp0_iter70_reg_reg[0]_srl6_Q31_UNCONNECTED ));
  FDRE \icmp_ln12_1_reg_201_pp0_iter71_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln12_1_reg_201_pp0_iter70_reg_reg[0]_srl6_n_0 ),
        .Q(icmp_ln12_1_reg_201_pp0_iter71_reg),
        .R(1'b0));
  FDRE \icmp_ln12_1_reg_201_pp0_iter72_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln12_1_reg_201_pp0_iter71_reg),
        .Q(icmp_ln12_1_reg_201_pp0_iter72_reg),
        .R(1'b0));
  FDRE \icmp_ln12_1_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln12_1_fu_166_p2),
        .Q(icmp_ln12_1_reg_201),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(int_ap_idle_i_3_n_0),
        .I2(int_ap_idle_i_4_n_0),
        .I3(read_input_U0_ap_idle),
        .I4(int_ap_idle_reg),
        .I5(int_ap_idle_reg_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_10
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(ap_enable_reg_pp0_iter14),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(ap_enable_reg_pp0_iter16),
        .I5(ap_enable_reg_pp0_iter15),
        .O(int_ap_idle_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_11
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(ap_enable_reg_pp0_iter10_reg_n_0),
        .I5(ap_enable_reg_pp0_iter9),
        .O(int_ap_idle_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_12
       (.I0(ap_enable_reg_pp0_iter54),
        .I1(ap_enable_reg_pp0_iter55),
        .I2(ap_enable_reg_pp0_iter52),
        .I3(ap_enable_reg_pp0_iter53),
        .I4(ap_enable_reg_pp0_iter57),
        .I5(ap_enable_reg_pp0_iter56),
        .O(int_ap_idle_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_13
       (.I0(ap_enable_reg_pp0_iter60),
        .I1(ap_enable_reg_pp0_iter61),
        .I2(ap_enable_reg_pp0_iter40),
        .I3(ap_enable_reg_pp0_iter59),
        .I4(ap_enable_reg_pp0_iter63),
        .I5(ap_enable_reg_pp0_iter62),
        .O(int_ap_idle_i_13_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_14
       (.I0(ap_enable_reg_pp0_iter24),
        .I1(ap_enable_reg_pp0_iter23),
        .I2(ap_enable_reg_pp0_iter72),
        .I3(ap_enable_reg_pp0_iter25),
        .O(int_ap_idle_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_15
       (.I0(ap_enable_reg_pp0_iter19),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(ap_enable_reg_pp0_iter18),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(ap_enable_reg_pp0_iter21),
        .O(int_ap_idle_i_15_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_16
       (.I0(ap_enable_reg_pp0_iter48),
        .I1(ap_enable_reg_pp0_iter49),
        .I2(ap_enable_reg_pp0_iter46),
        .I3(ap_enable_reg_pp0_iter47),
        .I4(ap_enable_reg_pp0_iter51),
        .I5(ap_enable_reg_pp0_iter50),
        .O(int_ap_idle_i_16_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_17
       (.I0(ap_enable_reg_pp0_iter42),
        .I1(ap_enable_reg_pp0_iter43),
        .I2(ap_enable_reg_pp0_iter37),
        .I3(ap_enable_reg_pp0_iter41),
        .I4(ap_enable_reg_pp0_iter45),
        .I5(ap_enable_reg_pp0_iter44),
        .O(int_ap_idle_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_18
       (.I0(ap_enable_reg_pp0_iter36),
        .I1(ap_enable_reg_pp0_iter28),
        .I2(ap_enable_reg_pp0_iter34),
        .I3(ap_enable_reg_pp0_iter35),
        .I4(ap_enable_reg_pp0_iter39),
        .I5(ap_enable_reg_pp0_iter38),
        .O(int_ap_idle_i_18_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_19
       (.I0(ap_enable_reg_pp0_iter30),
        .I1(ap_enable_reg_pp0_iter31),
        .I2(ap_enable_reg_pp0_iter27),
        .I3(ap_enable_reg_pp0_iter29),
        .I4(ap_enable_reg_pp0_iter33),
        .I5(ap_enable_reg_pp0_iter32),
        .O(int_ap_idle_i_19_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_8_n_0),
        .I1(int_ap_idle_i_9_n_0),
        .I2(int_ap_idle_i_10_n_0),
        .I3(int_ap_idle_i_11_n_0),
        .I4(int_ap_idle_i_12_n_0),
        .I5(int_ap_idle_i_13_n_0),
        .O(int_ap_idle_i_2_n_0));
  LUT5 #(
    .INIT(32'h45000000)) 
    int_ap_idle_i_3
       (.I0(ap_enable_reg_pp0_iter73),
        .I1(ap_sync_reg_read_input_1_U0_ap_ready),
        .I2(ap_start),
        .I3(int_ap_idle_i_14_n_0),
        .I4(int_ap_idle_i_15_n_0),
        .O(int_ap_idle_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_ap_idle_i_4
       (.I0(int_ap_idle_i_16_n_0),
        .I1(int_ap_idle_i_17_n_0),
        .I2(int_ap_idle_i_18_n_0),
        .I3(int_ap_idle_i_19_n_0),
        .I4(ap_enable_reg_pp0_iter64),
        .I5(ap_enable_reg_pp0_iter26),
        .O(int_ap_idle_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_8
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter70),
        .I3(ap_enable_reg_pp0_iter71),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter3),
        .O(int_ap_idle_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_9
       (.I0(ap_enable_reg_pp0_iter66),
        .I1(ap_enable_reg_pp0_iter67),
        .I2(ap_enable_reg_pp0_iter58),
        .I3(ap_enable_reg_pp0_iter65),
        .I4(ap_enable_reg_pp0_iter69),
        .I5(ap_enable_reg_pp0_iter68),
        .O(int_ap_idle_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mem_reg[67][0]_srl32_i_1 
       (.I0(flow_control_loop_pipe_U_n_2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem1_ARREADY),
        .I3(\first_iter_0_reg_100_reg_n_0_[0] ),
        .O(push));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(pop),
        .O(ap_rst_n_inv_reg));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    mem_reg_i_4__1
       (.I0(dout_vld_i_3_n_0),
        .I1(icmp_ln12_1_reg_201_pp0_iter71_reg),
        .I2(ap_enable_reg_pp0_iter72),
        .I3(dout_vld_i_2__0_n_0),
        .I4(gmem1_RVALID),
        .I5(dout_vld_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ready_for_outstanding_i_1__0
       (.I0(dout_vld_i_2__0_n_0),
        .I1(gmem1_RVALID),
        .I2(ap_enable_reg_pp0_iter72),
        .I3(icmp_ln12_1_reg_201_pp0_iter71_reg),
        .I4(dout_vld_i_3_n_0),
        .I5(DOUTPADOUTP),
        .O(ready_for_outstanding));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln12_reg_196[30]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\zext_ln12_reg_196_reg[30]_0 ),
        .O(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[0]),
        .Q(in[62]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[10]),
        .Q(in[72]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[11]),
        .Q(in[73]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[12]),
        .Q(in[74]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[13]),
        .Q(in[75]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[14]),
        .Q(in[76]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[15]),
        .Q(in[77]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[16]),
        .Q(in[78]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[17]),
        .Q(in[79]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[18]),
        .Q(in[80]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[19]),
        .Q(in[81]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[1]),
        .Q(in[63]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[20]),
        .Q(in[82]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[21]),
        .Q(in[83]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[22]),
        .Q(in[84]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[23]),
        .Q(in[85]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[24]),
        .Q(in[86]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[25]),
        .Q(in[87]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[26]),
        .Q(in[88]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[27]),
        .Q(in[89]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[28]),
        .Q(in[90]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[29]),
        .Q(in[91]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[2]),
        .Q(in[64]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[30]),
        .Q(in[92]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[3]),
        .Q(in[65]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[4]),
        .Q(in[66]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[5]),
        .Q(in[67]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[6]),
        .Q(in[68]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[7]),
        .Q(in[69]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[8]),
        .Q(in[70]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
  FDRE \zext_ln12_reg_196_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(size[9]),
        .Q(in[71]),
        .R(\zext_ln12_reg_196[30]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_read_input_Pipeline_mem_rd
   (ap_enable_reg_pp0_iter2_reg_0,
    ready_for_outstanding,
    read_input_U0_m_axi_gmem0_RREADY,
    D,
    ap_enable_reg_pp0_iter2_reg_1,
    \ap_CS_fsm_reg[73] ,
    push,
    ap_sync_read_input_U0_ap_ready,
    \gmem0_addr_read_reg_137_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    dout,
    gmem0_RVALID,
    inStream1_full_n,
    grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[0] ,
    size_c_full_n,
    ap_loop_init_int_reg,
    size,
    ap_start,
    start_once_reg_reg,
    start_for_compute_mm_U0_full_n,
    start_once_reg_reg_0);
  output ap_enable_reg_pp0_iter2_reg_0;
  output ready_for_outstanding;
  output read_input_U0_m_axi_gmem0_RREADY;
  output [1:0]D;
  output ap_enable_reg_pp0_iter2_reg_1;
  output \ap_CS_fsm_reg[73] ;
  output push;
  output ap_sync_read_input_U0_ap_ready;
  output [31:0]\gmem0_addr_read_reg_137_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]dout;
  input gmem0_RVALID;
  input inStream1_full_n;
  input grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg;
  input [2:0]Q;
  input \ap_CS_fsm_reg[0] ;
  input size_c_full_n;
  input ap_loop_init_int_reg;
  input [31:0]size;
  input ap_start;
  input start_once_reg_reg;
  input start_for_compute_mm_U0_full_n;
  input start_once_reg_reg_0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [30:0]add_ln12_fu_104_p2;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[73] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_read_input_U0_ap_ready;
  wire [32:0]dout;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem0_RVALID;
  wire gmem0_addr_read_reg_1370;
  wire [31:0]\gmem0_addr_read_reg_137_reg[31]_0 ;
  wire grp_read_input_Pipeline_mem_rd_fu_82_ap_ready;
  wire grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg;
  wire i_fu_54;
  wire \i_fu_54_reg_n_0_[0] ;
  wire \i_fu_54_reg_n_0_[10] ;
  wire \i_fu_54_reg_n_0_[11] ;
  wire \i_fu_54_reg_n_0_[12] ;
  wire \i_fu_54_reg_n_0_[13] ;
  wire \i_fu_54_reg_n_0_[14] ;
  wire \i_fu_54_reg_n_0_[15] ;
  wire \i_fu_54_reg_n_0_[16] ;
  wire \i_fu_54_reg_n_0_[17] ;
  wire \i_fu_54_reg_n_0_[18] ;
  wire \i_fu_54_reg_n_0_[19] ;
  wire \i_fu_54_reg_n_0_[1] ;
  wire \i_fu_54_reg_n_0_[20] ;
  wire \i_fu_54_reg_n_0_[21] ;
  wire \i_fu_54_reg_n_0_[22] ;
  wire \i_fu_54_reg_n_0_[23] ;
  wire \i_fu_54_reg_n_0_[24] ;
  wire \i_fu_54_reg_n_0_[25] ;
  wire \i_fu_54_reg_n_0_[26] ;
  wire \i_fu_54_reg_n_0_[27] ;
  wire \i_fu_54_reg_n_0_[28] ;
  wire \i_fu_54_reg_n_0_[29] ;
  wire \i_fu_54_reg_n_0_[2] ;
  wire \i_fu_54_reg_n_0_[30] ;
  wire \i_fu_54_reg_n_0_[3] ;
  wire \i_fu_54_reg_n_0_[4] ;
  wire \i_fu_54_reg_n_0_[5] ;
  wire \i_fu_54_reg_n_0_[6] ;
  wire \i_fu_54_reg_n_0_[7] ;
  wire \i_fu_54_reg_n_0_[8] ;
  wire \i_fu_54_reg_n_0_[9] ;
  wire icmp_ln12_fu_98_p2;
  wire icmp_ln12_fu_98_p2_carry__0_n_1;
  wire icmp_ln12_fu_98_p2_carry__0_n_2;
  wire icmp_ln12_fu_98_p2_carry__0_n_3;
  wire icmp_ln12_fu_98_p2_carry__0_n_4;
  wire icmp_ln12_fu_98_p2_carry__0_n_5;
  wire icmp_ln12_fu_98_p2_carry__0_n_6;
  wire icmp_ln12_fu_98_p2_carry__0_n_7;
  wire icmp_ln12_fu_98_p2_carry_n_0;
  wire icmp_ln12_fu_98_p2_carry_n_1;
  wire icmp_ln12_fu_98_p2_carry_n_2;
  wire icmp_ln12_fu_98_p2_carry_n_3;
  wire icmp_ln12_fu_98_p2_carry_n_4;
  wire icmp_ln12_fu_98_p2_carry_n_5;
  wire icmp_ln12_fu_98_p2_carry_n_6;
  wire icmp_ln12_fu_98_p2_carry_n_7;
  wire icmp_ln12_reg_133;
  wire inStream1_full_n;
  wire push;
  wire read_input_U0_m_axi_gmem0_RREADY;
  wire ready_for_outstanding;
  wire [31:0]size;
  wire size_c_full_n;
  wire start_for_compute_mm_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire [7:0]NLW_icmp_ln12_fu_98_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln12_fu_98_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem0_RVALID),
        .I2(icmp_ln12_reg_133),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(Q[2]),
        .I5(inStream1_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'hDF000000DF00DF00)) 
    \ap_CS_fsm[73]_i_2 
       (.I0(icmp_ln12_reg_133),
        .I1(gmem0_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(inStream1_full_n),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hAEAAAEAAFF00AEAA)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .I1(icmp_ln12_reg_133),
        .I2(gmem0_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(inStream1_full_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5040554000005500)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n_inv),
        .I1(gmem0_RVALID),
        .I2(icmp_ln12_reg_133),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(inStream1_full_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_read_input_Pipeline_mem_rd_fu_82_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    dout_vld_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(gmem0_RVALID),
        .I3(icmp_ln12_reg_133),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_loop_init_int_reg),
        .O(read_input_U0_m_axi_gmem0_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe_sequential_init_2 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln12_fu_98_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .E(i_fu_54),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_0),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[73] (\ap_CS_fsm_reg[73] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_read_input_U0_ap_ready(ap_sync_read_input_U0_ap_ready),
        .gmem0_RVALID(gmem0_RVALID),
        .grp_read_input_Pipeline_mem_rd_fu_82_ap_ready(grp_read_input_Pipeline_mem_rd_fu_82_ap_ready),
        .grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg(grp_read_input_Pipeline_mem_rd_fu_82_ap_start_reg),
        .\i_fu_54_reg[14] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\i_fu_54_reg[14]_0 ({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .\i_fu_54_reg[30] (add_ln12_fu_104_p2),
        .icmp_ln12_reg_133(icmp_ln12_reg_133),
        .\icmp_ln12_reg_133_reg[0] ({\i_fu_54_reg_n_0_[30] ,\i_fu_54_reg_n_0_[29] ,\i_fu_54_reg_n_0_[28] ,\i_fu_54_reg_n_0_[27] ,\i_fu_54_reg_n_0_[26] ,\i_fu_54_reg_n_0_[25] ,\i_fu_54_reg_n_0_[24] ,\i_fu_54_reg_n_0_[23] ,\i_fu_54_reg_n_0_[22] ,\i_fu_54_reg_n_0_[21] ,\i_fu_54_reg_n_0_[20] ,\i_fu_54_reg_n_0_[19] ,\i_fu_54_reg_n_0_[18] ,\i_fu_54_reg_n_0_[17] ,\i_fu_54_reg_n_0_[16] ,\i_fu_54_reg_n_0_[15] ,\i_fu_54_reg_n_0_[14] ,\i_fu_54_reg_n_0_[13] ,\i_fu_54_reg_n_0_[12] ,\i_fu_54_reg_n_0_[11] ,\i_fu_54_reg_n_0_[10] ,\i_fu_54_reg_n_0_[9] ,\i_fu_54_reg_n_0_[8] ,\i_fu_54_reg_n_0_[7] ,\i_fu_54_reg_n_0_[6] ,\i_fu_54_reg_n_0_[5] ,\i_fu_54_reg_n_0_[4] ,\i_fu_54_reg_n_0_[3] ,\i_fu_54_reg_n_0_[2] ,\i_fu_54_reg_n_0_[1] ,\i_fu_54_reg_n_0_[0] }),
        .inStream1_full_n(inStream1_full_n),
        .size(size),
        .size_c_full_n(size_c_full_n),
        .start_for_compute_mm_U0_full_n(start_for_compute_mm_U0_full_n),
        .start_once_reg_reg(start_once_reg_reg),
        .start_once_reg_reg_0(start_once_reg_reg_0));
  LUT5 #(
    .INIT(32'h8A8A008A)) 
    \gmem0_addr_read_reg_137[31]_i_1 
       (.I0(icmp_ln12_reg_133),
        .I1(gmem0_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(inStream1_full_n),
        .O(gmem0_addr_read_reg_1370));
  FDRE \gmem0_addr_read_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[0]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[10]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[11]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[12]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[13]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[14]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[15]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[16]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[17]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[18]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[19]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[1]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[20]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[21]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[22]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[23]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[24]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[25]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[26]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[27]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[28]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[29]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[2]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[30]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[31]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[3]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[4]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[5]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[6]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[7]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[8]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1370),
        .D(dout[9]),
        .Q(\gmem0_addr_read_reg_137_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \i_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[0]),
        .Q(\i_fu_54_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[10]),
        .Q(\i_fu_54_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[11]),
        .Q(\i_fu_54_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[12]),
        .Q(\i_fu_54_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[13]),
        .Q(\i_fu_54_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[14]),
        .Q(\i_fu_54_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[15]),
        .Q(\i_fu_54_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[16]),
        .Q(\i_fu_54_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[17]),
        .Q(\i_fu_54_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[18]),
        .Q(\i_fu_54_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[19]),
        .Q(\i_fu_54_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[1]),
        .Q(\i_fu_54_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[20]),
        .Q(\i_fu_54_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[21]),
        .Q(\i_fu_54_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[22]),
        .Q(\i_fu_54_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[23]),
        .Q(\i_fu_54_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[24]),
        .Q(\i_fu_54_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[25]),
        .Q(\i_fu_54_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[26]),
        .Q(\i_fu_54_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[27]),
        .Q(\i_fu_54_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[28]),
        .Q(\i_fu_54_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[29]),
        .Q(\i_fu_54_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[2]),
        .Q(\i_fu_54_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[30]),
        .Q(\i_fu_54_reg_n_0_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[3]),
        .Q(\i_fu_54_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[4]),
        .Q(\i_fu_54_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[5]),
        .Q(\i_fu_54_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[6]),
        .Q(\i_fu_54_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[7]),
        .Q(\i_fu_54_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[8]),
        .Q(\i_fu_54_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \i_fu_54_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln12_fu_104_p2[9]),
        .Q(\i_fu_54_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln12_fu_98_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln12_fu_98_p2_carry_n_0,icmp_ln12_fu_98_p2_carry_n_1,icmp_ln12_fu_98_p2_carry_n_2,icmp_ln12_fu_98_p2_carry_n_3,icmp_ln12_fu_98_p2_carry_n_4,icmp_ln12_fu_98_p2_carry_n_5,icmp_ln12_fu_98_p2_carry_n_6,icmp_ln12_fu_98_p2_carry_n_7}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .O(NLW_icmp_ln12_fu_98_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln12_fu_98_p2_carry__0
       (.CI(icmp_ln12_fu_98_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({icmp_ln12_fu_98_p2,icmp_ln12_fu_98_p2_carry__0_n_1,icmp_ln12_fu_98_p2_carry__0_n_2,icmp_ln12_fu_98_p2_carry__0_n_3,icmp_ln12_fu_98_p2_carry__0_n_4,icmp_ln12_fu_98_p2_carry__0_n_5,icmp_ln12_fu_98_p2_carry__0_n_6,icmp_ln12_fu_98_p2_carry__0_n_7}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .O(NLW_icmp_ln12_fu_98_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}));
  LUT5 #(
    .INIT(32'hDFDF00DF)) 
    \icmp_ln12_reg_133[0]_i_1 
       (.I0(icmp_ln12_reg_133),
        .I1(gmem0_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(inStream1_full_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln12_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln12_fu_98_p2),
        .Q(icmp_ln12_reg_133),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(read_input_U0_m_axi_gmem0_RREADY),
        .I1(dout[32]),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_start_for_compute_mm_U0
   (compute_mm_U0_ap_start,
    start_for_compute_mm_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr18_out,
    mOutPtr0,
    E);
  output compute_mm_U0_ap_start;
  output start_for_compute_mm_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr18_out;
  input mOutPtr0;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire compute_mm_U0_ap_start;
  wire empty_n_i_1__3_n_0;
  wire full_n_i_1__19_n_0;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_compute_mm_U0_full_n;

  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    empty_n_i_1__3
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(mOutPtr0),
        .I4(compute_mm_U0_ap_start),
        .O(empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(compute_mm_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__19
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(mOutPtr0),
        .I4(start_for_compute_mm_U0_full_n),
        .O(full_n_i_1__19_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_0),
        .Q(start_for_compute_mm_U0_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__21 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_start_for_write_result_U0
   (write_result_U0_ap_start,
    start_for_write_result_U0_full_n,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    Q,
    gmem0_BVALID,
    compute_mm_U0_ap_start,
    int_ap_idle_reg);
  output write_result_U0_ap_start;
  output start_for_write_result_U0_full_n;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input [1:0]Q;
  input gmem0_BVALID;
  input compute_mm_U0_ap_start;
  input [0:0]int_ap_idle_reg;

  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire compute_mm_U0_ap_start;
  wire empty_n_i_1__5_n_0;
  wire empty_n_i_2__17_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__21_n_0;
  wire gmem0_BVALID;
  wire [0:0]int_ap_idle_reg;
  wire [2:0]mOutPtr;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr[2]_i_1__17_n_0 ;
  wire \mOutPtr[2]_i_2__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_write_result_U0_full_n;
  wire start_once_reg;
  wire write_result_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFFFFFFDFFFF0000)) 
    empty_n_i_1__5
       (.I0(empty_n_i_2__17_n_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr17_out),
        .I5(write_result_U0_ap_start),
        .O(empty_n_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    empty_n_i_2__17
       (.I0(gmem0_BVALID),
        .I1(Q[1]),
        .I2(write_result_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_for_write_result_U0_full_n),
        .I5(start_once_reg),
        .O(empty_n_i_2__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_0),
        .Q(write_result_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFEFFF00FF0000)) 
    full_n_i_1__21
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr17_out),
        .I4(empty_n_i_2__17_n_0),
        .I5(start_for_write_result_U0_full_n),
        .O(full_n_i_1__21_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_0),
        .Q(start_for_write_result_U0_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_idle_i_6
       (.I0(write_result_U0_ap_start),
        .I1(Q[0]),
        .I2(compute_mm_U0_ap_start),
        .I3(int_ap_idle_reg),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__20 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr17_out),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hBF40404040404040)) 
    \mOutPtr[2]_i_1__17 
       (.I0(start_once_reg),
        .I1(start_for_write_result_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(write_result_U0_ap_start),
        .I4(Q[1]),
        .I5(gmem0_BVALID),
        .O(\mOutPtr[2]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr17_out),
        .O(\mOutPtr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    \mOutPtr[2]_i_3__1 
       (.I0(gmem0_BVALID),
        .I1(Q[1]),
        .I2(write_result_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_for_write_result_U0_full_n),
        .I5(start_once_reg),
        .O(mOutPtr17_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__17_n_0 ),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__17_n_0 ),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__17_n_0 ),
        .D(\mOutPtr[2]_i_2__1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_write_result
   (ap_enable_reg_pp0_iter2,
    ap_done_reg,
    push,
    Q,
    write_result_U0_out_r_read,
    in,
    E,
    mOutPtr0,
    mOutPtr18_out,
    D,
    \outStream_read_reg_145_reg[31] ,
    ap_clk,
    ap_rst_n_inv,
    ap_done_reg_reg_0,
    gmem0_WREADY,
    outStream_empty_n,
    ap_loop_init_int_reg,
    write_result_U0_m_axi_gmem0_BREADY,
    out_r_c_empty_n,
    write_result_U0_ap_start,
    size_c_empty_n,
    gmem0_AWREADY,
    \ap_CS_fsm_reg[1]_0 ,
    gmem0_BVALID,
    push_0,
    CO,
    \size_read_reg_125_reg[31]_0 ,
    \outStream_read_reg_145_reg[31]_0 ,
    \trunc_ln_reg_130_reg[61]_0 );
  output ap_enable_reg_pp0_iter2;
  output ap_done_reg;
  output push;
  output [2:0]Q;
  output write_result_U0_out_r_read;
  output [92:0]in;
  output [0:0]E;
  output mOutPtr0;
  output mOutPtr18_out;
  output [0:0]D;
  output [31:0]\outStream_read_reg_145_reg[31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_done_reg_reg_0;
  input gmem0_WREADY;
  input outStream_empty_n;
  input ap_loop_init_int_reg;
  input write_result_U0_m_axi_gmem0_BREADY;
  input out_r_c_empty_n;
  input write_result_U0_ap_start;
  input size_c_empty_n;
  input gmem0_AWREADY;
  input \ap_CS_fsm_reg[1]_0 ;
  input gmem0_BVALID;
  input push_0;
  input [0:0]CO;
  input [31:0]\size_read_reg_125_reg[31]_0 ;
  input [31:0]\outStream_read_reg_145_reg[31]_0 ;
  input [61:0]\trunc_ln_reg_130_reg[61]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm[1]_i_10__0_n_0 ;
  wire \ap_CS_fsm[1]_i_11__0_n_0 ;
  wire \ap_CS_fsm[1]_i_12__0_n_0 ;
  wire \ap_CS_fsm[1]_i_13__0_n_0 ;
  wire \ap_CS_fsm[1]_i_14__0_n_0 ;
  wire \ap_CS_fsm[1]_i_15__0_n_0 ;
  wire \ap_CS_fsm[1]_i_2__1_n_0 ;
  wire \ap_CS_fsm[1]_i_3__1_n_0 ;
  wire \ap_CS_fsm[1]_i_4__0_n_0 ;
  wire \ap_CS_fsm[1]_i_5__0_n_0 ;
  wire \ap_CS_fsm[1]_i_6__0_n_0 ;
  wire \ap_CS_fsm[1]_i_7__0_n_0 ;
  wire \ap_CS_fsm[1]_i_8__0_n_0 ;
  wire \ap_CS_fsm[1]_i_9__0_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[36] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[42] ;
  wire \ap_CS_fsm_reg_n_0_[43] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[51] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[56] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[63] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[67] ;
  wire \ap_CS_fsm_reg_n_0_[68] ;
  wire \ap_CS_fsm_reg_n_0_[69] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[70] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [71:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire [30:0]empty_27_reg_136;
  wire \empty_27_reg_136[30]_i_1_n_0 ;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_WREADY;
  wire grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg;
  wire grp_write_result_Pipeline_mem_wr_fu_73_n_4;
  wire [92:0]in;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire outStream_empty_n;
  wire [31:0]\outStream_read_reg_145_reg[31] ;
  wire [31:0]\outStream_read_reg_145_reg[31]_0 ;
  wire out_r_c_empty_n;
  wire push;
  wire push_0;
  wire size_c_empty_n;
  wire [31:0]size_read_reg_125;
  wire [31:0]\size_read_reg_125_reg[31]_0 ;
  wire [61:0]trunc_ln_reg_130;
  wire [61:0]\trunc_ln_reg_130_reg[61]_0 ;
  wire write_result_U0_ap_start;
  wire write_result_U0_m_axi_gmem0_BREADY;
  wire write_result_U0_out_r_read;

  LUT6 #(
    .INIT(64'hEEAEEEEEEEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(write_result_U0_m_axi_gmem0_BREADY),
        .I1(Q[0]),
        .I2(out_r_c_empty_n),
        .I3(ap_done_reg),
        .I4(write_result_U0_ap_start),
        .I5(size_c_empty_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_10__0 
       (.I0(\ap_CS_fsm_reg_n_0_[14] ),
        .I1(\ap_CS_fsm_reg_n_0_[15] ),
        .I2(\ap_CS_fsm_reg_n_0_[12] ),
        .I3(\ap_CS_fsm_reg_n_0_[13] ),
        .I4(\ap_CS_fsm_reg_n_0_[17] ),
        .I5(\ap_CS_fsm_reg_n_0_[16] ),
        .O(\ap_CS_fsm[1]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_11__0 
       (.I0(\ap_CS_fsm_reg_n_0_[20] ),
        .I1(\ap_CS_fsm_reg_n_0_[21] ),
        .I2(\ap_CS_fsm_reg_n_0_[18] ),
        .I3(\ap_CS_fsm_reg_n_0_[19] ),
        .I4(\ap_CS_fsm_reg_n_0_[23] ),
        .I5(\ap_CS_fsm_reg_n_0_[22] ),
        .O(\ap_CS_fsm[1]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_12__0 
       (.I0(\ap_CS_fsm_reg_n_0_[56] ),
        .I1(\ap_CS_fsm_reg_n_0_[57] ),
        .I2(\ap_CS_fsm_reg_n_0_[54] ),
        .I3(\ap_CS_fsm_reg_n_0_[55] ),
        .I4(\ap_CS_fsm_reg_n_0_[59] ),
        .I5(\ap_CS_fsm_reg_n_0_[58] ),
        .O(\ap_CS_fsm[1]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_13__0 
       (.I0(\ap_CS_fsm_reg_n_0_[68] ),
        .I1(\ap_CS_fsm_reg_n_0_[69] ),
        .I2(\ap_CS_fsm_reg_n_0_[66] ),
        .I3(\ap_CS_fsm_reg_n_0_[67] ),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg_n_0_[70] ),
        .O(\ap_CS_fsm[1]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_14__0 
       (.I0(\ap_CS_fsm_reg_n_0_[50] ),
        .I1(\ap_CS_fsm_reg_n_0_[51] ),
        .I2(\ap_CS_fsm_reg_n_0_[48] ),
        .I3(\ap_CS_fsm_reg_n_0_[49] ),
        .I4(\ap_CS_fsm_reg_n_0_[53] ),
        .I5(\ap_CS_fsm_reg_n_0_[52] ),
        .O(\ap_CS_fsm[1]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_15__0 
       (.I0(\ap_CS_fsm_reg_n_0_[62] ),
        .I1(\ap_CS_fsm_reg_n_0_[63] ),
        .I2(\ap_CS_fsm_reg_n_0_[60] ),
        .I3(\ap_CS_fsm_reg_n_0_[61] ),
        .I4(\ap_CS_fsm_reg_n_0_[65] ),
        .I5(\ap_CS_fsm_reg_n_0_[64] ),
        .O(\ap_CS_fsm[1]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(write_result_U0_out_r_read),
        .I1(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I2(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I3(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .I4(\ap_CS_fsm[1]_i_5__0_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm[1]_i_6__0_n_0 ),
        .I1(\ap_CS_fsm[1]_i_7__0_n_0 ),
        .I2(\ap_CS_fsm[1]_i_8__0_n_0 ),
        .I3(\ap_CS_fsm[1]_i_9__0_n_0 ),
        .I4(\ap_CS_fsm[1]_i_10__0_n_0 ),
        .I5(\ap_CS_fsm[1]_i_11__0_n_0 ),
        .O(\ap_CS_fsm[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(\ap_CS_fsm[1]_i_12__0_n_0 ),
        .I1(\ap_CS_fsm[1]_i_13__0_n_0 ),
        .I2(\ap_CS_fsm[1]_i_14__0_n_0 ),
        .I3(\ap_CS_fsm[1]_i_15__0_n_0 ),
        .O(\ap_CS_fsm[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(\ap_CS_fsm_reg_n_0_[8] ),
        .I1(\ap_CS_fsm_reg_n_0_[9] ),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[7] ),
        .I4(\ap_CS_fsm_reg_n_0_[11] ),
        .I5(\ap_CS_fsm_reg_n_0_[10] ),
        .O(\ap_CS_fsm[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg_n_0_[4] ),
        .I5(\ap_CS_fsm_reg_n_0_[5] ),
        .O(\ap_CS_fsm[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__0 
       (.I0(\ap_CS_fsm_reg_n_0_[32] ),
        .I1(\ap_CS_fsm_reg_n_0_[33] ),
        .I2(\ap_CS_fsm_reg_n_0_[30] ),
        .I3(\ap_CS_fsm_reg_n_0_[31] ),
        .I4(\ap_CS_fsm_reg_n_0_[35] ),
        .I5(\ap_CS_fsm_reg_n_0_[34] ),
        .O(\ap_CS_fsm[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__0 
       (.I0(\ap_CS_fsm_reg_n_0_[26] ),
        .I1(\ap_CS_fsm_reg_n_0_[27] ),
        .I2(\ap_CS_fsm_reg_n_0_[24] ),
        .I3(\ap_CS_fsm_reg_n_0_[25] ),
        .I4(\ap_CS_fsm_reg_n_0_[29] ),
        .I5(\ap_CS_fsm_reg_n_0_[28] ),
        .O(\ap_CS_fsm[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8__0 
       (.I0(\ap_CS_fsm_reg_n_0_[44] ),
        .I1(\ap_CS_fsm_reg_n_0_[45] ),
        .I2(\ap_CS_fsm_reg_n_0_[42] ),
        .I3(\ap_CS_fsm_reg_n_0_[43] ),
        .I4(\ap_CS_fsm_reg_n_0_[47] ),
        .I5(\ap_CS_fsm_reg_n_0_[46] ),
        .O(\ap_CS_fsm[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_9__0 
       (.I0(\ap_CS_fsm_reg_n_0_[38] ),
        .I1(\ap_CS_fsm_reg_n_0_[39] ),
        .I2(\ap_CS_fsm_reg_n_0_[36] ),
        .I3(\ap_CS_fsm_reg_n_0_[37] ),
        .I4(\ap_CS_fsm_reg_n_0_[41] ),
        .I5(\ap_CS_fsm_reg_n_0_[40] ),
        .O(\ap_CS_fsm[1]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[71]_i_1 
       (.I0(gmem0_BVALID),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg_n_0_[70] ),
        .O(ap_NS_fsm[71]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(\ap_CS_fsm_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[36] ),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[41] ),
        .Q(\ap_CS_fsm_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[42] ),
        .Q(\ap_CS_fsm_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[43] ),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[44] ),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(\ap_CS_fsm_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[51] ),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(\ap_CS_fsm_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[56] ),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(\ap_CS_fsm_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[63] ),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[66] ),
        .Q(\ap_CS_fsm_reg_n_0_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[67] ),
        .Q(\ap_CS_fsm_reg_n_0_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[68] ),
        .Q(\ap_CS_fsm_reg_n_0_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[69] ),
        .Q(\ap_CS_fsm_reg_n_0_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_27_reg_136[30]_i_1 
       (.I0(write_result_U0_out_r_read),
        .I1(CO),
        .O(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [0]),
        .Q(empty_27_reg_136[0]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[10] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [10]),
        .Q(empty_27_reg_136[10]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[11] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [11]),
        .Q(empty_27_reg_136[11]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[12] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [12]),
        .Q(empty_27_reg_136[12]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[13] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [13]),
        .Q(empty_27_reg_136[13]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[14] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [14]),
        .Q(empty_27_reg_136[14]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[15] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [15]),
        .Q(empty_27_reg_136[15]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[16] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [16]),
        .Q(empty_27_reg_136[16]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[17] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [17]),
        .Q(empty_27_reg_136[17]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[18] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [18]),
        .Q(empty_27_reg_136[18]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[19] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [19]),
        .Q(empty_27_reg_136[19]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [1]),
        .Q(empty_27_reg_136[1]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[20] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [20]),
        .Q(empty_27_reg_136[20]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[21] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [21]),
        .Q(empty_27_reg_136[21]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[22] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [22]),
        .Q(empty_27_reg_136[22]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[23] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [23]),
        .Q(empty_27_reg_136[23]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[24] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [24]),
        .Q(empty_27_reg_136[24]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[25] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [25]),
        .Q(empty_27_reg_136[25]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[26] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [26]),
        .Q(empty_27_reg_136[26]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[27] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [27]),
        .Q(empty_27_reg_136[27]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[28] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [28]),
        .Q(empty_27_reg_136[28]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[29] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [29]),
        .Q(empty_27_reg_136[29]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [2]),
        .Q(empty_27_reg_136[2]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[30] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [30]),
        .Q(empty_27_reg_136[30]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [3]),
        .Q(empty_27_reg_136[3]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [4]),
        .Q(empty_27_reg_136[4]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [5]),
        .Q(empty_27_reg_136[5]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [6]),
        .Q(empty_27_reg_136[6]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [7]),
        .Q(empty_27_reg_136[7]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[8] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [8]),
        .Q(empty_27_reg_136[8]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  FDRE \empty_27_reg_136_reg[9] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [9]),
        .Q(empty_27_reg_136[9]),
        .R(\empty_27_reg_136[30]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_write_result_Pipeline_mem_wr grp_write_result_Pipeline_mem_wr_fu_73
       (.D(ap_NS_fsm[4:3]),
        .E(E),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg(grp_write_result_Pipeline_mem_wr_fu_73_n_4),
        .\icmp_ln47_reg_136_reg[0]_0 (size_read_reg_125),
        .mOutPtr0(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out),
        .outStream_empty_n(outStream_empty_n),
        .\outStream_read_reg_145_reg[31]_0 (\outStream_read_reg_145_reg[31] ),
        .\outStream_read_reg_145_reg[31]_1 (\outStream_read_reg_145_reg[31]_0 ),
        .push(push),
        .push_0(push_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_write_result_Pipeline_mem_wr_fu_73_n_4),
        .Q(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[67][0]_srl32_i_1__1 
       (.I0(Q[1]),
        .I1(gmem0_AWREADY),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][0]_srl32_i_2__1 
       (.I0(trunc_ln_reg_130[0]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][10]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[10]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][11]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[11]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][12]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[12]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][13]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[13]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][14]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[14]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][15]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[15]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][16]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[16]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][17]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[17]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][18]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[18]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][19]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[19]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][1]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[1]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][20]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[20]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][21]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[21]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][22]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[22]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][23]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[23]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][24]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[24]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][25]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[25]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][26]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[26]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][27]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[27]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][28]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[28]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][29]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[29]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][2]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[2]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][30]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[30]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][31]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[31]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][32]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[32]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][33]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[33]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][34]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[34]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][35]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[35]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][36]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[36]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][37]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[37]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][38]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[38]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][39]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[39]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][3]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[3]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][40]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[40]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][41]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[41]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][42]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[42]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][43]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[43]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][44]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[44]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][45]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[45]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][46]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[46]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][47]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[47]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][48]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[48]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][49]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[49]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][4]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[4]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][50]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[50]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][51]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[51]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][52]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[52]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][53]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[53]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][54]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[54]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][55]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[55]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][56]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[56]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][57]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[57]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][58]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[58]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][59]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[59]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][5]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[5]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][60]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[60]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][61]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[61]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][64]_srl32_i_1__0 
       (.I0(empty_27_reg_136[0]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][65]_srl32_i_1__0 
       (.I0(empty_27_reg_136[1]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][66]_srl32_i_1__0 
       (.I0(empty_27_reg_136[2]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][67]_srl32_i_1__0 
       (.I0(empty_27_reg_136[3]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[65]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][68]_srl32_i_1__0 
       (.I0(empty_27_reg_136[4]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][69]_srl32_i_1__0 
       (.I0(empty_27_reg_136[5]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[67]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][6]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[6]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][70]_srl32_i_1__0 
       (.I0(empty_27_reg_136[6]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[68]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][71]_srl32_i_1__0 
       (.I0(empty_27_reg_136[7]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[69]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][72]_srl32_i_1__0 
       (.I0(empty_27_reg_136[8]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[70]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][73]_srl32_i_1__0 
       (.I0(empty_27_reg_136[9]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[71]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][74]_srl32_i_1__0 
       (.I0(empty_27_reg_136[10]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[72]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][75]_srl32_i_1__0 
       (.I0(empty_27_reg_136[11]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[73]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][76]_srl32_i_1__0 
       (.I0(empty_27_reg_136[12]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[74]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][77]_srl32_i_1__0 
       (.I0(empty_27_reg_136[13]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[75]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][78]_srl32_i_1__0 
       (.I0(empty_27_reg_136[14]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[76]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][79]_srl32_i_1__0 
       (.I0(empty_27_reg_136[15]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[77]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][7]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[7]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][80]_srl32_i_1__0 
       (.I0(empty_27_reg_136[16]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[78]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][81]_srl32_i_1__0 
       (.I0(empty_27_reg_136[17]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[79]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][82]_srl32_i_1__0 
       (.I0(empty_27_reg_136[18]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[80]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][83]_srl32_i_1__0 
       (.I0(empty_27_reg_136[19]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[81]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][84]_srl32_i_1__0 
       (.I0(empty_27_reg_136[20]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[82]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][85]_srl32_i_1__0 
       (.I0(empty_27_reg_136[21]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[83]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][86]_srl32_i_1__0 
       (.I0(empty_27_reg_136[22]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[84]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][87]_srl32_i_1__0 
       (.I0(empty_27_reg_136[23]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[85]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][88]_srl32_i_1__0 
       (.I0(empty_27_reg_136[24]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[86]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][89]_srl32_i_1__0 
       (.I0(empty_27_reg_136[25]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[87]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][8]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[8]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][90]_srl32_i_1__0 
       (.I0(empty_27_reg_136[26]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[88]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][91]_srl32_i_1__0 
       (.I0(empty_27_reg_136[27]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[89]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][92]_srl32_i_1__0 
       (.I0(empty_27_reg_136[28]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[90]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][93]_srl32_i_1__0 
       (.I0(empty_27_reg_136[29]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[91]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][94]_srl32_i_1__0 
       (.I0(empty_27_reg_136[30]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[92]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][9]_srl32_i_1__0 
       (.I0(trunc_ln_reg_130[9]),
        .I1(Q[1]),
        .I2(gmem0_AWREADY),
        .O(in[9]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \size_read_reg_125[31]_i_1 
       (.I0(Q[0]),
        .I1(size_c_empty_n),
        .I2(write_result_U0_ap_start),
        .I3(ap_done_reg),
        .I4(out_r_c_empty_n),
        .O(write_result_U0_out_r_read));
  FDRE \size_read_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [0]),
        .Q(size_read_reg_125[0]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [10]),
        .Q(size_read_reg_125[10]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [11]),
        .Q(size_read_reg_125[11]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[12] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [12]),
        .Q(size_read_reg_125[12]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[13] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [13]),
        .Q(size_read_reg_125[13]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[14] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [14]),
        .Q(size_read_reg_125[14]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[15] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [15]),
        .Q(size_read_reg_125[15]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[16] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [16]),
        .Q(size_read_reg_125[16]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[17] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [17]),
        .Q(size_read_reg_125[17]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[18] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [18]),
        .Q(size_read_reg_125[18]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[19] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [19]),
        .Q(size_read_reg_125[19]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [1]),
        .Q(size_read_reg_125[1]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[20] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [20]),
        .Q(size_read_reg_125[20]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[21] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [21]),
        .Q(size_read_reg_125[21]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[22] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [22]),
        .Q(size_read_reg_125[22]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[23] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [23]),
        .Q(size_read_reg_125[23]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[24] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [24]),
        .Q(size_read_reg_125[24]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[25] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [25]),
        .Q(size_read_reg_125[25]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[26] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [26]),
        .Q(size_read_reg_125[26]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[27] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [27]),
        .Q(size_read_reg_125[27]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[28] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [28]),
        .Q(size_read_reg_125[28]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[29] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [29]),
        .Q(size_read_reg_125[29]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [2]),
        .Q(size_read_reg_125[2]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[30] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [30]),
        .Q(size_read_reg_125[30]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[31] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [31]),
        .Q(size_read_reg_125[31]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [3]),
        .Q(size_read_reg_125[3]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [4]),
        .Q(size_read_reg_125[4]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [5]),
        .Q(size_read_reg_125[5]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [6]),
        .Q(size_read_reg_125[6]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [7]),
        .Q(size_read_reg_125[7]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [8]),
        .Q(size_read_reg_125[8]),
        .R(1'b0));
  FDRE \size_read_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\size_read_reg_125_reg[31]_0 [9]),
        .Q(size_read_reg_125[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[0] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [0]),
        .Q(trunc_ln_reg_130[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[10] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [10]),
        .Q(trunc_ln_reg_130[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[11] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [11]),
        .Q(trunc_ln_reg_130[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[12] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [12]),
        .Q(trunc_ln_reg_130[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[13] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [13]),
        .Q(trunc_ln_reg_130[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[14] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [14]),
        .Q(trunc_ln_reg_130[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[15] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [15]),
        .Q(trunc_ln_reg_130[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[16] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [16]),
        .Q(trunc_ln_reg_130[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[17] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [17]),
        .Q(trunc_ln_reg_130[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[18] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [18]),
        .Q(trunc_ln_reg_130[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[19] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [19]),
        .Q(trunc_ln_reg_130[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[1] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [1]),
        .Q(trunc_ln_reg_130[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[20] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [20]),
        .Q(trunc_ln_reg_130[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[21] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [21]),
        .Q(trunc_ln_reg_130[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[22] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [22]),
        .Q(trunc_ln_reg_130[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[23] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [23]),
        .Q(trunc_ln_reg_130[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[24] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [24]),
        .Q(trunc_ln_reg_130[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[25] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [25]),
        .Q(trunc_ln_reg_130[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[26] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [26]),
        .Q(trunc_ln_reg_130[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[27] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [27]),
        .Q(trunc_ln_reg_130[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[28] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [28]),
        .Q(trunc_ln_reg_130[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[29] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [29]),
        .Q(trunc_ln_reg_130[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[2] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [2]),
        .Q(trunc_ln_reg_130[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[30] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [30]),
        .Q(trunc_ln_reg_130[30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[31] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [31]),
        .Q(trunc_ln_reg_130[31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[32] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [32]),
        .Q(trunc_ln_reg_130[32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[33] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [33]),
        .Q(trunc_ln_reg_130[33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[34] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [34]),
        .Q(trunc_ln_reg_130[34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[35] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [35]),
        .Q(trunc_ln_reg_130[35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[36] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [36]),
        .Q(trunc_ln_reg_130[36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[37] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [37]),
        .Q(trunc_ln_reg_130[37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[38] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [38]),
        .Q(trunc_ln_reg_130[38]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[39] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [39]),
        .Q(trunc_ln_reg_130[39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[3] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [3]),
        .Q(trunc_ln_reg_130[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[40] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [40]),
        .Q(trunc_ln_reg_130[40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[41] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [41]),
        .Q(trunc_ln_reg_130[41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[42] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [42]),
        .Q(trunc_ln_reg_130[42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[43] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [43]),
        .Q(trunc_ln_reg_130[43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[44] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [44]),
        .Q(trunc_ln_reg_130[44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[45] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [45]),
        .Q(trunc_ln_reg_130[45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[46] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [46]),
        .Q(trunc_ln_reg_130[46]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[47] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [47]),
        .Q(trunc_ln_reg_130[47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[48] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [48]),
        .Q(trunc_ln_reg_130[48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[49] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [49]),
        .Q(trunc_ln_reg_130[49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[4] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [4]),
        .Q(trunc_ln_reg_130[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[50] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [50]),
        .Q(trunc_ln_reg_130[50]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[51] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [51]),
        .Q(trunc_ln_reg_130[51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[52] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [52]),
        .Q(trunc_ln_reg_130[52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[53] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [53]),
        .Q(trunc_ln_reg_130[53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[54] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [54]),
        .Q(trunc_ln_reg_130[54]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[55] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [55]),
        .Q(trunc_ln_reg_130[55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[56] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [56]),
        .Q(trunc_ln_reg_130[56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[57] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [57]),
        .Q(trunc_ln_reg_130[57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[58] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [58]),
        .Q(trunc_ln_reg_130[58]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[59] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [59]),
        .Q(trunc_ln_reg_130[59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[5] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [5]),
        .Q(trunc_ln_reg_130[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[60] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [60]),
        .Q(trunc_ln_reg_130[60]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[61] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [61]),
        .Q(trunc_ln_reg_130[61]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[6] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [6]),
        .Q(trunc_ln_reg_130[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[7] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [7]),
        .Q(trunc_ln_reg_130[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[8] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [8]),
        .Q(trunc_ln_reg_130[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_130_reg[9] 
       (.C(ap_clk),
        .CE(write_result_U0_out_r_read),
        .D(\trunc_ln_reg_130_reg[61]_0 [9]),
        .Q(trunc_ln_reg_130[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_write_result_Pipeline_mem_wr
   (ap_enable_reg_pp0_iter2_reg_0,
    push,
    D,
    grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg,
    E,
    mOutPtr0,
    mOutPtr18_out,
    \outStream_read_reg_145_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    gmem0_WREADY,
    Q,
    outStream_empty_n,
    grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg,
    ap_loop_init_int_reg,
    \icmp_ln47_reg_136_reg[0]_0 ,
    push_0,
    \outStream_read_reg_145_reg[31]_1 );
  output ap_enable_reg_pp0_iter2_reg_0;
  output push;
  output [1:0]D;
  output grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg;
  output [0:0]E;
  output mOutPtr0;
  output mOutPtr18_out;
  output [31:0]\outStream_read_reg_145_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem0_WREADY;
  input [1:0]Q;
  input outStream_empty_n;
  input grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg;
  input ap_loop_init_int_reg;
  input [31:0]\icmp_ln47_reg_136_reg[0]_0 ;
  input push_0;
  input [31:0]\outStream_read_reg_145_reg[31]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [30:0]add_ln47_fu_108_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem0_WREADY;
  wire grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg;
  wire grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg;
  wire i_fu_56;
  wire \i_fu_56_reg_n_0_[0] ;
  wire \i_fu_56_reg_n_0_[10] ;
  wire \i_fu_56_reg_n_0_[11] ;
  wire \i_fu_56_reg_n_0_[12] ;
  wire \i_fu_56_reg_n_0_[13] ;
  wire \i_fu_56_reg_n_0_[14] ;
  wire \i_fu_56_reg_n_0_[15] ;
  wire \i_fu_56_reg_n_0_[16] ;
  wire \i_fu_56_reg_n_0_[17] ;
  wire \i_fu_56_reg_n_0_[18] ;
  wire \i_fu_56_reg_n_0_[19] ;
  wire \i_fu_56_reg_n_0_[1] ;
  wire \i_fu_56_reg_n_0_[20] ;
  wire \i_fu_56_reg_n_0_[21] ;
  wire \i_fu_56_reg_n_0_[22] ;
  wire \i_fu_56_reg_n_0_[23] ;
  wire \i_fu_56_reg_n_0_[24] ;
  wire \i_fu_56_reg_n_0_[25] ;
  wire \i_fu_56_reg_n_0_[26] ;
  wire \i_fu_56_reg_n_0_[27] ;
  wire \i_fu_56_reg_n_0_[28] ;
  wire \i_fu_56_reg_n_0_[29] ;
  wire \i_fu_56_reg_n_0_[2] ;
  wire \i_fu_56_reg_n_0_[30] ;
  wire \i_fu_56_reg_n_0_[3] ;
  wire \i_fu_56_reg_n_0_[4] ;
  wire \i_fu_56_reg_n_0_[5] ;
  wire \i_fu_56_reg_n_0_[6] ;
  wire \i_fu_56_reg_n_0_[7] ;
  wire \i_fu_56_reg_n_0_[8] ;
  wire \i_fu_56_reg_n_0_[9] ;
  wire icmp_ln47_fu_102_p2;
  wire icmp_ln47_fu_102_p2_carry__0_n_1;
  wire icmp_ln47_fu_102_p2_carry__0_n_2;
  wire icmp_ln47_fu_102_p2_carry__0_n_3;
  wire icmp_ln47_fu_102_p2_carry__0_n_4;
  wire icmp_ln47_fu_102_p2_carry__0_n_5;
  wire icmp_ln47_fu_102_p2_carry__0_n_6;
  wire icmp_ln47_fu_102_p2_carry__0_n_7;
  wire icmp_ln47_fu_102_p2_carry_n_0;
  wire icmp_ln47_fu_102_p2_carry_n_1;
  wire icmp_ln47_fu_102_p2_carry_n_2;
  wire icmp_ln47_fu_102_p2_carry_n_3;
  wire icmp_ln47_fu_102_p2_carry_n_4;
  wire icmp_ln47_fu_102_p2_carry_n_5;
  wire icmp_ln47_fu_102_p2_carry_n_6;
  wire icmp_ln47_fu_102_p2_carry_n_7;
  wire icmp_ln47_reg_136;
  wire [31:0]\icmp_ln47_reg_136_reg[0]_0 ;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire outStream_empty_n;
  wire outStream_read_reg_1450;
  wire [31:0]\outStream_read_reg_145_reg[31]_0 ;
  wire [31:0]\outStream_read_reg_145_reg[31]_1 ;
  wire push;
  wire push_0;
  wire [7:0]NLW_icmp_ln47_fu_102_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln47_fu_102_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAEAAAEAAFF00AEAA)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .I1(icmp_ln47_reg_136),
        .I2(outStream_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(gmem0_WREADY),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5040554000005500)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(outStream_empty_n),
        .I2(icmp_ln47_reg_136),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(gmem0_WREADY),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    empty_n_i_2__15
       (.I0(outStream_empty_n),
        .I1(Q[1]),
        .I2(icmp_ln47_reg_136),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_loop_init_int_reg),
        .I5(push_0),
        .O(mOutPtr0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln47_fu_102_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .E(i_fu_56),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_68),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg),
        .grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg(grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg),
        .grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_69),
        .\i_fu_56_reg[14] ({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\i_fu_56_reg[30] (add_ln47_fu_108_p2),
        .icmp_ln47_reg_136(icmp_ln47_reg_136),
        .\icmp_ln47_reg_136_reg[0] ({\i_fu_56_reg_n_0_[30] ,\i_fu_56_reg_n_0_[29] ,\i_fu_56_reg_n_0_[28] ,\i_fu_56_reg_n_0_[27] ,\i_fu_56_reg_n_0_[26] ,\i_fu_56_reg_n_0_[25] ,\i_fu_56_reg_n_0_[24] ,\i_fu_56_reg_n_0_[23] ,\i_fu_56_reg_n_0_[22] ,\i_fu_56_reg_n_0_[21] ,\i_fu_56_reg_n_0_[20] ,\i_fu_56_reg_n_0_[19] ,\i_fu_56_reg_n_0_[18] ,\i_fu_56_reg_n_0_[17] ,\i_fu_56_reg_n_0_[16] ,\i_fu_56_reg_n_0_[15] ,\i_fu_56_reg_n_0_[14] ,\i_fu_56_reg_n_0_[13] ,\i_fu_56_reg_n_0_[12] ,\i_fu_56_reg_n_0_[11] ,\i_fu_56_reg_n_0_[10] ,\i_fu_56_reg_n_0_[9] ,\i_fu_56_reg_n_0_[8] ,\i_fu_56_reg_n_0_[7] ,\i_fu_56_reg_n_0_[6] ,\i_fu_56_reg_n_0_[5] ,\i_fu_56_reg_n_0_[4] ,\i_fu_56_reg_n_0_[3] ,\i_fu_56_reg_n_0_[2] ,\i_fu_56_reg_n_0_[1] ,\i_fu_56_reg_n_0_[0] }),
        .\icmp_ln47_reg_136_reg[0]_0 (\icmp_ln47_reg_136_reg[0]_0 ),
        .outStream_empty_n(outStream_empty_n),
        .\size_read_reg_125_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}));
  FDRE \i_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[0]),
        .Q(\i_fu_56_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[10]),
        .Q(\i_fu_56_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[11]),
        .Q(\i_fu_56_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[12]),
        .Q(\i_fu_56_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[13]),
        .Q(\i_fu_56_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[14]),
        .Q(\i_fu_56_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[15]),
        .Q(\i_fu_56_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[16]),
        .Q(\i_fu_56_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[17]),
        .Q(\i_fu_56_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[18]),
        .Q(\i_fu_56_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[19]),
        .Q(\i_fu_56_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[1]),
        .Q(\i_fu_56_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[20]),
        .Q(\i_fu_56_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[21]),
        .Q(\i_fu_56_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[22]),
        .Q(\i_fu_56_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[23]),
        .Q(\i_fu_56_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[24]),
        .Q(\i_fu_56_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[25]),
        .Q(\i_fu_56_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[26]),
        .Q(\i_fu_56_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[27]),
        .Q(\i_fu_56_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[28]),
        .Q(\i_fu_56_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[29]),
        .Q(\i_fu_56_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[2]),
        .Q(\i_fu_56_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[30]),
        .Q(\i_fu_56_reg_n_0_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[3]),
        .Q(\i_fu_56_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[4]),
        .Q(\i_fu_56_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[5]),
        .Q(\i_fu_56_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[6]),
        .Q(\i_fu_56_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[7]),
        .Q(\i_fu_56_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[8]),
        .Q(\i_fu_56_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE \i_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln47_fu_108_p2[9]),
        .Q(\i_fu_56_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln47_fu_102_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln47_fu_102_p2_carry_n_0,icmp_ln47_fu_102_p2_carry_n_1,icmp_ln47_fu_102_p2_carry_n_2,icmp_ln47_fu_102_p2_carry_n_3,icmp_ln47_fu_102_p2_carry_n_4,icmp_ln47_fu_102_p2_carry_n_5,icmp_ln47_fu_102_p2_carry_n_6,icmp_ln47_fu_102_p2_carry_n_7}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .O(NLW_icmp_ln47_fu_102_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln47_fu_102_p2_carry__0
       (.CI(icmp_ln47_fu_102_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({icmp_ln47_fu_102_p2,icmp_ln47_fu_102_p2_carry__0_n_1,icmp_ln47_fu_102_p2_carry__0_n_2,icmp_ln47_fu_102_p2_carry__0_n_3,icmp_ln47_fu_102_p2_carry__0_n_4,icmp_ln47_fu_102_p2_carry__0_n_5,icmp_ln47_fu_102_p2_carry__0_n_6,icmp_ln47_fu_102_p2_carry__0_n_7}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .O(NLW_icmp_ln47_fu_102_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  LUT5 #(
    .INIT(32'hDFDF00DF)) 
    \icmp_ln47_reg_136[0]_i_1 
       (.I0(icmp_ln47_reg_136),
        .I1(outStream_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(gmem0_WREADY),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln47_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln47_fu_102_p2),
        .Q(icmp_ln47_reg_136),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mOutPtr[1]_i_1__17 
       (.I0(push_0),
        .I1(ap_loop_init_int_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln47_reg_136),
        .I4(Q[1]),
        .I5(outStream_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \mOutPtr[1]_i_3 
       (.I0(push_0),
        .I1(outStream_empty_n),
        .I2(Q[1]),
        .I3(icmp_ln47_reg_136),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_loop_init_int_reg),
        .O(mOutPtr18_out));
  LUT5 #(
    .INIT(32'h80808000)) 
    mem_reg_i_4
       (.I0(flow_control_loop_pipe_sequential_init_U_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(gmem0_WREADY),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(push));
  LUT5 #(
    .INIT(32'h8A8A008A)) 
    \outStream_read_reg_145[31]_i_1 
       (.I0(icmp_ln47_reg_136),
        .I1(gmem0_WREADY),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(outStream_empty_n),
        .O(outStream_read_reg_1450));
  FDRE \outStream_read_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [0]),
        .Q(\outStream_read_reg_145_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[10] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [10]),
        .Q(\outStream_read_reg_145_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[11] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [11]),
        .Q(\outStream_read_reg_145_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[12] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [12]),
        .Q(\outStream_read_reg_145_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[13] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [13]),
        .Q(\outStream_read_reg_145_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[14] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [14]),
        .Q(\outStream_read_reg_145_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[15] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [15]),
        .Q(\outStream_read_reg_145_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[16] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [16]),
        .Q(\outStream_read_reg_145_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[17] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [17]),
        .Q(\outStream_read_reg_145_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[18] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [18]),
        .Q(\outStream_read_reg_145_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[19] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [19]),
        .Q(\outStream_read_reg_145_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [1]),
        .Q(\outStream_read_reg_145_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[20] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [20]),
        .Q(\outStream_read_reg_145_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[21] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [21]),
        .Q(\outStream_read_reg_145_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[22] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [22]),
        .Q(\outStream_read_reg_145_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[23] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [23]),
        .Q(\outStream_read_reg_145_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[24] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [24]),
        .Q(\outStream_read_reg_145_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[25] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [25]),
        .Q(\outStream_read_reg_145_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[26] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [26]),
        .Q(\outStream_read_reg_145_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[27] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [27]),
        .Q(\outStream_read_reg_145_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[28] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [28]),
        .Q(\outStream_read_reg_145_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[29] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [29]),
        .Q(\outStream_read_reg_145_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [2]),
        .Q(\outStream_read_reg_145_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[30] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [30]),
        .Q(\outStream_read_reg_145_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[31] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [31]),
        .Q(\outStream_read_reg_145_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [3]),
        .Q(\outStream_read_reg_145_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [4]),
        .Q(\outStream_read_reg_145_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [5]),
        .Q(\outStream_read_reg_145_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [6]),
        .Q(\outStream_read_reg_145_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [7]),
        .Q(\outStream_read_reg_145_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [8]),
        .Q(\outStream_read_reg_145_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \outStream_read_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(outStream_read_reg_1450),
        .D(\outStream_read_reg_145_reg[31]_1 [9]),
        .Q(\outStream_read_reg_145_reg[31]_0 [9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "ulp_mmul_1_0,mmul,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "mmul,Vivado 2023.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WID,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BID,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RID,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WID,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BID,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RID,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWID" *) output [0:0]m_axi_gmem0_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [63:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WID" *) output [0:0]m_axi_gmem0_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BID" *) input [0:0]m_axi_gmem0_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARID" *) output [0:0]m_axi_gmem0_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [63:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RID" *) input [0:0]m_axi_gmem0_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 300000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWID" *) output [0:0]m_axi_gmem1_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WID" *) output [0:0]m_axi_gmem1_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BID" *) input [0:0]m_axi_gmem1_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARID" *) output [0:0]m_axi_gmem1_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RID" *) input [0:0]m_axi_gmem1_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 300000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [63:2]\^m_axi_gmem0_AWADDR ;
  wire [3:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63:2] = \^m_axi_gmem0_AWADDR [63:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3:0] = \^m_axi_gmem0_AWLEN [3:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mmul inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR({\^m_axi_gmem0_ARADDR ,NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_ARBURST(NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARCACHE(NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN({NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem0_ARLEN }),
        .m_axi_gmem0_ARLOCK(NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARPROT(NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARQOS(NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARSIZE(NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR({\^m_axi_gmem0_AWADDR ,NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_AWBURST(NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWCACHE(NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN({NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem0_AWLEN }),
        .m_axi_gmem0_AWLOCK(NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWPROT(NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWQOS(NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWSIZE(NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP({1'b0,1'b0}),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP({1'b0,1'b0}),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP({1'b0,1'b0}),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
