5 18 181 3 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (assert1.vcd) 2 -o (assert1.cdd) 2 -v (assert1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 assert1.v 1 21 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 5 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 assert1.v 0 10 1
2 2 0 6 50005 1 1004 0 0 32 48 0 0
2 3 1 6 10001 0 1410 0 0 1 1 a
2 4 37 6 10005 1 16 2 3
2 5 4e 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
2 6 0 8 20002 1 1008 0 0 32 48 5 0
2 7 2c 8 10002 2 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 0 9 50005 1 1008 0 0 32 48 1 0
2 9 1 9 10001 0 1410 0 0 1 1 a
2 10 37 9 10005 1 1a 8 9
4 4 6 1 11 5 5 4
4 5 7 0 0 7 7 4
4 7 8 1 0 10 0 4
4 10 9 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 assert1.v 0 19 1
