
Pult.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014e1c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b90  080150bc  080150bc  000160bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015c4c  08015c4c  00016c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015c54  08015c54  00016c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08015c58  08015c58  00016c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000190  24000000  08015c5c  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002e88  240001a0  08015dec  000171a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  24003028  08015dec  00018028  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00017190  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002dad7  00000000  00000000  000171be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000061f8  00000000  00000000  00044c95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ff0  00000000  00000000  0004ae90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000018a2  00000000  00000000  0004ce80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e8ad  00000000  00000000  0004e722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000314bf  00000000  00000000  0008cfcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00170079  00000000  00000000  000be48e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022e507  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008c78  00000000  00000000  0022e54c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000036  00000000  00000000  002371c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080150a4 	.word	0x080150a4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	080150a4 	.word	0x080150a4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <Dispenser_Init>:
#define MAX_RETRIES 3

// ИСПРАВЛЕНИЕ: Флаг команды T
static uint8_t t_command_sent = 0;

void Dispenser_Init(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
    memset(&g_dispenser, 0, sizeof(Dispenser_t));
 80006c0:	2228      	movs	r2, #40	@ 0x28
 80006c2:	2100      	movs	r1, #0
 80006c4:	480c      	ldr	r0, [pc, #48]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006c6:	f013 ffc9 	bl	801465c <memset>
    g_dispenser.status = DS_IDLE;
 80006ca:	4b0b      	ldr	r3, [pc, #44]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	701a      	strb	r2, [r3, #0]
    g_dispenser.state = STATE_IDLE;
 80006d0:	4b09      	ldr	r3, [pc, #36]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	f883 2020 	strb.w	r2, [r3, #32]
    g_dispenser.state_entry_tick = HAL_GetTick();
 80006d8:	f003 fc12 	bl	8003f00 <HAL_GetTick>
 80006dc:	4603      	mov	r3, r0
 80006de:	4a06      	ldr	r2, [pc, #24]	@ (80006f8 <Dispenser_Init+0x3c>)
 80006e0:	6253      	str	r3, [r2, #36]	@ 0x24
    
    t_command_sent = 0;
 80006e2:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <Dispenser_Init+0x40>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
    
    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 80006e8:	2240      	movs	r2, #64	@ 0x40
 80006ea:	4905      	ldr	r1, [pc, #20]	@ (8000700 <Dispenser_Init+0x44>)
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <Dispenser_Init+0x48>)
 80006ee:	f00f fd4e 	bl	801018e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	240001c0 	.word	0x240001c0
 80006fc:	240002ac 	.word	0x240002ac
 8000700:	24000228 	.word	0x24000228
 8000704:	24001174 	.word	0x24001174

08000708 <ChangeState>:

static void ChangeState(DispenserState_t new_state) {
 8000708:	b5b0      	push	{r4, r5, r7, lr}
 800070a:	b08e      	sub	sp, #56	@ 0x38
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
    if (g_dispenser.state != new_state) {
 8000712:	4b17      	ldr	r3, [pc, #92]	@ (8000770 <ChangeState+0x68>)
 8000714:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000718:	79fa      	ldrb	r2, [r7, #7]
 800071a:	429a      	cmp	r2, r3
 800071c:	d024      	beq.n	8000768 <ChangeState+0x60>
        g_dispenser.state = new_state;
 800071e:	4a14      	ldr	r2, [pc, #80]	@ (8000770 <ChangeState+0x68>)
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	f882 3020 	strb.w	r3, [r2, #32]
        g_dispenser.state_entry_tick = HAL_GetTick();
 8000726:	f003 fbeb 	bl	8003f00 <HAL_GetTick>
 800072a:	4603      	mov	r3, r0
 800072c:	4a10      	ldr	r2, [pc, #64]	@ (8000770 <ChangeState+0x68>)
 800072e:	6253      	str	r3, [r2, #36]	@ 0x24
        retry_count = 0;
 8000730:	4b10      	ldr	r3, [pc, #64]	@ (8000774 <ChangeState+0x6c>)
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]

        const char* state_names[] = {
 8000736:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <ChangeState+0x70>)
 8000738:	f107 0408 	add.w	r4, r7, #8
 800073c:	461d      	mov	r5, r3
 800073e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000740:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000742:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000744:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000746:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800074a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            "IDLE", "SEND_STATUS", "WAIT_STATUS", "SEND_L", "WAIT_L",
            "SEND_R", "WAIT_R", "SEND_T", "WAIT_T", "SEND_N", "WAIT_N", "ERROR"
        };
        if (new_state < sizeof(state_names) / sizeof(state_names[0])) {
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	2b0b      	cmp	r3, #11
 8000752:	d809      	bhi.n	8000768 <ChangeState+0x60>
            UsbLog_Printf("[STATE] -> %s\r\n", state_names[new_state]);
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	3338      	adds	r3, #56	@ 0x38
 800075a:	443b      	add	r3, r7
 800075c:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000760:	4619      	mov	r1, r3
 8000762:	4806      	ldr	r0, [pc, #24]	@ (800077c <ChangeState+0x74>)
 8000764:	f001 f944 	bl	80019f0 <UsbLog_Printf>
        }
    }
}
 8000768:	bf00      	nop
 800076a:	3738      	adds	r7, #56	@ 0x38
 800076c:	46bd      	mov	sp, r7
 800076e:	bdb0      	pop	{r4, r5, r7, pc}
 8000770:	240001c0 	.word	0x240001c0
 8000774:	240002ab 	.word	0x240002ab
 8000778:	08015134 	.word	0x08015134
 800077c:	080150bc 	.word	0x080150bc

08000780 <SendFrame>:

static void SendFrame(char cmd, const char *data) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af02      	add	r7, sp, #8
 8000786:	4603      	mov	r3, r0
 8000788:	6039      	str	r1, [r7, #0]
 800078a:	71fb      	strb	r3, [r7, #7]
    uint16_t len = Gas_BuildFrame(tx_buf, 0x00, 0x01, cmd, data);
 800078c:	79fa      	ldrb	r2, [r7, #7]
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	4613      	mov	r3, r2
 8000794:	2201      	movs	r2, #1
 8000796:	2100      	movs	r1, #0
 8000798:	4816      	ldr	r0, [pc, #88]	@ (80007f4 <SendFrame+0x74>)
 800079a:	f000 fe18 	bl	80013ce <Gas_BuildFrame>
 800079e:	4603      	mov	r3, r0
 80007a0:	81fb      	strh	r3, [r7, #14]
    
    // ИСПРАВЛЕНИЕ: Проверка результата передачи
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, tx_buf, len, 100);
 80007a2:	89fa      	ldrh	r2, [r7, #14]
 80007a4:	2364      	movs	r3, #100	@ 0x64
 80007a6:	4913      	ldr	r1, [pc, #76]	@ (80007f4 <SendFrame+0x74>)
 80007a8:	4813      	ldr	r0, [pc, #76]	@ (80007f8 <SendFrame+0x78>)
 80007aa:	f00d fdf1 	bl	800e390 <HAL_UART_Transmit>
 80007ae:	4603      	mov	r3, r0
 80007b0:	737b      	strb	r3, [r7, #13]
    if (status != HAL_OK) {
 80007b2:	7b7b      	ldrb	r3, [r7, #13]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d005      	beq.n	80007c4 <SendFrame+0x44>
        UsbLog_Printf("TX ERROR: cmd=%c, status=%d\r\n", cmd, status);
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	7b7a      	ldrb	r2, [r7, #13]
 80007bc:	4619      	mov	r1, r3
 80007be:	480f      	ldr	r0, [pc, #60]	@ (80007fc <SendFrame+0x7c>)
 80007c0:	f001 f916 	bl	80019f0 <UsbLog_Printf>
    }

    if (data && data[0] != '\0') {
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d00a      	beq.n	80007e0 <SendFrame+0x60>
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d006      	beq.n	80007e0 <SendFrame+0x60>
        UsbLog_Printf("TX: %c%s\r\n", cmd, data);
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	683a      	ldr	r2, [r7, #0]
 80007d6:	4619      	mov	r1, r3
 80007d8:	4809      	ldr	r0, [pc, #36]	@ (8000800 <SendFrame+0x80>)
 80007da:	f001 f909 	bl	80019f0 <UsbLog_Printf>
 80007de:	e005      	b.n	80007ec <SendFrame+0x6c>
    } else {
        UsbLog_Printf("TX: %c\r\n", cmd);
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	4619      	mov	r1, r3
 80007e4:	4807      	ldr	r0, [pc, #28]	@ (8000804 <SendFrame+0x84>)
 80007e6:	f001 f903 	bl	80019f0 <UsbLog_Printf>
    }
}
 80007ea:	bf00      	nop
 80007ec:	bf00      	nop
 80007ee:	3710      	adds	r7, #16
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	240001e8 	.word	0x240001e8
 80007f8:	24001174 	.word	0x24001174
 80007fc:	08015164 	.word	0x08015164
 8000800:	08015184 	.word	0x08015184
 8000804:	08015190 	.word	0x08015190

08000808 <IsStateTimeout>:

static uint8_t IsStateTimeout(uint32_t timeout_ms) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8000810:	f003 fb76 	bl	8003f00 <HAL_GetTick>
 8000814:	60f8      	str	r0, [r7, #12]
    return (now - g_dispenser.state_entry_tick) > timeout_ms;
 8000816:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <IsStateTimeout+0x2c>)
 8000818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800081a:	68fa      	ldr	r2, [r7, #12]
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	429a      	cmp	r2, r3
 8000822:	bf34      	ite	cc
 8000824:	2301      	movcc	r3, #1
 8000826:	2300      	movcs	r3, #0
 8000828:	b2db      	uxtb	r3, r3
}
 800082a:	4618      	mov	r0, r3
 800082c:	3710      	adds	r7, #16
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	240001c0 	.word	0x240001c0

08000838 <ProcessStatusResponse>:

static uint8_t ProcessStatusResponse(const GasFrame_t *frame) {
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
    if (frame->data_len < 2) return 0;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	7e9b      	ldrb	r3, [r3, #26]
 8000844:	2b01      	cmp	r3, #1
 8000846:	d801      	bhi.n	800084c <ProcessStatusResponse+0x14>
 8000848:	2300      	movs	r3, #0
 800084a:	e096      	b.n	800097a <ProcessStatusResponse+0x142>
    
    char nozzle_char = frame->data[0];
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	78db      	ldrb	r3, [r3, #3]
 8000850:	73fb      	strb	r3, [r7, #15]
    char status_char = frame->data[1];
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	791b      	ldrb	r3, [r3, #4]
 8000856:	73bb      	strb	r3, [r7, #14]
    
    g_dispenser.nozzle = nozzle_char - '0';
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	3b30      	subs	r3, #48	@ 0x30
 800085c:	b2da      	uxtb	r2, r3
 800085e:	4b49      	ldr	r3, [pc, #292]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000860:	705a      	strb	r2, [r3, #1]
    g_dispenser.is_connected = 1;
 8000862:	4b48      	ldr	r3, [pc, #288]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000864:	2201      	movs	r2, #1
 8000866:	765a      	strb	r2, [r3, #25]
    g_dispenser.last_update_tick = HAL_GetTick();
 8000868:	f003 fb4a 	bl	8003f00 <HAL_GetTick>
 800086c:	4603      	mov	r3, r0
 800086e:	4a45      	ldr	r2, [pc, #276]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000870:	61d3      	str	r3, [r2, #28]

    UsbLog_Printf("RX: S[nozzle=%c][status=%c] len=%d\r\n",
 8000872:	7bf9      	ldrb	r1, [r7, #15]
 8000874:	7bba      	ldrb	r2, [r7, #14]
        nozzle_char, status_char, frame->data_len);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7e9b      	ldrb	r3, [r3, #26]
    UsbLog_Printf("RX: S[nozzle=%c][status=%c] len=%d\r\n",
 800087a:	4843      	ldr	r0, [pc, #268]	@ (8000988 <ProcessStatusResponse+0x150>)
 800087c:	f001 f8b8 	bl	80019f0 <UsbLog_Printf>

    if (nozzle_char == '9' && status_char == '0') {
 8000880:	7bfb      	ldrb	r3, [r7, #15]
 8000882:	2b39      	cmp	r3, #57	@ 0x39
 8000884:	d10a      	bne.n	800089c <ProcessStatusResponse+0x64>
 8000886:	7bbb      	ldrb	r3, [r7, #14]
 8000888:	2b30      	cmp	r3, #48	@ 0x30
 800088a:	d107      	bne.n	800089c <ProcessStatusResponse+0x64>
        g_dispenser.status = DS_END;
 800088c:	4b3d      	ldr	r3, [pc, #244]	@ (8000984 <ProcessStatusResponse+0x14c>)
 800088e:	2208      	movs	r2, #8
 8000890:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S90 - Transaction end, nozzle hung\r\n");
 8000892:	483e      	ldr	r0, [pc, #248]	@ (800098c <ProcessStatusResponse+0x154>)
 8000894:	f001 f8ac 	bl	80019f0 <UsbLog_Printf>
        return 1;
 8000898:	2301      	movs	r3, #1
 800089a:	e06e      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '1' && status_char == '0') {
 800089c:	7bfb      	ldrb	r3, [r7, #15]
 800089e:	2b31      	cmp	r3, #49	@ 0x31
 80008a0:	d107      	bne.n	80008b2 <ProcessStatusResponse+0x7a>
 80008a2:	7bbb      	ldrb	r3, [r7, #14]
 80008a4:	2b30      	cmp	r3, #48	@ 0x30
 80008a6:	d104      	bne.n	80008b2 <ProcessStatusResponse+0x7a>
        g_dispenser.status = DS_IDLE;
 80008a8:	4b36      	ldr	r3, [pc, #216]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	701a      	strb	r2, [r3, #0]
        return 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	e063      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '2' && status_char == '1') {
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
 80008b4:	2b32      	cmp	r3, #50	@ 0x32
 80008b6:	d10a      	bne.n	80008ce <ProcessStatusResponse+0x96>
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	2b31      	cmp	r3, #49	@ 0x31
 80008bc:	d107      	bne.n	80008ce <ProcessStatusResponse+0x96>
        g_dispenser.status = DS_CALLING;
 80008be:	4b31      	ldr	r3, [pc, #196]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S21 - Nozzle lifted without authorization\r\n");
 80008c4:	4832      	ldr	r0, [pc, #200]	@ (8000990 <ProcessStatusResponse+0x158>)
 80008c6:	f001 f893 	bl	80019f0 <UsbLog_Printf>
        return 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	e055      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '3' && status_char == '1') {
 80008ce:	7bfb      	ldrb	r3, [r7, #15]
 80008d0:	2b33      	cmp	r3, #51	@ 0x33
 80008d2:	d11e      	bne.n	8000912 <ProcessStatusResponse+0xda>
 80008d4:	7bbb      	ldrb	r3, [r7, #14]
 80008d6:	2b31      	cmp	r3, #49	@ 0x31
 80008d8:	d11b      	bne.n	8000912 <ProcessStatusResponse+0xda>
        g_dispenser.status = DS_AUTHORIZED;
 80008da:	4b2a      	ldr	r3, [pc, #168]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008dc:	2202      	movs	r2, #2
 80008de:	701a      	strb	r2, [r3, #0]
        if (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0) {
 80008e0:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d103      	bne.n	80008f0 <ProcessStatusResponse+0xb8>
 80008e8:	4b26      	ldr	r3, [pc, #152]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d00b      	beq.n	8000908 <ProcessStatusResponse+0xd0>
            UsbLog_Printf("New transaction authorized - resetting previous data\r\n");
 80008f0:	4828      	ldr	r0, [pc, #160]	@ (8000994 <ProcessStatusResponse+0x15c>)
 80008f2:	f001 f87d 	bl	80019f0 <UsbLog_Printf>
            g_dispenser.volume_cl = 0;
 80008f6:	4b23      	ldr	r3, [pc, #140]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	605a      	str	r2, [r3, #4]
            g_dispenser.amount = 0;
 80008fc:	4b21      	ldr	r3, [pc, #132]	@ (8000984 <ProcessStatusResponse+0x14c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
            g_dispenser.transaction_id = 0;
 8000902:	4b20      	ldr	r3, [pc, #128]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000904:	2200      	movs	r2, #0
 8000906:	761a      	strb	r2, [r3, #24]
        }
        UsbLog_Printf("S31 - Transaction authorized\r\n");
 8000908:	4823      	ldr	r0, [pc, #140]	@ (8000998 <ProcessStatusResponse+0x160>)
 800090a:	f001 f871 	bl	80019f0 <UsbLog_Printf>
        return 0;
 800090e:	2300      	movs	r3, #0
 8000910:	e033      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '4' && status_char == '1') {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b34      	cmp	r3, #52	@ 0x34
 8000916:	d10a      	bne.n	800092e <ProcessStatusResponse+0xf6>
 8000918:	7bbb      	ldrb	r3, [r7, #14]
 800091a:	2b31      	cmp	r3, #49	@ 0x31
 800091c:	d107      	bne.n	800092e <ProcessStatusResponse+0xf6>
        g_dispenser.status = DS_STARTED;
 800091e:	4b19      	ldr	r3, [pc, #100]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000920:	2203      	movs	r2, #3
 8000922:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S41 - Transaction started\r\n");
 8000924:	481d      	ldr	r0, [pc, #116]	@ (800099c <ProcessStatusResponse+0x164>)
 8000926:	f001 f863 	bl	80019f0 <UsbLog_Printf>
        return 0;
 800092a:	2300      	movs	r3, #0
 800092c:	e025      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '6' && status_char == '1') {
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	2b36      	cmp	r3, #54	@ 0x36
 8000932:	d10a      	bne.n	800094a <ProcessStatusResponse+0x112>
 8000934:	7bbb      	ldrb	r3, [r7, #14]
 8000936:	2b31      	cmp	r3, #49	@ 0x31
 8000938:	d107      	bne.n	800094a <ProcessStatusResponse+0x112>
        g_dispenser.status = DS_FUELLING;
 800093a:	4b12      	ldr	r3, [pc, #72]	@ (8000984 <ProcessStatusResponse+0x14c>)
 800093c:	2205      	movs	r2, #5
 800093e:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S61 - Fuelling in progress\r\n");
 8000940:	4817      	ldr	r0, [pc, #92]	@ (80009a0 <ProcessStatusResponse+0x168>)
 8000942:	f001 f855 	bl	80019f0 <UsbLog_Printf>
        return 1;
 8000946:	2301      	movs	r3, #1
 8000948:	e017      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else if (nozzle_char == '8' && status_char == '1') {
 800094a:	7bfb      	ldrb	r3, [r7, #15]
 800094c:	2b38      	cmp	r3, #56	@ 0x38
 800094e:	d10a      	bne.n	8000966 <ProcessStatusResponse+0x12e>
 8000950:	7bbb      	ldrb	r3, [r7, #14]
 8000952:	2b31      	cmp	r3, #49	@ 0x31
 8000954:	d107      	bne.n	8000966 <ProcessStatusResponse+0x12e>
        g_dispenser.status = DS_STOP;
 8000956:	4b0b      	ldr	r3, [pc, #44]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000958:	2207      	movs	r2, #7
 800095a:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("S81 - Transaction completed, nozzle not hung\r\n");
 800095c:	4811      	ldr	r0, [pc, #68]	@ (80009a4 <ProcessStatusResponse+0x16c>)
 800095e:	f001 f847 	bl	80019f0 <UsbLog_Printf>
        return 1;
 8000962:	2301      	movs	r3, #1
 8000964:	e009      	b.n	800097a <ProcessStatusResponse+0x142>
    }
    else {
        UsbLog_Printf("Unknown status S%c%c\r\n", nozzle_char, status_char);
 8000966:	7bfb      	ldrb	r3, [r7, #15]
 8000968:	7bba      	ldrb	r2, [r7, #14]
 800096a:	4619      	mov	r1, r3
 800096c:	480e      	ldr	r0, [pc, #56]	@ (80009a8 <ProcessStatusResponse+0x170>)
 800096e:	f001 f83f 	bl	80019f0 <UsbLog_Printf>
        g_dispenser.status = DS_IDLE;
 8000972:	4b04      	ldr	r3, [pc, #16]	@ (8000984 <ProcessStatusResponse+0x14c>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
        return 0;
 8000978:	2300      	movs	r3, #0
    }
}
 800097a:	4618      	mov	r0, r3
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	240001c0 	.word	0x240001c0
 8000988:	0801519c 	.word	0x0801519c
 800098c:	080151c4 	.word	0x080151c4
 8000990:	080151ec 	.word	0x080151ec
 8000994:	08015218 	.word	0x08015218
 8000998:	08015250 	.word	0x08015250
 800099c:	08015270 	.word	0x08015270
 80009a0:	0801528c 	.word	0x0801528c
 80009a4:	080152ac 	.word	0x080152ac
 80009a8:	080152dc 	.word	0x080152dc

080009ac <Dispenser_Update>:

void Dispenser_Update(void) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b0c4      	sub	sp, #272	@ 0x110
 80009b0:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 80009b2:	f003 faa5 	bl	8003f00 <HAL_GetTick>
 80009b6:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
    
    // КРИТИЧЕСКОЕ ИСПРАВЛЕНИЕ #1: Атомарное копирование RX данных
    uint8_t local_rx_buf[64];
    uint16_t local_rx_len = 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
    uint8_t has_data = 0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c6:	b672      	cpsid	i
}
 80009c8:	bf00      	nop
    
    __disable_irq();
    if (rx_ready) {
 80009ca:	4bab      	ldr	r3, [pc, #684]	@ (8000c78 <Dispenser_Update+0x2cc>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d011      	beq.n	80009f8 <Dispenser_Update+0x4c>
        local_rx_len = rx_len;
 80009d4:	4ba9      	ldr	r3, [pc, #676]	@ (8000c7c <Dispenser_Update+0x2d0>)
 80009d6:	881b      	ldrh	r3, [r3, #0]
 80009d8:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        memcpy(local_rx_buf, rx_frame_buf, local_rx_len);
 80009dc:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 80009e0:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80009e4:	49a6      	ldr	r1, [pc, #664]	@ (8000c80 <Dispenser_Update+0x2d4>)
 80009e6:	4618      	mov	r0, r3
 80009e8:	f013 fe7a 	bl	80146e0 <memcpy>
        rx_ready = 0;
 80009ec:	4ba2      	ldr	r3, [pc, #648]	@ (8000c78 <Dispenser_Update+0x2cc>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	701a      	strb	r2, [r3, #0]
        has_data = 1;
 80009f2:	2301      	movs	r3, #1
 80009f4:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
  __ASM volatile ("cpsie i" : : : "memory");
 80009f8:	b662      	cpsie	i
}
 80009fa:	bf00      	nop
    }
    __enable_irq();

    switch (g_dispenser.state) {
 80009fc:	4ba1      	ldr	r3, [pc, #644]	@ (8000c84 <Dispenser_Update+0x2d8>)
 80009fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a02:	2b0b      	cmp	r3, #11
 8000a04:	f200 8262 	bhi.w	8000ecc <Dispenser_Update+0x520>
 8000a08:	a201      	add	r2, pc, #4	@ (adr r2, 8000a10 <Dispenser_Update+0x64>)
 8000a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0e:	bf00      	nop
 8000a10:	08000a41 	.word	0x08000a41
 8000a14:	08000a7d 	.word	0x08000a7d
 8000a18:	08000a8d 	.word	0x08000a8d
 8000a1c:	08000b7d 	.word	0x08000b7d
 8000a20:	08000b8d 	.word	0x08000b8d
 8000a24:	08000c67 	.word	0x08000c67
 8000a28:	08000cb1 	.word	0x08000cb1
 8000a2c:	08000d6d 	.word	0x08000d6d
 8000a30:	08000d7d 	.word	0x08000d7d
 8000a34:	08000e7b 	.word	0x08000e7b
 8000a38:	08000e8b 	.word	0x08000e8b
 8000a3c:	08000e9f 	.word	0x08000e9f

        case STATE_IDLE:
            {
                uint32_t timeout = (g_dispenser.status == DS_FUELLING ||
 8000a40:	4b90      	ldr	r3, [pc, #576]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
                                   g_dispenser.status == DS_STARTED ||
                                   g_dispenser.status == DS_STOP)
                                   ? STATE_TIMEOUT_FUELLING
                                   : STATE_TIMEOUT_IDLE;
 8000a44:	2b05      	cmp	r3, #5
 8000a46:	d007      	beq.n	8000a58 <Dispenser_Update+0xac>
                                   g_dispenser.status == DS_STARTED ||
 8000a48:	4b8e      	ldr	r3, [pc, #568]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
                uint32_t timeout = (g_dispenser.status == DS_FUELLING ||
 8000a4c:	2b03      	cmp	r3, #3
 8000a4e:	d003      	beq.n	8000a58 <Dispenser_Update+0xac>
                                   g_dispenser.status == DS_STOP)
 8000a50:	4b8c      	ldr	r3, [pc, #560]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
                                   g_dispenser.status == DS_STARTED ||
 8000a54:	2b07      	cmp	r3, #7
 8000a56:	d101      	bne.n	8000a5c <Dispenser_Update+0xb0>
                                   : STATE_TIMEOUT_IDLE;
 8000a58:	23c8      	movs	r3, #200	@ 0xc8
 8000a5a:	e001      	b.n	8000a60 <Dispenser_Update+0xb4>
 8000a5c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
                uint32_t timeout = (g_dispenser.status == DS_FUELLING ||
 8000a60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

                if (IsStateTimeout(timeout)) {
 8000a64:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8000a68:	f7ff fece 	bl	8000808 <IsStateTimeout>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	f000 8230 	beq.w	8000ed4 <Dispenser_Update+0x528>
                    ChangeState(STATE_SEND_STATUS);
 8000a74:	2001      	movs	r0, #1
 8000a76:	f7ff fe47 	bl	8000708 <ChangeState>
                }
            }
            break;
 8000a7a:	e22b      	b.n	8000ed4 <Dispenser_Update+0x528>

        case STATE_SEND_STATUS:
            SendFrame('S', "");
 8000a7c:	4982      	ldr	r1, [pc, #520]	@ (8000c88 <Dispenser_Update+0x2dc>)
 8000a7e:	2053      	movs	r0, #83	@ 0x53
 8000a80:	f7ff fe7e 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_STATUS);
 8000a84:	2002      	movs	r0, #2
 8000a86:	f7ff fe3f 	bl	8000708 <ChangeState>
            break;
 8000a8a:	e230      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_STATUS:
            if (has_data) {
 8000a8c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d057      	beq.n	8000b44 <Dispenser_Update+0x198>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'S') {
 8000a94:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 8000a98:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000a9c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f000 fcf0 	bl	8001486 <Gas_ParseFrame>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d147      	bne.n	8000b3c <Dispenser_Update+0x190>
 8000aac:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8000ab0:	2b53      	cmp	r3, #83	@ 0x53
 8000ab2:	d143      	bne.n	8000b3c <Dispenser_Update+0x190>
                    uint8_t needs_action = ProcessStatusResponse(&frame);
 8000ab4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff febd 	bl	8000838 <ProcessStatusResponse>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff

                    if (needs_action) {
 8000ac4:	f897 30ff 	ldrb.w	r3, [r7, #255]	@ 0xff
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d02f      	beq.n	8000b2c <Dispenser_Update+0x180>
                        if (g_dispenser.status == DS_FUELLING) {
 8000acc:	4b6d      	ldr	r3, [pc, #436]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b05      	cmp	r3, #5
 8000ad2:	d103      	bne.n	8000adc <Dispenser_Update+0x130>
                            ChangeState(STATE_SEND_L);
 8000ad4:	2003      	movs	r0, #3
 8000ad6:	f7ff fe17 	bl	8000708 <ChangeState>
 8000ada:	e02a      	b.n	8000b32 <Dispenser_Update+0x186>
                        }
                        else if (g_dispenser.status == DS_STOP) {
 8000adc:	4b69      	ldr	r3, [pc, #420]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b07      	cmp	r3, #7
 8000ae2:	d114      	bne.n	8000b0e <Dispenser_Update+0x162>
                            if (!t_command_sent) {
 8000ae4:	4b69      	ldr	r3, [pc, #420]	@ (8000c8c <Dispenser_Update+0x2e0>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d109      	bne.n	8000b00 <Dispenser_Update+0x154>
                                UsbLog_Printf("S81 - Sending T command (first time)\r\n");
 8000aec:	4868      	ldr	r0, [pc, #416]	@ (8000c90 <Dispenser_Update+0x2e4>)
 8000aee:	f000 ff7f 	bl	80019f0 <UsbLog_Printf>
                                t_command_sent = 1;
 8000af2:	4b66      	ldr	r3, [pc, #408]	@ (8000c8c <Dispenser_Update+0x2e0>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	701a      	strb	r2, [r3, #0]
                                ChangeState(STATE_SEND_T);
 8000af8:	2007      	movs	r0, #7
 8000afa:	f7ff fe05 	bl	8000708 <ChangeState>
 8000afe:	e018      	b.n	8000b32 <Dispenser_Update+0x186>
                            } else {
                                UsbLog_Printf("S81 - T already sent, waiting for S90\r\n");
 8000b00:	4864      	ldr	r0, [pc, #400]	@ (8000c94 <Dispenser_Update+0x2e8>)
 8000b02:	f000 ff75 	bl	80019f0 <UsbLog_Printf>
                                ChangeState(STATE_IDLE);
 8000b06:	2000      	movs	r0, #0
 8000b08:	f7ff fdfe 	bl	8000708 <ChangeState>
 8000b0c:	e011      	b.n	8000b32 <Dispenser_Update+0x186>
                            }
                        }
                        else if (g_dispenser.status == DS_END) {
 8000b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	2b08      	cmp	r3, #8
 8000b14:	d106      	bne.n	8000b24 <Dispenser_Update+0x178>
                            t_command_sent = 0;
 8000b16:	4b5d      	ldr	r3, [pc, #372]	@ (8000c8c <Dispenser_Update+0x2e0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
                            ChangeState(STATE_SEND_N);
 8000b1c:	2009      	movs	r0, #9
 8000b1e:	f7ff fdf3 	bl	8000708 <ChangeState>
 8000b22:	e006      	b.n	8000b32 <Dispenser_Update+0x186>
                        }
                        else {
                            ChangeState(STATE_IDLE);
 8000b24:	2000      	movs	r0, #0
 8000b26:	f7ff fdef 	bl	8000708 <ChangeState>
 8000b2a:	e002      	b.n	8000b32 <Dispenser_Update+0x186>
                        }
                    } else {
                        ChangeState(STATE_IDLE);
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f7ff fdeb 	bl	8000708 <ChangeState>
                    }

                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000b32:	2240      	movs	r2, #64	@ 0x40
 8000b34:	4958      	ldr	r1, [pc, #352]	@ (8000c98 <Dispenser_Update+0x2ec>)
 8000b36:	4859      	ldr	r0, [pc, #356]	@ (8000c9c <Dispenser_Update+0x2f0>)
 8000b38:	f00f fb29 	bl	801018e <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                    ChangeState(STATE_SEND_STATUS);
                } else {
                    ChangeState(STATE_ERROR);
                }
            }
            break;
 8000b42:	e1c9      	b.n	8000ed8 <Dispenser_Update+0x52c>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000b44:	2064      	movs	r0, #100	@ 0x64
 8000b46:	f7ff fe5f 	bl	8000808 <IsStateTimeout>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	f000 81c3 	beq.w	8000ed8 <Dispenser_Update+0x52c>
                UsbLog_Printf("[TIMEOUT] WAIT_STATUS\r\n");
 8000b52:	4853      	ldr	r0, [pc, #332]	@ (8000ca0 <Dispenser_Update+0x2f4>)
 8000b54:	f000 ff4c 	bl	80019f0 <UsbLog_Printf>
                if (retry_count < MAX_RETRIES) {
 8000b58:	4b52      	ldr	r3, [pc, #328]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d809      	bhi.n	8000b74 <Dispenser_Update+0x1c8>
                    retry_count++;
 8000b60:	4b50      	ldr	r3, [pc, #320]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	3301      	adds	r3, #1
 8000b66:	b2da      	uxtb	r2, r3
 8000b68:	4b4e      	ldr	r3, [pc, #312]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000b6a:	701a      	strb	r2, [r3, #0]
                    ChangeState(STATE_SEND_STATUS);
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	f7ff fdcb 	bl	8000708 <ChangeState>
            break;
 8000b72:	e1b1      	b.n	8000ed8 <Dispenser_Update+0x52c>
                    ChangeState(STATE_ERROR);
 8000b74:	200b      	movs	r0, #11
 8000b76:	f7ff fdc7 	bl	8000708 <ChangeState>
            break;
 8000b7a:	e1ad      	b.n	8000ed8 <Dispenser_Update+0x52c>

        case STATE_SEND_L:
            SendFrame('L', "");
 8000b7c:	4942      	ldr	r1, [pc, #264]	@ (8000c88 <Dispenser_Update+0x2dc>)
 8000b7e:	204c      	movs	r0, #76	@ 0x4c
 8000b80:	f7ff fdfe 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_L);
 8000b84:	2004      	movs	r0, #4
 8000b86:	f7ff fdbf 	bl	8000708 <ChangeState>
            break;
 8000b8a:	e1b0      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_L:
            if (has_data) {
 8000b8c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d04c      	beq.n	8000c2e <Dispenser_Update+0x282>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'L') {
 8000b94:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8000b98:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000b9c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f000 fc70 	bl	8001486 <Gas_ParseFrame>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d13c      	bne.n	8000c26 <Dispenser_Update+0x27a>
 8000bac:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8000bb0:	2b4c      	cmp	r3, #76	@ 0x4c
 8000bb2:	d138      	bne.n	8000c26 <Dispenser_Update+0x27a>
                    if (frame.data_len >= 10) {
 8000bb4:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8000bb8:	2b09      	cmp	r3, #9
 8000bba:	d92c      	bls.n	8000c16 <Dispenser_Update+0x26a>
                        g_dispenser.nozzle = frame.data[0] - '0';
 8000bbc:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8000bc0:	3b30      	subs	r3, #48	@ 0x30
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	4b2f      	ldr	r3, [pc, #188]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000bc6:	705a      	strb	r2, [r3, #1]
                        g_dispenser.transaction_id = frame.data[1];
 8000bc8:	f897 2084 	ldrb.w	r2, [r7, #132]	@ 0x84
 8000bcc:	4b2d      	ldr	r3, [pc, #180]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000bce:	761a      	strb	r2, [r3, #24]

                        char volume_str[7] = {0};
 8000bd0:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(volume_str, &frame.data[4], 6);
 8000bdc:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000be0:	1dd9      	adds	r1, r3, #7
 8000be2:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000be6:	2206      	movs	r2, #6
 8000be8:	4618      	mov	r0, r3
 8000bea:	f013 fd79 	bl	80146e0 <memcpy>
                        g_dispenser.volume_cl = (uint32_t)atol(volume_str);
 8000bee:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f013 fc12 	bl	801441c <atol>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	4b21      	ldr	r3, [pc, #132]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000bfe:	605a      	str	r2, [r3, #4]

                        UsbLog_Printf("L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000c00:	4b20      	ldr	r3, [pc, #128]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000c02:	785b      	ldrb	r3, [r3, #1]
                        UsbLog_Printf("L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
 8000c04:	4619      	mov	r1, r3
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000c06:	4b1f      	ldr	r3, [pc, #124]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000c08:	7e1b      	ldrb	r3, [r3, #24]
                        UsbLog_Printf("L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c84 <Dispenser_Update+0x2d8>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	4825      	ldr	r0, [pc, #148]	@ (8000ca8 <Dispenser_Update+0x2fc>)
 8000c12:	f000 feed 	bl	80019f0 <UsbLog_Printf>
                            g_dispenser.volume_cl);
                    }

                    ChangeState(STATE_SEND_R);
 8000c16:	2005      	movs	r0, #5
 8000c18:	f7ff fd76 	bl	8000708 <ChangeState>
                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000c1c:	2240      	movs	r2, #64	@ 0x40
 8000c1e:	491e      	ldr	r1, [pc, #120]	@ (8000c98 <Dispenser_Update+0x2ec>)
 8000c20:	481e      	ldr	r0, [pc, #120]	@ (8000c9c <Dispenser_Update+0x2f0>)
 8000c22:	f00f fab4 	bl	801018e <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                    ChangeState(STATE_SEND_L);
                } else {
                    ChangeState(STATE_IDLE);
                }
            }
            break;
 8000c2c:	e156      	b.n	8000edc <Dispenser_Update+0x530>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000c2e:	2064      	movs	r0, #100	@ 0x64
 8000c30:	f7ff fdea 	bl	8000808 <IsStateTimeout>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f000 8150 	beq.w	8000edc <Dispenser_Update+0x530>
                UsbLog_Printf("[TIMEOUT] WAIT_L\r\n");
 8000c3c:	481b      	ldr	r0, [pc, #108]	@ (8000cac <Dispenser_Update+0x300>)
 8000c3e:	f000 fed7 	bl	80019f0 <UsbLog_Printf>
                if (retry_count < MAX_RETRIES) {
 8000c42:	4b18      	ldr	r3, [pc, #96]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d809      	bhi.n	8000c5e <Dispenser_Update+0x2b2>
                    retry_count++;
 8000c4a:	4b16      	ldr	r3, [pc, #88]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	4b14      	ldr	r3, [pc, #80]	@ (8000ca4 <Dispenser_Update+0x2f8>)
 8000c54:	701a      	strb	r2, [r3, #0]
                    ChangeState(STATE_SEND_L);
 8000c56:	2003      	movs	r0, #3
 8000c58:	f7ff fd56 	bl	8000708 <ChangeState>
            break;
 8000c5c:	e13e      	b.n	8000edc <Dispenser_Update+0x530>
                    ChangeState(STATE_IDLE);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f7ff fd52 	bl	8000708 <ChangeState>
            break;
 8000c64:	e13a      	b.n	8000edc <Dispenser_Update+0x530>

        case STATE_SEND_R:
            SendFrame('R', "");
 8000c66:	4908      	ldr	r1, [pc, #32]	@ (8000c88 <Dispenser_Update+0x2dc>)
 8000c68:	2052      	movs	r0, #82	@ 0x52
 8000c6a:	f7ff fd89 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_R);
 8000c6e:	2006      	movs	r0, #6
 8000c70:	f7ff fd4a 	bl	8000708 <ChangeState>
            break;
 8000c74:	e13b      	b.n	8000eee <Dispenser_Update+0x542>
 8000c76:	bf00      	nop
 8000c78:	240002aa 	.word	0x240002aa
 8000c7c:	240002a8 	.word	0x240002a8
 8000c80:	24000268 	.word	0x24000268
 8000c84:	240001c0 	.word	0x240001c0
 8000c88:	080152f4 	.word	0x080152f4
 8000c8c:	240002ac 	.word	0x240002ac
 8000c90:	080152f8 	.word	0x080152f8
 8000c94:	08015320 	.word	0x08015320
 8000c98:	24000228 	.word	0x24000228
 8000c9c:	24001174 	.word	0x24001174
 8000ca0:	08015348 	.word	0x08015348
 8000ca4:	240002ab 	.word	0x240002ab
 8000ca8:	08015360 	.word	0x08015360
 8000cac:	08015388 	.word	0x08015388

        case STATE_WAIT_R:
            if (has_data) {
 8000cb0:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d03d      	beq.n	8000d34 <Dispenser_Update+0x388>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'R') {
 8000cb8:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8000cbc:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000cc0:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fbde 	bl	8001486 <Gas_ParseFrame>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d12d      	bne.n	8000d2c <Dispenser_Update+0x380>
 8000cd0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8000cd4:	2b52      	cmp	r3, #82	@ 0x52
 8000cd6:	d129      	bne.n	8000d2c <Dispenser_Update+0x380>
                    if (frame.data_len >= 10) {
 8000cd8:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8000cdc:	2b09      	cmp	r3, #9
 8000cde:	d91d      	bls.n	8000d1c <Dispenser_Update+0x370>
                        char amount_str[7] = {0};
 8000ce0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(amount_str, &frame.data[4], 6);
 8000cec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000cf0:	1dd9      	adds	r1, r3, #7
 8000cf2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000cf6:	2206      	movs	r2, #6
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f013 fcf1 	bl	80146e0 <memcpy>
                        g_dispenser.amount = (uint32_t)atol(amount_str);
 8000cfe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d02:	4618      	mov	r0, r3
 8000d04:	f013 fb8a 	bl	801441c <atol>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	4ba4      	ldr	r3, [pc, #656]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000d0e:	609a      	str	r2, [r3, #8]

                        UsbLog_Printf("R: amount=%lu\r\n", g_dispenser.amount);
 8000d10:	4ba3      	ldr	r3, [pc, #652]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	4619      	mov	r1, r3
 8000d16:	48a3      	ldr	r0, [pc, #652]	@ (8000fa4 <Dispenser_Update+0x5f8>)
 8000d18:	f000 fe6a 	bl	80019f0 <UsbLog_Printf>
                    }

                    ChangeState(STATE_IDLE);
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f7ff fcf3 	bl	8000708 <ChangeState>
                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000d22:	2240      	movs	r2, #64	@ 0x40
 8000d24:	49a0      	ldr	r1, [pc, #640]	@ (8000fa8 <Dispenser_Update+0x5fc>)
 8000d26:	48a1      	ldr	r0, [pc, #644]	@ (8000fac <Dispenser_Update+0x600>)
 8000d28:	f00f fa31 	bl	801018e <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                    ChangeState(STATE_SEND_R);
                } else {
                    ChangeState(STATE_IDLE);
                }
            }
            break;
 8000d32:	e0d5      	b.n	8000ee0 <Dispenser_Update+0x534>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000d34:	2064      	movs	r0, #100	@ 0x64
 8000d36:	f7ff fd67 	bl	8000808 <IsStateTimeout>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	f000 80cf 	beq.w	8000ee0 <Dispenser_Update+0x534>
                UsbLog_Printf("[TIMEOUT] WAIT_R\r\n");
 8000d42:	489b      	ldr	r0, [pc, #620]	@ (8000fb0 <Dispenser_Update+0x604>)
 8000d44:	f000 fe54 	bl	80019f0 <UsbLog_Printf>
                if (retry_count < MAX_RETRIES) {
 8000d48:	4b9a      	ldr	r3, [pc, #616]	@ (8000fb4 <Dispenser_Update+0x608>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b02      	cmp	r3, #2
 8000d4e:	d809      	bhi.n	8000d64 <Dispenser_Update+0x3b8>
                    retry_count++;
 8000d50:	4b98      	ldr	r3, [pc, #608]	@ (8000fb4 <Dispenser_Update+0x608>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	3301      	adds	r3, #1
 8000d56:	b2da      	uxtb	r2, r3
 8000d58:	4b96      	ldr	r3, [pc, #600]	@ (8000fb4 <Dispenser_Update+0x608>)
 8000d5a:	701a      	strb	r2, [r3, #0]
                    ChangeState(STATE_SEND_R);
 8000d5c:	2005      	movs	r0, #5
 8000d5e:	f7ff fcd3 	bl	8000708 <ChangeState>
            break;
 8000d62:	e0bd      	b.n	8000ee0 <Dispenser_Update+0x534>
                    ChangeState(STATE_IDLE);
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff fccf 	bl	8000708 <ChangeState>
            break;
 8000d6a:	e0b9      	b.n	8000ee0 <Dispenser_Update+0x534>

        case STATE_SEND_T:
            SendFrame('T', "");
 8000d6c:	4992      	ldr	r1, [pc, #584]	@ (8000fb8 <Dispenser_Update+0x60c>)
 8000d6e:	2054      	movs	r0, #84	@ 0x54
 8000d70:	f7ff fd06 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_T);
 8000d74:	2008      	movs	r0, #8
 8000d76:	f7ff fcc7 	bl	8000708 <ChangeState>
            break;
 8000d7a:	e0b8      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_T:
            if (has_data) {
 8000d7c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d06d      	beq.n	8000e60 <Dispenser_Update+0x4b4>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'T') {
 8000d84:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000d88:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000d8c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000d90:	4618      	mov	r0, r3
 8000d92:	f000 fb78 	bl	8001486 <Gas_ParseFrame>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d15d      	bne.n	8000e58 <Dispenser_Update+0x4ac>
 8000d9c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000da0:	2b54      	cmp	r3, #84	@ 0x54
 8000da2:	d159      	bne.n	8000e58 <Dispenser_Update+0x4ac>
                    if (frame.data_len >= 22) {
 8000da4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8000da8:	2b15      	cmp	r3, #21
 8000daa:	d94a      	bls.n	8000e42 <Dispenser_Update+0x496>
                        g_dispenser.nozzle = frame.data[0] - '0';
 8000dac:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000db0:	3b30      	subs	r3, #48	@ 0x30
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	4b7a      	ldr	r3, [pc, #488]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000db6:	705a      	strb	r2, [r3, #1]
                        g_dispenser.transaction_id = frame.data[1];
 8000db8:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8000dbc:	4b78      	ldr	r3, [pc, #480]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000dbe:	761a      	strb	r2, [r3, #24]

                        char amount_str[7] = {0};
 8000dc0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(amount_str, &frame.data[4], 6);
 8000dcc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000dd0:	1dd9      	adds	r1, r3, #7
 8000dd2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dd6:	2206      	movs	r2, #6
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f013 fc81 	bl	80146e0 <memcpy>
                        g_dispenser.amount = (uint32_t)atol(amount_str);
 8000dde:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000de2:	4618      	mov	r0, r3
 8000de4:	f013 fb1a 	bl	801441c <atol>
 8000de8:	4603      	mov	r3, r0
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b6c      	ldr	r3, [pc, #432]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000dee:	609a      	str	r2, [r3, #8]

                        char volume_str[7] = {0};
 8000df0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(volume_str, &frame.data[11], 6);
 8000dfc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e00:	f103 010e 	add.w	r1, r3, #14
 8000e04:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e08:	2206      	movs	r2, #6
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f013 fc68 	bl	80146e0 <memcpy>
                        g_dispenser.volume_cl = (uint32_t)atol(volume_str);
 8000e10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e14:	4618      	mov	r0, r3
 8000e16:	f013 fb01 	bl	801441c <atol>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	4b60      	ldr	r3, [pc, #384]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e20:	605a      	str	r2, [r3, #4]

                        UsbLog_Printf("T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000e22:	4b5f      	ldr	r3, [pc, #380]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e24:	785b      	ldrb	r3, [r3, #1]
                        UsbLog_Printf("T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
 8000e26:	4619      	mov	r1, r3
                            g_dispenser.nozzle, g_dispenser.transaction_id,
 8000e28:	4b5d      	ldr	r3, [pc, #372]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e2a:	7e1b      	ldrb	r3, [r3, #24]
                        UsbLog_Printf("T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	4b5c      	ldr	r3, [pc, #368]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e30:	689a      	ldr	r2, [r3, #8]
 8000e32:	4b5b      	ldr	r3, [pc, #364]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	4613      	mov	r3, r2
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	485f      	ldr	r0, [pc, #380]	@ (8000fbc <Dispenser_Update+0x610>)
 8000e3e:	f000 fdd7 	bl	80019f0 <UsbLog_Printf>
                            g_dispenser.amount, g_dispenser.volume_cl);
                    }

                    UsbLog_Printf("T received - flag remains set until transaction closes\r\n");
 8000e42:	485f      	ldr	r0, [pc, #380]	@ (8000fc0 <Dispenser_Update+0x614>)
 8000e44:	f000 fdd4 	bl	80019f0 <UsbLog_Printf>
                    ChangeState(STATE_IDLE);
 8000e48:	2000      	movs	r0, #0
 8000e4a:	f7ff fc5d 	bl	8000708 <ChangeState>
                    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8000e4e:	2240      	movs	r2, #64	@ 0x40
 8000e50:	4955      	ldr	r1, [pc, #340]	@ (8000fa8 <Dispenser_Update+0x5fc>)
 8000e52:	4856      	ldr	r0, [pc, #344]	@ (8000fac <Dispenser_Update+0x600>)
 8000e54:	f00f f99b 	bl	801018e <HAL_UARTEx_ReceiveToIdle_DMA>
                }
                has_data = 0;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
            }
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
                UsbLog_Printf("[TIMEOUT] WAIT_T\r\n");
                ChangeState(STATE_IDLE);
            }
            break;
 8000e5e:	e041      	b.n	8000ee4 <Dispenser_Update+0x538>
            else if (IsStateTimeout(STATE_TIMEOUT_SHORT)) {
 8000e60:	2064      	movs	r0, #100	@ 0x64
 8000e62:	f7ff fcd1 	bl	8000808 <IsStateTimeout>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d03b      	beq.n	8000ee4 <Dispenser_Update+0x538>
                UsbLog_Printf("[TIMEOUT] WAIT_T\r\n");
 8000e6c:	4855      	ldr	r0, [pc, #340]	@ (8000fc4 <Dispenser_Update+0x618>)
 8000e6e:	f000 fdbf 	bl	80019f0 <UsbLog_Printf>
                ChangeState(STATE_IDLE);
 8000e72:	2000      	movs	r0, #0
 8000e74:	f7ff fc48 	bl	8000708 <ChangeState>
            break;
 8000e78:	e034      	b.n	8000ee4 <Dispenser_Update+0x538>

        case STATE_SEND_N:
            SendFrame('N', "");
 8000e7a:	494f      	ldr	r1, [pc, #316]	@ (8000fb8 <Dispenser_Update+0x60c>)
 8000e7c:	204e      	movs	r0, #78	@ 0x4e
 8000e7e:	f7ff fc7f 	bl	8000780 <SendFrame>
            ChangeState(STATE_WAIT_N);
 8000e82:	200a      	movs	r0, #10
 8000e84:	f7ff fc40 	bl	8000708 <ChangeState>
            break;
 8000e88:	e031      	b.n	8000eee <Dispenser_Update+0x542>

        case STATE_WAIT_N:
            if (IsStateTimeout(200)) {
 8000e8a:	20c8      	movs	r0, #200	@ 0xc8
 8000e8c:	f7ff fcbc 	bl	8000808 <IsStateTimeout>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d028      	beq.n	8000ee8 <Dispenser_Update+0x53c>
                ChangeState(STATE_SEND_STATUS);
 8000e96:	2001      	movs	r0, #1
 8000e98:	f7ff fc36 	bl	8000708 <ChangeState>
            }
            break;
 8000e9c:	e024      	b.n	8000ee8 <Dispenser_Update+0x53c>

        case STATE_ERROR:
            UsbLog_Printf("[ERROR] Communication error, resetting\r\n");
 8000e9e:	484a      	ldr	r0, [pc, #296]	@ (8000fc8 <Dispenser_Update+0x61c>)
 8000ea0:	f000 fda6 	bl	80019f0 <UsbLog_Printf>
            g_dispenser.is_connected = 0;
 8000ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	765a      	strb	r2, [r3, #25]
            t_command_sent = 0;  // ИСПРАВЛЕНИЕ: Сброс флага при ошибке
 8000eaa:	4b48      	ldr	r3, [pc, #288]	@ (8000fcc <Dispenser_Update+0x620>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
            if (IsStateTimeout(500)) {  // ИСПРАВЛЕНИЕ: Уменьшен до 500мс
 8000eb0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000eb4:	f7ff fca8 	bl	8000808 <IsStateTimeout>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d016      	beq.n	8000eec <Dispenser_Update+0x540>
                UsbLog_Printf("[ERROR] Recovery, returning to IDLE\r\n");
 8000ebe:	4844      	ldr	r0, [pc, #272]	@ (8000fd0 <Dispenser_Update+0x624>)
 8000ec0:	f000 fd96 	bl	80019f0 <UsbLog_Printf>
                ChangeState(STATE_IDLE);
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f7ff fc1f 	bl	8000708 <ChangeState>
            }
            break;
 8000eca:	e00f      	b.n	8000eec <Dispenser_Update+0x540>

        default:
            ChangeState(STATE_IDLE);
 8000ecc:	2000      	movs	r0, #0
 8000ece:	f7ff fc1b 	bl	8000708 <ChangeState>
            break;
 8000ed2:	e00c      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ed4:	bf00      	nop
 8000ed6:	e00a      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ed8:	bf00      	nop
 8000eda:	e008      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000edc:	bf00      	nop
 8000ede:	e006      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ee0:	bf00      	nop
 8000ee2:	e004      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ee4:	bf00      	nop
 8000ee6:	e002      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000ee8:	bf00      	nop
 8000eea:	e000      	b.n	8000eee <Dispenser_Update+0x542>
            break;
 8000eec:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8000eee:	b672      	cpsid	i
}
 8000ef0:	bf00      	nop
    }

    // Проверка внеочередных сообщений
    __disable_irq();
    if (rx_ready && !has_data) {
 8000ef2:	4b38      	ldr	r3, [pc, #224]	@ (8000fd4 <Dispenser_Update+0x628>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d015      	beq.n	8000f28 <Dispenser_Update+0x57c>
 8000efc:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d111      	bne.n	8000f28 <Dispenser_Update+0x57c>
        local_rx_len = rx_len;
 8000f04:	4b34      	ldr	r3, [pc, #208]	@ (8000fd8 <Dispenser_Update+0x62c>)
 8000f06:	881b      	ldrh	r3, [r3, #0]
 8000f08:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        memcpy(local_rx_buf, rx_frame_buf, local_rx_len);
 8000f0c:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 8000f10:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000f14:	4931      	ldr	r1, [pc, #196]	@ (8000fdc <Dispenser_Update+0x630>)
 8000f16:	4618      	mov	r0, r3
 8000f18:	f013 fbe2 	bl	80146e0 <memcpy>
        rx_ready = 0;
 8000f1c:	4b2d      	ldr	r3, [pc, #180]	@ (8000fd4 <Dispenser_Update+0x628>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
        has_data = 1;
 8000f22:	2301      	movs	r3, #1
 8000f24:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
  __ASM volatile ("cpsie i" : : : "memory");
 8000f28:	b662      	cpsie	i
}
 8000f2a:	bf00      	nop
    }
    __enable_irq();
    
    if (has_data) {
 8000f2c:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d073      	beq.n	800101c <Dispenser_Update+0x670>
        GasFrame_t frame;
        if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0) {
 8000f34:	f107 020c 	add.w	r2, r7, #12
 8000f38:	f8b7 1106 	ldrh.w	r1, [r7, #262]	@ 0x106
 8000f3c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 faa0 	bl	8001486 <Gas_ParseFrame>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d162      	bne.n	8001012 <Dispenser_Update+0x666>
            if (frame.cmd == 'C' && frame.data_len >= 11) {
 8000f4c:	7bbb      	ldrb	r3, [r7, #14]
 8000f4e:	2b43      	cmp	r3, #67	@ 0x43
 8000f50:	d148      	bne.n	8000fe4 <Dispenser_Update+0x638>
 8000f52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f56:	2b0a      	cmp	r3, #10
 8000f58:	d944      	bls.n	8000fe4 <Dispenser_Update+0x638>
                char totalizer_str[10] = {0};
 8000f5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	811a      	strh	r2, [r3, #8]
                memcpy(totalizer_str, &frame.data[2], 9);
 8000f6a:	f107 030c 	add.w	r3, r7, #12
 8000f6e:	1d59      	adds	r1, r3, #5
 8000f70:	463b      	mov	r3, r7
 8000f72:	2209      	movs	r2, #9
 8000f74:	4618      	mov	r0, r3
 8000f76:	f013 fbb3 	bl	80146e0 <memcpy>
                g_dispenser.totalizer = (uint64_t)atoll(totalizer_str);
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f013 fad5 	bl	801452c <atoll>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4906      	ldr	r1, [pc, #24]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000f88:	e9c1 2304 	strd	r2, r3, [r1, #16]

                UsbLog_Printf("C: nozzle=%c, totalizer=%llu\r\n",
                    frame.data[0], (unsigned long long)g_dispenser.totalizer);
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
                UsbLog_Printf("C: nozzle=%c, totalizer=%llu\r\n",
 8000f8e:	4619      	mov	r1, r3
                    frame.data[0], (unsigned long long)g_dispenser.totalizer);
 8000f90:	4b03      	ldr	r3, [pc, #12]	@ (8000fa0 <Dispenser_Update+0x5f4>)
 8000f92:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
                UsbLog_Printf("C: nozzle=%c, totalizer=%llu\r\n",
 8000f96:	4812      	ldr	r0, [pc, #72]	@ (8000fe0 <Dispenser_Update+0x634>)
 8000f98:	f000 fd2a 	bl	80019f0 <UsbLog_Printf>
            if (frame.cmd == 'C' && frame.data_len >= 11) {
 8000f9c:	e039      	b.n	8001012 <Dispenser_Update+0x666>
 8000f9e:	bf00      	nop
 8000fa0:	240001c0 	.word	0x240001c0
 8000fa4:	0801539c 	.word	0x0801539c
 8000fa8:	24000228 	.word	0x24000228
 8000fac:	24001174 	.word	0x24001174
 8000fb0:	080153ac 	.word	0x080153ac
 8000fb4:	240002ab 	.word	0x240002ab
 8000fb8:	080152f4 	.word	0x080152f4
 8000fbc:	080153c0 	.word	0x080153c0
 8000fc0:	080153f4 	.word	0x080153f4
 8000fc4:	08015430 	.word	0x08015430
 8000fc8:	08015444 	.word	0x08015444
 8000fcc:	240002ac 	.word	0x240002ac
 8000fd0:	08015470 	.word	0x08015470
 8000fd4:	240002aa 	.word	0x240002aa
 8000fd8:	240002a8 	.word	0x240002a8
 8000fdc:	24000268 	.word	0x24000268
 8000fe0:	08015498 	.word	0x08015498
            }
            else if (frame.cmd != 'S' && frame.cmd != 'L' && frame.cmd != 'R' && frame.cmd != 'T') {
 8000fe4:	7bbb      	ldrb	r3, [r7, #14]
 8000fe6:	2b53      	cmp	r3, #83	@ 0x53
 8000fe8:	d013      	beq.n	8001012 <Dispenser_Update+0x666>
 8000fea:	7bbb      	ldrb	r3, [r7, #14]
 8000fec:	2b4c      	cmp	r3, #76	@ 0x4c
 8000fee:	d010      	beq.n	8001012 <Dispenser_Update+0x666>
 8000ff0:	7bbb      	ldrb	r3, [r7, #14]
 8000ff2:	2b52      	cmp	r3, #82	@ 0x52
 8000ff4:	d00d      	beq.n	8001012 <Dispenser_Update+0x666>
 8000ff6:	7bbb      	ldrb	r3, [r7, #14]
 8000ff8:	2b54      	cmp	r3, #84	@ 0x54
 8000ffa:	d00a      	beq.n	8001012 <Dispenser_Update+0x666>
                UsbLog_Printf("RX unexpected cmd '%c': %.*s\r\n",
                    frame.cmd, frame.data_len, frame.data);
 8000ffc:	7bbb      	ldrb	r3, [r7, #14]
                UsbLog_Printf("RX unexpected cmd '%c': %.*s\r\n",
 8000ffe:	4619      	mov	r1, r3
                    frame.cmd, frame.data_len, frame.data);
 8001000:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
                UsbLog_Printf("RX unexpected cmd '%c': %.*s\r\n",
 8001004:	461a      	mov	r2, r3
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	3303      	adds	r3, #3
 800100c:	4810      	ldr	r0, [pc, #64]	@ (8001050 <Dispenser_Update+0x6a4>)
 800100e:	f000 fcef 	bl	80019f0 <UsbLog_Printf>
            }
        }
        HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf, sizeof(rx_dma_buf));
 8001012:	2240      	movs	r2, #64	@ 0x40
 8001014:	490f      	ldr	r1, [pc, #60]	@ (8001054 <Dispenser_Update+0x6a8>)
 8001016:	4810      	ldr	r0, [pc, #64]	@ (8001058 <Dispenser_Update+0x6ac>)
 8001018:	f00f f8b9 	bl	801018e <HAL_UARTEx_ReceiveToIdle_DMA>
    }
    
    if (now - g_dispenser.last_update_tick > 2000) {
 800101c:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <Dispenser_Update+0x6b0>)
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800102a:	d90c      	bls.n	8001046 <Dispenser_Update+0x69a>
        if (g_dispenser.is_connected) {
 800102c:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <Dispenser_Update+0x6b0>)
 800102e:	7e5b      	ldrb	r3, [r3, #25]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d008      	beq.n	8001046 <Dispenser_Update+0x69a>
            g_dispenser.is_connected = 0;
 8001034:	4b09      	ldr	r3, [pc, #36]	@ (800105c <Dispenser_Update+0x6b0>)
 8001036:	2200      	movs	r2, #0
 8001038:	765a      	strb	r2, [r3, #25]
            UsbLog_Printf("Dispenser connection timeout!\r\n");
 800103a:	4809      	ldr	r0, [pc, #36]	@ (8001060 <Dispenser_Update+0x6b4>)
 800103c:	f000 fcd8 	bl	80019f0 <UsbLog_Printf>
            ChangeState(STATE_ERROR);
 8001040:	200b      	movs	r0, #11
 8001042:	f7ff fb61 	bl	8000708 <ChangeState>
        }
    }
}
 8001046:	bf00      	nop
 8001048:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	080154b8 	.word	0x080154b8
 8001054:	24000228 	.word	0x24000228
 8001058:	24001174 	.word	0x24001174
 800105c:	240001c0 	.word	0x240001c0
 8001060:	080154d8 	.word	0x080154d8

08001064 <Dispenser_StartVolume>:

void Dispenser_StartVolume(uint8_t nozzle, uint32_t volume_cl, uint32_t price) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b08e      	sub	sp, #56	@ 0x38
 8001068:	af02      	add	r7, sp, #8
 800106a:	4603      	mov	r3, r0
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
 8001070:	73fb      	strb	r3, [r7, #15]
    g_dispenser.volume_cl = 0;
 8001072:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <Dispenser_StartVolume+0x58>)
 8001074:	2200      	movs	r2, #0
 8001076:	605a      	str	r2, [r3, #4]
    g_dispenser.amount = 0;
 8001078:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <Dispenser_StartVolume+0x58>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
    g_dispenser.transaction_id = 0;
 800107e:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <Dispenser_StartVolume+0x58>)
 8001080:	2200      	movs	r2, #0
 8001082:	761a      	strb	r2, [r3, #24]
    t_command_sent = 0;
 8001084:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <Dispenser_StartVolume+0x5c>)
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]

    UsbLog_Printf("Starting new volume transaction - reset T flag\r\n");
 800108a:	480e      	ldr	r0, [pc, #56]	@ (80010c4 <Dispenser_StartVolume+0x60>)
 800108c:	f000 fcb0 	bl	80019f0 <UsbLog_Printf>

    char data[32];
    snprintf(data, sizeof(data), "%d;%06lu;%04lu",
 8001090:	7bfa      	ldrb	r2, [r7, #15]
 8001092:	f107 0010 	add.w	r0, r7, #16
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	9301      	str	r3, [sp, #4]
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	9300      	str	r3, [sp, #0]
 800109e:	4613      	mov	r3, r2
 80010a0:	4a09      	ldr	r2, [pc, #36]	@ (80010c8 <Dispenser_StartVolume+0x64>)
 80010a2:	2120      	movs	r1, #32
 80010a4:	f013 fa46 	bl	8014534 <sniprintf>
        (int)nozzle, (unsigned long)volume_cl, (unsigned long)price);
    SendFrame('V', data);
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4619      	mov	r1, r3
 80010ae:	2056      	movs	r0, #86	@ 0x56
 80010b0:	f7ff fb66 	bl	8000780 <SendFrame>
}
 80010b4:	bf00      	nop
 80010b6:	3730      	adds	r7, #48	@ 0x30
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	240001c0 	.word	0x240001c0
 80010c0:	240002ac 	.word	0x240002ac
 80010c4:	080154f8 	.word	0x080154f8
 80010c8:	0801552c 	.word	0x0801552c

080010cc <Dispenser_StartAmount>:

void Dispenser_StartAmount(uint8_t nozzle, uint32_t amount, uint32_t price) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08e      	sub	sp, #56	@ 0x38
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	4603      	mov	r3, r0
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
 80010d8:	73fb      	strb	r3, [r7, #15]
    g_dispenser.volume_cl = 0;
 80010da:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <Dispenser_StartAmount+0x58>)
 80010dc:	2200      	movs	r2, #0
 80010de:	605a      	str	r2, [r3, #4]
    g_dispenser.amount = 0;
 80010e0:	4b10      	ldr	r3, [pc, #64]	@ (8001124 <Dispenser_StartAmount+0x58>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
    g_dispenser.transaction_id = 0;
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <Dispenser_StartAmount+0x58>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	761a      	strb	r2, [r3, #24]
    t_command_sent = 0;
 80010ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <Dispenser_StartAmount+0x5c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]

    UsbLog_Printf("Starting new amount transaction - reset T flag\r\n");
 80010f2:	480e      	ldr	r0, [pc, #56]	@ (800112c <Dispenser_StartAmount+0x60>)
 80010f4:	f000 fc7c 	bl	80019f0 <UsbLog_Printf>

    char data[32];
    snprintf(data, sizeof(data), "%d;%06lu;%04lu",
 80010f8:	7bfa      	ldrb	r2, [r7, #15]
 80010fa:	f107 0010 	add.w	r0, r7, #16
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	4613      	mov	r3, r2
 8001108:	4a09      	ldr	r2, [pc, #36]	@ (8001130 <Dispenser_StartAmount+0x64>)
 800110a:	2120      	movs	r1, #32
 800110c:	f013 fa12 	bl	8014534 <sniprintf>
        (int)nozzle, (unsigned long)amount, (unsigned long)price);
    SendFrame('M', data);
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	4619      	mov	r1, r3
 8001116:	204d      	movs	r0, #77	@ 0x4d
 8001118:	f7ff fb32 	bl	8000780 <SendFrame>
}
 800111c:	bf00      	nop
 800111e:	3730      	adds	r7, #48	@ 0x30
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	240001c0 	.word	0x240001c0
 8001128:	240002ac 	.word	0x240002ac
 800112c:	0801553c 	.word	0x0801553c
 8001130:	0801552c 	.word	0x0801552c

08001134 <Dispenser_RequestTotalizer>:

void Dispenser_RequestTotalizer(void) {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
    SendFrame('C', "0");
 8001138:	4902      	ldr	r1, [pc, #8]	@ (8001144 <Dispenser_RequestTotalizer+0x10>)
 800113a:	2043      	movs	r0, #67	@ 0x43
 800113c:	f7ff fb20 	bl	8000780 <SendFrame>
}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}
 8001144:	08015570 	.word	0x08015570

08001148 <Dispenser_CloseTransaction>:

void Dispenser_Resume(void) {
    SendFrame('G', "");
}

void Dispenser_CloseTransaction(void) {
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
    SendFrame('N', "");
 800114c:	4902      	ldr	r1, [pc, #8]	@ (8001158 <Dispenser_CloseTransaction+0x10>)
 800114e:	204e      	movs	r0, #78	@ 0x4e
 8001150:	f7ff fb16 	bl	8000780 <SendFrame>
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	080152f4 	.word	0x080152f4

0800115c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	807b      	strh	r3, [r7, #2]
    if (huart == &huart2) {
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a28      	ldr	r2, [pc, #160]	@ (800120c <HAL_UARTEx_RxEventCallback+0xb0>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d149      	bne.n	8001204 <HAL_UARTEx_RxEventCallback+0xa8>
        if (Size <= sizeof(rx_frame_buf)) {
 8001170:	887b      	ldrh	r3, [r7, #2]
 8001172:	2b40      	cmp	r3, #64	@ 0x40
 8001174:	d846      	bhi.n	8001204 <HAL_UARTEx_RxEventCallback+0xa8>
            memcpy(rx_frame_buf, rx_dma_buf, Size);
 8001176:	887b      	ldrh	r3, [r7, #2]
 8001178:	461a      	mov	r2, r3
 800117a:	4925      	ldr	r1, [pc, #148]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 800117c:	4825      	ldr	r0, [pc, #148]	@ (8001214 <HAL_UARTEx_RxEventCallback+0xb8>)
 800117e:	f013 faaf 	bl	80146e0 <memcpy>
            rx_len = Size;
 8001182:	4a25      	ldr	r2, [pc, #148]	@ (8001218 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001184:	887b      	ldrh	r3, [r7, #2]
 8001186:	8013      	strh	r3, [r2, #0]
            rx_ready = 1;
 8001188:	4b24      	ldr	r3, [pc, #144]	@ (800121c <HAL_UARTEx_RxEventCallback+0xc0>)
 800118a:	2201      	movs	r2, #1
 800118c:	701a      	strb	r2, [r3, #0]

            #if 1
            UsbLog_Printf("RAW RX (%d): ", Size);
 800118e:	887b      	ldrh	r3, [r7, #2]
 8001190:	4619      	mov	r1, r3
 8001192:	4823      	ldr	r0, [pc, #140]	@ (8001220 <HAL_UARTEx_RxEventCallback+0xc4>)
 8001194:	f000 fc2c 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 8001198:	2300      	movs	r3, #0
 800119a:	81fb      	strh	r3, [r7, #14]
 800119c:	e009      	b.n	80011b2 <HAL_UARTEx_RxEventCallback+0x56>
                UsbLog_Printf("%02X ", rx_dma_buf[i]);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011a2:	5cd3      	ldrb	r3, [r2, r3]
 80011a4:	4619      	mov	r1, r3
 80011a6:	481f      	ldr	r0, [pc, #124]	@ (8001224 <HAL_UARTEx_RxEventCallback+0xc8>)
 80011a8:	f000 fc22 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80011ac:	89fb      	ldrh	r3, [r7, #14]
 80011ae:	3301      	adds	r3, #1
 80011b0:	81fb      	strh	r3, [r7, #14]
 80011b2:	89fa      	ldrh	r2, [r7, #14]
 80011b4:	887b      	ldrh	r3, [r7, #2]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d3f1      	bcc.n	800119e <HAL_UARTEx_RxEventCallback+0x42>
            }
            UsbLog_Printf(" | ");
 80011ba:	481b      	ldr	r0, [pc, #108]	@ (8001228 <HAL_UARTEx_RxEventCallback+0xcc>)
 80011bc:	f000 fc18 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	81bb      	strh	r3, [r7, #12]
 80011c4:	e017      	b.n	80011f6 <HAL_UARTEx_RxEventCallback+0x9a>
                if (rx_dma_buf[i] >= 32 && rx_dma_buf[i] < 127) {
 80011c6:	89bb      	ldrh	r3, [r7, #12]
 80011c8:	4a11      	ldr	r2, [pc, #68]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011ca:	5cd3      	ldrb	r3, [r2, r3]
 80011cc:	2b1f      	cmp	r3, #31
 80011ce:	d90c      	bls.n	80011ea <HAL_UARTEx_RxEventCallback+0x8e>
 80011d0:	89bb      	ldrh	r3, [r7, #12]
 80011d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011d4:	5cd3      	ldrb	r3, [r2, r3]
 80011d6:	2b7e      	cmp	r3, #126	@ 0x7e
 80011d8:	d807      	bhi.n	80011ea <HAL_UARTEx_RxEventCallback+0x8e>
                    UsbLog_Printf("%c", rx_dma_buf[i]);
 80011da:	89bb      	ldrh	r3, [r7, #12]
 80011dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001210 <HAL_UARTEx_RxEventCallback+0xb4>)
 80011de:	5cd3      	ldrb	r3, [r2, r3]
 80011e0:	4619      	mov	r1, r3
 80011e2:	4812      	ldr	r0, [pc, #72]	@ (800122c <HAL_UARTEx_RxEventCallback+0xd0>)
 80011e4:	f000 fc04 	bl	80019f0 <UsbLog_Printf>
 80011e8:	e002      	b.n	80011f0 <HAL_UARTEx_RxEventCallback+0x94>
                } else {
                    UsbLog_Printf(".");
 80011ea:	4811      	ldr	r0, [pc, #68]	@ (8001230 <HAL_UARTEx_RxEventCallback+0xd4>)
 80011ec:	f000 fc00 	bl	80019f0 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80011f0:	89bb      	ldrh	r3, [r7, #12]
 80011f2:	3301      	adds	r3, #1
 80011f4:	81bb      	strh	r3, [r7, #12]
 80011f6:	89ba      	ldrh	r2, [r7, #12]
 80011f8:	887b      	ldrh	r3, [r7, #2]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d3e3      	bcc.n	80011c6 <HAL_UARTEx_RxEventCallback+0x6a>
                }
            }
            UsbLog_Printf("\r\n");
 80011fe:	480d      	ldr	r0, [pc, #52]	@ (8001234 <HAL_UARTEx_RxEventCallback+0xd8>)
 8001200:	f000 fbf6 	bl	80019f0 <UsbLog_Printf>
            #endif
        }
    }
}
 8001204:	bf00      	nop
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	24001174 	.word	0x24001174
 8001210:	24000228 	.word	0x24000228
 8001214:	24000268 	.word	0x24000268
 8001218:	240002a8 	.word	0x240002a8
 800121c:	240002aa 	.word	0x240002aa
 8001220:	08015574 	.word	0x08015574
 8001224:	08015584 	.word	0x08015584
 8001228:	0801558c 	.word	0x0801558c
 800122c:	08015590 	.word	0x08015590
 8001230:	08015594 	.word	0x08015594
 8001234:	08015598 	.word	0x08015598

08001238 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <MX_DMA_Init+0x5c>)
 8001240:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001244:	4a13      	ldr	r2, [pc, #76]	@ (8001294 <MX_DMA_Init+0x5c>)
 8001246:	f043 0301 	orr.w	r3, r3, #1
 800124a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800124e:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <MX_DMA_Init+0x5c>)
 8001250:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	607b      	str	r3, [r7, #4]
 800125a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800125c:	2200      	movs	r2, #0
 800125e:	2102      	movs	r1, #2
 8001260:	200c      	movs	r0, #12
 8001262:	f002 ff64 	bl	800412e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001266:	200c      	movs	r0, #12
 8001268:	f002 ff7b 	bl	8004162 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 800126c:	2200      	movs	r2, #0
 800126e:	2102      	movs	r1, #2
 8001270:	200d      	movs	r0, #13
 8001272:	f002 ff5c 	bl	800412e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001276:	200d      	movs	r0, #13
 8001278:	f002 ff73 	bl	8004162 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 800127c:	2200      	movs	r2, #0
 800127e:	2102      	movs	r1, #2
 8001280:	2010      	movs	r0, #16
 8001282:	f002 ff54 	bl	800412e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001286:	2010      	movs	r0, #16
 8001288:	f002 ff6b 	bl	8004162 <HAL_NVIC_EnableIRQ>

}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	58024400 	.word	0x58024400

08001298 <EEPROM_Write>:
#include "eeprom_at24.h"

#define EEPROM_PRICE_ADDR 0x0000

HAL_StatusTypeDef EEPROM_Write(uint16_t mem_addr, uint8_t *data, uint16_t size) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af04      	add	r7, sp, #16
 800129e:	4603      	mov	r3, r0
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	80fb      	strh	r3, [r7, #6]
 80012a4:	4613      	mov	r3, r2
 80012a6:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c1, AT24C256_ADDR, mem_addr, I2C_MEMADD_SIZE_16BIT, data, size, 100);
 80012a8:	88fa      	ldrh	r2, [r7, #6]
 80012aa:	2364      	movs	r3, #100	@ 0x64
 80012ac:	9302      	str	r3, [sp, #8]
 80012ae:	88bb      	ldrh	r3, [r7, #4]
 80012b0:	9301      	str	r3, [sp, #4]
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2302      	movs	r3, #2
 80012b8:	21a0      	movs	r1, #160	@ 0xa0
 80012ba:	4808      	ldr	r0, [pc, #32]	@ (80012dc <EEPROM_Write+0x44>)
 80012bc:	f006 f8b8 	bl	8007430 <HAL_I2C_Mem_Write>
 80012c0:	4603      	mov	r3, r0
 80012c2:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d102      	bne.n	80012d0 <EEPROM_Write+0x38>
        HAL_Delay(5); // Typical write cycle time for AT24C
 80012ca:	2005      	movs	r0, #5
 80012cc:	f002 fe24 	bl	8003f18 <HAL_Delay>
    }
    return status;
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	240002b0 	.word	0x240002b0

080012e0 <EEPROM_Read>:

HAL_StatusTypeDef EEPROM_Read(uint16_t mem_addr, uint8_t *data, uint16_t size) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af04      	add	r7, sp, #16
 80012e6:	4603      	mov	r3, r0
 80012e8:	6039      	str	r1, [r7, #0]
 80012ea:	80fb      	strh	r3, [r7, #6]
 80012ec:	4613      	mov	r3, r2
 80012ee:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c1, AT24C256_ADDR, mem_addr, I2C_MEMADD_SIZE_16BIT, data, size, 100);
 80012f0:	88fa      	ldrh	r2, [r7, #6]
 80012f2:	2364      	movs	r3, #100	@ 0x64
 80012f4:	9302      	str	r3, [sp, #8]
 80012f6:	88bb      	ldrh	r3, [r7, #4]
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2302      	movs	r3, #2
 8001300:	21a0      	movs	r1, #160	@ 0xa0
 8001302:	4804      	ldr	r0, [pc, #16]	@ (8001314 <EEPROM_Read+0x34>)
 8001304:	f006 f9a8 	bl	8007658 <HAL_I2C_Mem_Read>
 8001308:	4603      	mov	r3, r0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	240002b0 	.word	0x240002b0

08001318 <EEPROM_SavePrice>:

HAL_StatusTypeDef EEPROM_SavePrice(uint32_t price) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    buf[0] = (price >> 24) & 0xFF;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	0e1b      	lsrs	r3, r3, #24
 8001324:	b2db      	uxtb	r3, r3
 8001326:	733b      	strb	r3, [r7, #12]
    buf[1] = (price >> 16) & 0xFF;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	0c1b      	lsrs	r3, r3, #16
 800132c:	b2db      	uxtb	r3, r3
 800132e:	737b      	strb	r3, [r7, #13]
    buf[2] = (price >> 8) & 0xFF;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	0a1b      	lsrs	r3, r3, #8
 8001334:	b2db      	uxtb	r3, r3
 8001336:	73bb      	strb	r3, [r7, #14]
    buf[3] = price & 0xFF;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	b2db      	uxtb	r3, r3
 800133c:	73fb      	strb	r3, [r7, #15]
    return EEPROM_Write(EEPROM_PRICE_ADDR, buf, 4);
 800133e:	f107 030c 	add.w	r3, r7, #12
 8001342:	2204      	movs	r2, #4
 8001344:	4619      	mov	r1, r3
 8001346:	2000      	movs	r0, #0
 8001348:	f7ff ffa6 	bl	8001298 <EEPROM_Write>
 800134c:	4603      	mov	r3, r0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <EEPROM_LoadPrice>:

uint32_t EEPROM_LoadPrice(void) {
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
    uint8_t buf[4];
    if (EEPROM_Read(EEPROM_PRICE_ADDR, buf, 4) != HAL_OK) return 0;
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	2204      	movs	r2, #4
 8001360:	4619      	mov	r1, r3
 8001362:	2000      	movs	r0, #0
 8001364:	f7ff ffbc 	bl	80012e0 <EEPROM_Read>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <EEPROM_LoadPrice+0x1c>
 800136e:	2300      	movs	r3, #0
 8001370:	e009      	b.n	8001386 <EEPROM_LoadPrice+0x30>
    return (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3];
 8001372:	793b      	ldrb	r3, [r7, #4]
 8001374:	061a      	lsls	r2, r3, #24
 8001376:	797b      	ldrb	r3, [r7, #5]
 8001378:	041b      	lsls	r3, r3, #16
 800137a:	431a      	orrs	r2, r3
 800137c:	79bb      	ldrb	r3, [r7, #6]
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	4313      	orrs	r3, r2
 8001382:	79fa      	ldrb	r2, [r7, #7]
 8001384:	4313      	orrs	r3, r2
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <Gas_CalculateCRC>:
#include "gaskitlink.h"

uint8_t Gas_CalculateCRC(const uint8_t *data, uint16_t len) {
 800138e:	b480      	push	{r7}
 8001390:	b085      	sub	sp, #20
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
 8001396:	460b      	mov	r3, r1
 8001398:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++) {
 800139e:	2300      	movs	r3, #0
 80013a0:	81bb      	strh	r3, [r7, #12]
 80013a2:	e009      	b.n	80013b8 <Gas_CalculateCRC+0x2a>
        crc ^= data[i];
 80013a4:	89bb      	ldrh	r3, [r7, #12]
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	781a      	ldrb	r2, [r3, #0]
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	4053      	eors	r3, r2
 80013b0:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++) {
 80013b2:	89bb      	ldrh	r3, [r7, #12]
 80013b4:	3301      	adds	r3, #1
 80013b6:	81bb      	strh	r3, [r7, #12]
 80013b8:	89ba      	ldrh	r2, [r7, #12]
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d3f1      	bcc.n	80013a4 <Gas_CalculateCRC+0x16>
    }
    return crc;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3714      	adds	r7, #20
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <Gas_BuildFrame>:

uint16_t Gas_BuildFrame(uint8_t *buffer, uint8_t addr_high, uint8_t addr_low, char cmd, const char *data) {
 80013ce:	b590      	push	{r4, r7, lr}
 80013d0:	b085      	sub	sp, #20
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	4608      	mov	r0, r1
 80013d8:	4611      	mov	r1, r2
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	70fb      	strb	r3, [r7, #3]
 80013e0:	460b      	mov	r3, r1
 80013e2:	70bb      	strb	r3, [r7, #2]
 80013e4:	4613      	mov	r3, r2
 80013e6:	707b      	strb	r3, [r7, #1]
    uint16_t pos = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	81fb      	strh	r3, [r7, #14]
    buffer[pos++] = GAS_STX;
 80013ec:	89fb      	ldrh	r3, [r7, #14]
 80013ee:	1c5a      	adds	r2, r3, #1
 80013f0:	81fa      	strh	r2, [r7, #14]
 80013f2:	461a      	mov	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	2202      	movs	r2, #2
 80013fa:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = addr_high;
 80013fc:	89fb      	ldrh	r3, [r7, #14]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	81fa      	strh	r2, [r7, #14]
 8001402:	461a      	mov	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4413      	add	r3, r2
 8001408:	78fa      	ldrb	r2, [r7, #3]
 800140a:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = addr_low;
 800140c:	89fb      	ldrh	r3, [r7, #14]
 800140e:	1c5a      	adds	r2, r3, #1
 8001410:	81fa      	strh	r2, [r7, #14]
 8001412:	461a      	mov	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4413      	add	r3, r2
 8001418:	78ba      	ldrb	r2, [r7, #2]
 800141a:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = (uint8_t)cmd;
 800141c:	89fb      	ldrh	r3, [r7, #14]
 800141e:	1c5a      	adds	r2, r3, #1
 8001420:	81fa      	strh	r2, [r7, #14]
 8001422:	461a      	mov	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4413      	add	r3, r2
 8001428:	787a      	ldrb	r2, [r7, #1]
 800142a:	701a      	strb	r2, [r3, #0]
    
    if (data) {
 800142c:	6a3b      	ldr	r3, [r7, #32]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d015      	beq.n	800145e <Gas_BuildFrame+0x90>
        uint16_t data_len = (uint16_t)strlen(data);
 8001432:	6a38      	ldr	r0, [r7, #32]
 8001434:	f7fe ff54 	bl	80002e0 <strlen>
 8001438:	4603      	mov	r3, r0
 800143a:	81bb      	strh	r3, [r7, #12]
        if (data_len > 22) data_len = 22;
 800143c:	89bb      	ldrh	r3, [r7, #12]
 800143e:	2b16      	cmp	r3, #22
 8001440:	d901      	bls.n	8001446 <Gas_BuildFrame+0x78>
 8001442:	2316      	movs	r3, #22
 8001444:	81bb      	strh	r3, [r7, #12]
        memcpy(&buffer[pos], data, data_len);
 8001446:	89fb      	ldrh	r3, [r7, #14]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	4413      	add	r3, r2
 800144c:	89ba      	ldrh	r2, [r7, #12]
 800144e:	6a39      	ldr	r1, [r7, #32]
 8001450:	4618      	mov	r0, r3
 8001452:	f013 f945 	bl	80146e0 <memcpy>
        pos += data_len;
 8001456:	89fa      	ldrh	r2, [r7, #14]
 8001458:	89bb      	ldrh	r3, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	81fb      	strh	r3, [r7, #14]
    }
    
    buffer[pos] = Gas_CalculateCRC(&buffer[1], pos - 1);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	1c58      	adds	r0, r3, #1
 8001462:	89fb      	ldrh	r3, [r7, #14]
 8001464:	3b01      	subs	r3, #1
 8001466:	b299      	uxth	r1, r3
 8001468:	89fb      	ldrh	r3, [r7, #14]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	18d4      	adds	r4, r2, r3
 800146e:	f7ff ff8e 	bl	800138e <Gas_CalculateCRC>
 8001472:	4603      	mov	r3, r0
 8001474:	7023      	strb	r3, [r4, #0]
    pos++;
 8001476:	89fb      	ldrh	r3, [r7, #14]
 8001478:	3301      	adds	r3, #1
 800147a:	81fb      	strh	r3, [r7, #14]
    
    return pos;
 800147c:	89fb      	ldrh	r3, [r7, #14]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	bd90      	pop	{r4, r7, pc}

08001486 <Gas_ParseFrame>:

int Gas_ParseFrame(const uint8_t *buffer, uint16_t len, GasFrame_t *frame) {
 8001486:	b580      	push	{r7, lr}
 8001488:	b086      	sub	sp, #24
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	460b      	mov	r3, r1
 8001490:	607a      	str	r2, [r7, #4]
 8001492:	817b      	strh	r3, [r7, #10]
    if (len < 5) return -1; // Too short
 8001494:	897b      	ldrh	r3, [r7, #10]
 8001496:	2b04      	cmp	r3, #4
 8001498:	d802      	bhi.n	80014a0 <Gas_ParseFrame+0x1a>
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	e045      	b.n	800152c <Gas_ParseFrame+0xa6>
    if (buffer[0] != GAS_STX) return -2; // No STX
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d002      	beq.n	80014ae <Gas_ParseFrame+0x28>
 80014a8:	f06f 0301 	mvn.w	r3, #1
 80014ac:	e03e      	b.n	800152c <Gas_ParseFrame+0xa6>
    
    uint8_t crc_calc = Gas_CalculateCRC(&buffer[1], len - 2);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	1c5a      	adds	r2, r3, #1
 80014b2:	897b      	ldrh	r3, [r7, #10]
 80014b4:	3b02      	subs	r3, #2
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	4619      	mov	r1, r3
 80014ba:	4610      	mov	r0, r2
 80014bc:	f7ff ff67 	bl	800138e <Gas_CalculateCRC>
 80014c0:	4603      	mov	r3, r0
 80014c2:	75bb      	strb	r3, [r7, #22]
    if (crc_calc != buffer[len - 1]) return -3; // CRC Error
 80014c4:	897b      	ldrh	r3, [r7, #10]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4413      	add	r3, r2
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	7dba      	ldrb	r2, [r7, #22]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d002      	beq.n	80014da <Gas_ParseFrame+0x54>
 80014d4:	f06f 0302 	mvn.w	r3, #2
 80014d8:	e028      	b.n	800152c <Gas_ParseFrame+0xa6>
    
    frame->addr_high = buffer[1];
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3301      	adds	r3, #1
 80014de:	781a      	ldrb	r2, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	701a      	strb	r2, [r3, #0]
    frame->addr_low = buffer[2];
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	3302      	adds	r3, #2
 80014e8:	781a      	ldrb	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	705a      	strb	r2, [r3, #1]
    frame->cmd = buffer[3];
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	3303      	adds	r3, #3
 80014f2:	781a      	ldrb	r2, [r3, #0]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	709a      	strb	r2, [r3, #2]
    
    uint8_t data_len = len - 5;
 80014f8:	897b      	ldrh	r3, [r7, #10]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	3b05      	subs	r3, #5
 80014fe:	75fb      	strb	r3, [r7, #23]
    if (data_len > 22) data_len = 22;
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	2b16      	cmp	r3, #22
 8001504:	d901      	bls.n	800150a <Gas_ParseFrame+0x84>
 8001506:	2316      	movs	r3, #22
 8001508:	75fb      	strb	r3, [r7, #23]
    frame->data_len = data_len;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	7dfa      	ldrb	r2, [r7, #23]
 800150e:	769a      	strb	r2, [r3, #26]
    memcpy(frame->data, &buffer[4], data_len);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	1cd8      	adds	r0, r3, #3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	3304      	adds	r3, #4
 8001518:	7dfa      	ldrb	r2, [r7, #23]
 800151a:	4619      	mov	r1, r3
 800151c:	f013 f8e0 	bl	80146e0 <memcpy>
    frame->data[data_len] = '\0';
 8001520:	7dfb      	ldrb	r3, [r7, #23]
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	2200      	movs	r2, #0
 8001528:	70da      	strb	r2, [r3, #3]
    
    return 0;
 800152a:	2300      	movs	r3, #0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
 8001548:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800154a:	4b45      	ldr	r3, [pc, #276]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800154c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001550:	4a43      	ldr	r2, [pc, #268]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001552:	f043 0304 	orr.w	r3, r3, #4
 8001556:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800155a:	4b41      	ldr	r3, [pc, #260]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800155c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001560:	f003 0304 	and.w	r3, r3, #4
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001568:	4b3d      	ldr	r3, [pc, #244]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800156a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800156e:	4a3c      	ldr	r2, [pc, #240]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001574:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001578:	4b39      	ldr	r3, [pc, #228]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800157a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800157e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001586:	4b36      	ldr	r3, [pc, #216]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800158c:	4a34      	ldr	r2, [pc, #208]	@ (8001660 <MX_GPIO_Init+0x12c>)
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001596:	4b32      	ldr	r3, [pc, #200]	@ (8001660 <MX_GPIO_Init+0x12c>)
 8001598:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015c2:	4b27      	ldr	r3, [pc, #156]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c8:	4a25      	ldr	r2, [pc, #148]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015ca:	f043 0310 	orr.w	r3, r3, #16
 80015ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015d2:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <MX_GPIO_Init+0x12c>)
 80015d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d8:	f003 0310 	and.w	r3, r3, #16
 80015dc:	603b      	str	r3, [r7, #0]
 80015de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_RESET);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f245 0102 	movw	r1, #20482	@ 0x5002
 80015e6:	481f      	ldr	r0, [pc, #124]	@ (8001664 <MX_GPIO_Init+0x130>)
 80015e8:	f005 fe6c 	bl	80072c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KeyRow_1_GPIO_Port, KeyRow_1_Pin, GPIO_PIN_SET);
 80015ec:	2201      	movs	r2, #1
 80015ee:	2104      	movs	r1, #4
 80015f0:	481c      	ldr	r0, [pc, #112]	@ (8001664 <MX_GPIO_Init+0x130>)
 80015f2:	f005 fe67 	bl	80072c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin, GPIO_PIN_SET);
 80015f6:	2201      	movs	r2, #1
 80015f8:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 80015fc:	481a      	ldr	r0, [pc, #104]	@ (8001668 <MX_GPIO_Init+0x134>)
 80015fe:	f005 fe61 	bl	80072c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 8001602:	f245 0306 	movw	r3, #20486	@ 0x5006
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001610:	2302      	movs	r3, #2
 8001612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4812      	ldr	r0, [pc, #72]	@ (8001664 <MX_GPIO_Init+0x130>)
 800161c:	f005 fc8a 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
  GPIO_InitStruct.Pin = KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin;
 8001620:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001626:	2301      	movs	r3, #1
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800162e:	2302      	movs	r3, #2
 8001630:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	480b      	ldr	r0, [pc, #44]	@ (8001668 <MX_GPIO_Init+0x134>)
 800163a:	f005 fc7b 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
  GPIO_InitStruct.Pin = KeyCol_1_Pin|KeyCol_2_Pin|KeyCol_3_Pin|KeyCol_4_Pin;
 800163e:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001648:	2301      	movs	r3, #1
 800164a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	4805      	ldr	r0, [pc, #20]	@ (8001668 <MX_GPIO_Init+0x134>)
 8001654:	f005 fc6e 	bl	8006f34 <HAL_GPIO_Init>

}
 8001658:	bf00      	nop
 800165a:	3728      	adds	r7, #40	@ 0x28
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	58024400 	.word	0x58024400
 8001664:	58020400 	.word	0x58020400
 8001668:	58021000 	.word	0x58021000

0800166c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001670:	4b1b      	ldr	r3, [pc, #108]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001672:	4a1c      	ldr	r2, [pc, #112]	@ (80016e4 <MX_I2C1_Init+0x78>)
 8001674:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001676:	4b1a      	ldr	r3, [pc, #104]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001678:	4a1b      	ldr	r2, [pc, #108]	@ (80016e8 <MX_I2C1_Init+0x7c>)
 800167a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800167c:	4b18      	ldr	r3, [pc, #96]	@ (80016e0 <MX_I2C1_Init+0x74>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001682:	4b17      	ldr	r3, [pc, #92]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001684:	2201      	movs	r2, #1
 8001686:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001688:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <MX_I2C1_Init+0x74>)
 800168a:	2200      	movs	r2, #0
 800168c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800168e:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001690:	2200      	movs	r2, #0
 8001692:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <MX_I2C1_Init+0x74>)
 8001696:	2200      	movs	r2, #0
 8001698:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_I2C1_Init+0x74>)
 800169c:	2200      	movs	r2, #0
 800169e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016a6:	480e      	ldr	r0, [pc, #56]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016a8:	f005 fe26 	bl	80072f8 <HAL_I2C_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016b2:	f000 fb49 	bl	8001d48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016b6:	2100      	movs	r1, #0
 80016b8:	4809      	ldr	r0, [pc, #36]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016ba:	f007 fa8d 	bl	8008bd8 <HAL_I2CEx_ConfigAnalogFilter>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016c4:	f000 fb40 	bl	8001d48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016c8:	2100      	movs	r1, #0
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <MX_I2C1_Init+0x74>)
 80016cc:	f007 facf 	bl	8008c6e <HAL_I2CEx_ConfigDigitalFilter>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016d6:	f000 fb37 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	240002b0 	.word	0x240002b0
 80016e4:	40005400 	.word	0x40005400
 80016e8:	00b03fdb 	.word	0x00b03fdb

080016ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b0ba      	sub	sp, #232	@ 0xe8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	22c0      	movs	r2, #192	@ 0xc0
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f012 ffa5 	bl	801465c <memset>
  if(i2cHandle->Instance==I2C1)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a2e      	ldr	r2, [pc, #184]	@ (80017d0 <HAL_I2C_MspInit+0xe4>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d155      	bne.n	80017c8 <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800171c:	f04f 0208 	mov.w	r2, #8
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001728:	2300      	movs	r3, #0
 800172a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800172e:	f107 0310 	add.w	r3, r7, #16
 8001732:	4618      	mov	r0, r3
 8001734:	f009 fdb8 	bl	800b2a8 <HAL_RCCEx_PeriphCLKConfig>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800173e:	f000 fb03 	bl	8001d48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	4b24      	ldr	r3, [pc, #144]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 8001744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001748:	4a22      	ldr	r2, [pc, #136]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 800174a:	f043 0302 	orr.w	r3, r3, #2
 800174e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001752:	4b20      	ldr	r3, [pc, #128]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 8001754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001758:	f003 0302 	and.w	r3, r3, #2
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001760:	23c0      	movs	r3, #192	@ 0xc0
 8001762:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001766:	2312      	movs	r3, #18
 8001768:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001772:	2302      	movs	r3, #2
 8001774:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001778:	2304      	movs	r3, #4
 800177a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001782:	4619      	mov	r1, r3
 8001784:	4814      	ldr	r0, [pc, #80]	@ (80017d8 <HAL_I2C_MspInit+0xec>)
 8001786:	f005 fbd5 	bl	8006f34 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800178a:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 800178c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001790:	4a10      	ldr	r2, [pc, #64]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 8001792:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001796:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800179a:	4b0e      	ldr	r3, [pc, #56]	@ (80017d4 <HAL_I2C_MspInit+0xe8>)
 800179c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	210c      	movs	r1, #12
 80017ac:	201f      	movs	r0, #31
 80017ae:	f002 fcbe 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80017b2:	201f      	movs	r0, #31
 80017b4:	f002 fcd5 	bl	8004162 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 80017b8:	2200      	movs	r2, #0
 80017ba:	210c      	movs	r1, #12
 80017bc:	2020      	movs	r0, #32
 80017be:	f002 fcb6 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80017c2:	2020      	movs	r0, #32
 80017c4:	f002 fccd 	bl	8004162 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017c8:	bf00      	nop
 80017ca:	37e8      	adds	r7, #232	@ 0xe8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40005400 	.word	0x40005400
 80017d4:	58024400 	.word	0x58024400
 80017d8:	58020400 	.word	0x58020400

080017dc <Keyboard_Init>:
};

static char last_key = 0;
static uint32_t last_scan_time = 0;

void Keyboard_Init(void) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < KEY_ROWS; i++) {
 80017e2:	2300      	movs	r3, #0
 80017e4:	71fb      	strb	r3, [r7, #7]
 80017e6:	e00e      	b.n	8001806 <Keyboard_Init+0x2a>
        HAL_GPIO_WritePin(row_ports[i], row_pins[i], GPIO_PIN_SET);
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001818 <Keyboard_Init+0x3c>)
 80017ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	4a0a      	ldr	r2, [pc, #40]	@ (800181c <Keyboard_Init+0x40>)
 80017f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017f8:	2201      	movs	r2, #1
 80017fa:	4619      	mov	r1, r3
 80017fc:	f005 fd62 	bl	80072c4 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < KEY_ROWS; i++) {
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	3301      	adds	r3, #1
 8001804:	71fb      	strb	r3, [r7, #7]
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	2b04      	cmp	r3, #4
 800180a:	d9ed      	bls.n	80017e8 <Keyboard_Init+0xc>
    }
}
 800180c:	bf00      	nop
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	24000000 	.word	0x24000000
 800181c:	24000014 	.word	0x24000014

08001820 <Keyboard_Scan>:

char Keyboard_Scan(void) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001826:	2300      	movs	r3, #0
 8001828:	71fb      	strb	r3, [r7, #7]
 800182a:	e04f      	b.n	80018cc <Keyboard_Scan+0xac>
        HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_RESET);
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	4a2b      	ldr	r2, [pc, #172]	@ (80018dc <Keyboard_Scan+0xbc>)
 8001830:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4a2a      	ldr	r2, [pc, #168]	@ (80018e0 <Keyboard_Scan+0xc0>)
 8001838:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800183c:	2200      	movs	r2, #0
 800183e:	4619      	mov	r1, r3
 8001840:	f005 fd40 	bl	80072c4 <HAL_GPIO_WritePin>
        
        for(volatile int i=0; i<50; i++);
 8001844:	2300      	movs	r3, #0
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	e002      	b.n	8001850 <Keyboard_Scan+0x30>
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	3301      	adds	r3, #1
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	2b31      	cmp	r3, #49	@ 0x31
 8001854:	ddf9      	ble.n	800184a <Keyboard_Scan+0x2a>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001856:	2300      	movs	r3, #0
 8001858:	71bb      	strb	r3, [r7, #6]
 800185a:	e025      	b.n	80018a8 <Keyboard_Scan+0x88>
            if (HAL_GPIO_ReadPin(col_ports[c], col_pins[c]) == GPIO_PIN_RESET) {
 800185c:	79bb      	ldrb	r3, [r7, #6]
 800185e:	4a21      	ldr	r2, [pc, #132]	@ (80018e4 <Keyboard_Scan+0xc4>)
 8001860:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001864:	79bb      	ldrb	r3, [r7, #6]
 8001866:	4920      	ldr	r1, [pc, #128]	@ (80018e8 <Keyboard_Scan+0xc8>)
 8001868:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800186c:	4619      	mov	r1, r3
 800186e:	4610      	mov	r0, r2
 8001870:	f005 fd10 	bl	8007294 <HAL_GPIO_ReadPin>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d113      	bne.n	80018a2 <Keyboard_Scan+0x82>
                HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_SET);
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	4a17      	ldr	r2, [pc, #92]	@ (80018dc <Keyboard_Scan+0xbc>)
 800187e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4a16      	ldr	r2, [pc, #88]	@ (80018e0 <Keyboard_Scan+0xc0>)
 8001886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800188a:	2201      	movs	r2, #1
 800188c:	4619      	mov	r1, r3
 800188e:	f005 fd19 	bl	80072c4 <HAL_GPIO_WritePin>
                return key_map[r][c];
 8001892:	79fa      	ldrb	r2, [r7, #7]
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	4915      	ldr	r1, [pc, #84]	@ (80018ec <Keyboard_Scan+0xcc>)
 8001898:	0092      	lsls	r2, r2, #2
 800189a:	440a      	add	r2, r1
 800189c:	4413      	add	r3, r2
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	e018      	b.n	80018d4 <Keyboard_Scan+0xb4>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80018a2:	79bb      	ldrb	r3, [r7, #6]
 80018a4:	3301      	adds	r3, #1
 80018a6:	71bb      	strb	r3, [r7, #6]
 80018a8:	79bb      	ldrb	r3, [r7, #6]
 80018aa:	2b03      	cmp	r3, #3
 80018ac:	d9d6      	bls.n	800185c <Keyboard_Scan+0x3c>
            }
        }
        HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_SET);
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <Keyboard_Scan+0xbc>)
 80018b2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	4a09      	ldr	r2, [pc, #36]	@ (80018e0 <Keyboard_Scan+0xc0>)
 80018ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018be:	2201      	movs	r2, #1
 80018c0:	4619      	mov	r1, r3
 80018c2:	f005 fcff 	bl	80072c4 <HAL_GPIO_WritePin>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	3301      	adds	r3, #1
 80018ca:	71fb      	strb	r3, [r7, #7]
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d9ac      	bls.n	800182c <Keyboard_Scan+0xc>
    }
    return 0;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	24000000 	.word	0x24000000
 80018e0:	24000014 	.word	0x24000014
 80018e4:	24000020 	.word	0x24000020
 80018e8:	24000030 	.word	0x24000030
 80018ec:	080157c4 	.word	0x080157c4

080018f0 <Keyboard_GetKey>:

char Keyboard_GetKey(void) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80018f6:	f002 fb03 	bl	8003f00 <HAL_GetTick>
 80018fa:	6078      	str	r0, [r7, #4]
    
    // ИСПРАВЛЕНИЕ #5: Убрана избыточная проверка переполнения
    // Unsigned arithmetic автоматически обрабатывает wrap-around
    if ((now - last_scan_time) >= 50) {
 80018fc:	4b0f      	ldr	r3, [pc, #60]	@ (800193c <Keyboard_GetKey+0x4c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b31      	cmp	r3, #49	@ 0x31
 8001906:	d913      	bls.n	8001930 <Keyboard_GetKey+0x40>
        last_scan_time = now;
 8001908:	4a0c      	ldr	r2, [pc, #48]	@ (800193c <Keyboard_GetKey+0x4c>)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6013      	str	r3, [r2, #0]
        
        char current_key = Keyboard_Scan();
 800190e:	f7ff ff87 	bl	8001820 <Keyboard_Scan>
 8001912:	4603      	mov	r3, r0
 8001914:	70fb      	strb	r3, [r7, #3]
        
        if (current_key != last_key) {
 8001916:	4b0a      	ldr	r3, [pc, #40]	@ (8001940 <Keyboard_GetKey+0x50>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	78fa      	ldrb	r2, [r7, #3]
 800191c:	429a      	cmp	r2, r3
 800191e:	d007      	beq.n	8001930 <Keyboard_GetKey+0x40>
            last_key = current_key;
 8001920:	4a07      	ldr	r2, [pc, #28]	@ (8001940 <Keyboard_GetKey+0x50>)
 8001922:	78fb      	ldrb	r3, [r7, #3]
 8001924:	7013      	strb	r3, [r2, #0]
            if (current_key != 0) {
 8001926:	78fb      	ldrb	r3, [r7, #3]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <Keyboard_GetKey+0x40>
                return current_key;
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	e000      	b.n	8001932 <Keyboard_GetKey+0x42>
            }
        }
    }
    
    return 0;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	24000308 	.word	0x24000308
 8001940:	24000304 	.word	0x24000304

08001944 <SSD1309_IsReady>:
void SSD1309_DrawString8x8(SSD1309_t *d, uint16_t x, uint16_t y, const char *s, SSD1309_Color_t c);

/* Асинхронное обновление дисплея */
void SSD1309_UpdateAsync(SSD1309_t *d);

static inline bool SSD1309_IsReady(const SSD1309_t *d) { return d->ready != 0u; }
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b00      	cmp	r3, #0
 8001956:	bf14      	ite	ne
 8001958:	2301      	movne	r3, #1
 800195a:	2300      	moveq	r3, #0
 800195c:	b2db      	uxtb	r3, r3
 800195e:	4618      	mov	r0, r3
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
	...

0800196c <UsbLog_Push>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* ====== USB CDC logger (non-blocking) ====== */
static void UsbLog_Push(const uint8_t *data, uint16_t len)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	807b      	strh	r3, [r7, #2]
  for (uint16_t i = 0; i < len; i++) {
 8001978:	2300      	movs	r3, #0
 800197a:	81fb      	strh	r3, [r7, #14]
 800197c:	e026      	b.n	80019cc <UsbLog_Push+0x60>
    uint16_t next = (uint16_t)((usblog_wr + 1u) % USBLOG_RING_SZ);
 800197e:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <UsbLog_Push+0x78>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	b29b      	uxth	r3, r3
 8001984:	3301      	adds	r3, #1
 8001986:	b29b      	uxth	r3, r3
 8001988:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800198c:	81bb      	strh	r3, [r7, #12]
    if (next == usblog_rd) {
 800198e:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <UsbLog_Push+0x7c>)
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	b29b      	uxth	r3, r3
 8001994:	89ba      	ldrh	r2, [r7, #12]
 8001996:	429a      	cmp	r2, r3
 8001998:	d109      	bne.n	80019ae <UsbLog_Push+0x42>
      usblog_rd = (uint16_t)((usblog_rd + 1u) % USBLOG_RING_SZ);
 800199a:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <UsbLog_Push+0x7c>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	3301      	adds	r3, #1
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <UsbLog_Push+0x7c>)
 80019ac:	801a      	strh	r2, [r3, #0]
    }
    usblog_ring[usblog_wr] = data[i];
 80019ae:	89fb      	ldrh	r3, [r7, #14]
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	4413      	add	r3, r2
 80019b4:	4a0b      	ldr	r2, [pc, #44]	@ (80019e4 <UsbLog_Push+0x78>)
 80019b6:	8812      	ldrh	r2, [r2, #0]
 80019b8:	b292      	uxth	r2, r2
 80019ba:	7819      	ldrb	r1, [r3, #0]
 80019bc:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <UsbLog_Push+0x80>)
 80019be:	5499      	strb	r1, [r3, r2]
    usblog_wr = next;
 80019c0:	4a08      	ldr	r2, [pc, #32]	@ (80019e4 <UsbLog_Push+0x78>)
 80019c2:	89bb      	ldrh	r3, [r7, #12]
 80019c4:	8013      	strh	r3, [r2, #0]
  for (uint16_t i = 0; i < len; i++) {
 80019c6:	89fb      	ldrh	r3, [r7, #14]
 80019c8:	3301      	adds	r3, #1
 80019ca:	81fb      	strh	r3, [r7, #14]
 80019cc:	89fa      	ldrh	r2, [r7, #14]
 80019ce:	887b      	ldrh	r3, [r7, #2]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d3d4      	bcc.n	800197e <UsbLog_Push+0x12>
  }
}
 80019d4:	bf00      	nop
 80019d6:	bf00      	nop
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	24000fa0 	.word	0x24000fa0
 80019e8:	24000fa2 	.word	0x24000fa2
 80019ec:	240007a0 	.word	0x240007a0

080019f0 <UsbLog_Printf>:

void UsbLog_Printf(const char *fmt, ...)
{
 80019f0:	b40f      	push	{r0, r1, r2, r3}
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b0c2      	sub	sp, #264	@ 0x108
 80019f6:	af00      	add	r7, sp, #0
  char tmp[256];
  va_list ap;
  va_start(ap, fmt);
 80019f8:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80019fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001a00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a04:	601a      	str	r2, [r3, #0]
  int n = vsnprintf(tmp, sizeof(tmp), fmt, ap);
 8001a06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001a0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a0e:	1d38      	adds	r0, r7, #4
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001a16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a1a:	f012 fe11 	bl	8014640 <vsniprintf>
 8001a1e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  va_end(ap);

  if (n <= 0) return;
 8001a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	dd11      	ble.n	8001a4e <UsbLog_Printf+0x5e>
  if ((size_t)n > sizeof(tmp)) n = (int)sizeof(tmp);
 8001a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a32:	d903      	bls.n	8001a3c <UsbLog_Printf+0x4c>
 8001a34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  UsbLog_Push((const uint8_t*)tmp, (uint16_t)n);
 8001a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	4611      	mov	r1, r2
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff90 	bl	800196c <UsbLog_Push>
 8001a4c:	e000      	b.n	8001a50 <UsbLog_Printf+0x60>
  if (n <= 0) return;
 8001a4e:	bf00      	nop
}
 8001a50:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001a54:	46bd      	mov	sp, r7
 8001a56:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a5a:	b004      	add	sp, #16
 8001a5c:	4770      	bx	lr
	...

08001a60 <UsbLog_Task>:

static void UsbLog_Task(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b092      	sub	sp, #72	@ 0x48
 8001a64:	af00      	add	r7, sp, #0
  if (usblog_rd == usblog_wr) return;
 8001a66:	4b27      	ldr	r3, [pc, #156]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001a68:	881b      	ldrh	r3, [r3, #0]
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	4b26      	ldr	r3, [pc, #152]	@ (8001b08 <UsbLog_Task+0xa8>)
 8001a6e:	881b      	ldrh	r3, [r3, #0]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d041      	beq.n	8001afa <UsbLog_Task+0x9a>

  uint8_t  chunk[USBLOG_CHUNK_SZ];
  uint16_t rd_snapshot = usblog_rd;
 8001a76:	4b23      	ldr	r3, [pc, #140]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001a78:	881b      	ldrh	r3, [r3, #0]
 8001a7a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
  uint16_t cnt = 0;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  while ((usblog_rd != usblog_wr) && (cnt < USBLOG_CHUNK_SZ)) {
 8001a84:	e01a      	b.n	8001abc <UsbLog_Task+0x5c>
    chunk[cnt++] = usblog_ring[usblog_rd];
 8001a86:	4b1f      	ldr	r3, [pc, #124]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001a88:	881b      	ldrh	r3, [r3, #0]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001a92:	1c59      	adds	r1, r3, #1
 8001a94:	f8a7 1046 	strh.w	r1, [r7, #70]	@ 0x46
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <UsbLog_Task+0xac>)
 8001a9c:	5c9a      	ldrb	r2, [r3, r2]
 8001a9e:	f101 0348 	add.w	r3, r1, #72	@ 0x48
 8001aa2:	443b      	add	r3, r7
 8001aa4:	f803 2c48 	strb.w	r2, [r3, #-72]
    usblog_rd = (uint16_t)((usblog_rd + 1u) % USBLOG_RING_SZ);
 8001aa8:	4b16      	ldr	r3, [pc, #88]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001aaa:	881b      	ldrh	r3, [r3, #0]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	4b12      	ldr	r3, [pc, #72]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001aba:	801a      	strh	r2, [r3, #0]
  while ((usblog_rd != usblog_wr) && (cnt < USBLOG_CHUNK_SZ)) {
 8001abc:	4b11      	ldr	r3, [pc, #68]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	4b11      	ldr	r3, [pc, #68]	@ (8001b08 <UsbLog_Task+0xa8>)
 8001ac4:	881b      	ldrh	r3, [r3, #0]
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d003      	beq.n	8001ad4 <UsbLog_Task+0x74>
 8001acc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001ad0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ad2:	d9d8      	bls.n	8001a86 <UsbLog_Task+0x26>
  }

  uint8_t res = CDC_Transmit_FS(chunk, cnt);
 8001ad4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001ad8:	463b      	mov	r3, r7
 8001ada:	4611      	mov	r1, r2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f012 f80d 	bl	8013afc <CDC_Transmit_FS>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  if (res != 0) { // USBD_OK is 0
 8001ae8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <UsbLog_Task+0x9c>
    usblog_rd = rd_snapshot;
 8001af0:	4a04      	ldr	r2, [pc, #16]	@ (8001b04 <UsbLog_Task+0xa4>)
 8001af2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001af6:	8013      	strh	r3, [r2, #0]
 8001af8:	e000      	b.n	8001afc <UsbLog_Task+0x9c>
  if (usblog_rd == usblog_wr) return;
 8001afa:	bf00      	nop
  }
}
 8001afc:	3748      	adds	r7, #72	@ 0x48
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	24000fa2 	.word	0x24000fa2
 8001b08:	24000fa0 	.word	0x24000fa0
 8001b0c:	240007a0 	.word	0x240007a0

08001b10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b10:	b5b0      	push	{r4, r5, r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001b16:	f000 f8eb 	bl	8001cf0 <MPU_Config>

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b1a:	f002 f96b 	bl	8003df4 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001b1e:	f000 f843 	bl	8001ba8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b22:	f7ff fd07 	bl	8001534 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b26:	f7ff fb87 	bl	8001238 <MX_DMA_Init>
  MX_I2C1_Init();
 8001b2a:	f7ff fd9f 	bl	800166c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001b2e:	f001 f89d 	bl	8002c6c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b32:	f001 f8e9 	bl	8002d08 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001b36:	f002 f80f 	bl	8003b58 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8001b3a:	f011 ff1f 	bl	801397c <MX_USB_DEVICE_Init>
  MX_SPI2_Init();
 8001b3e:	f000 f909 	bl	8001d54 <MX_SPI2_Init>

  /* USER CODE BEGIN 2 */

  /* OLED init */
  SSD1309_Config_t cfg = {
 8001b42:	4b16      	ldr	r3, [pc, #88]	@ (8001b9c <main+0x8c>)
 8001b44:	1d3c      	adds	r4, r7, #4
 8001b46:	461d      	mov	r5, r3
 8001b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    .rst_port = SPI2_RST_GPIO_Port, .rst_pin = SPI2_RST_Pin,
    .col_offset = 2u,
    .invert = 0u
  };

  SSD1309_Init(&oled, &cfg);
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	4619      	mov	r1, r3
 8001b58:	4811      	ldr	r0, [pc, #68]	@ (8001ba0 <main+0x90>)
 8001b5a:	f000 fc8a 	bl	8002472 <SSD1309_Init>
  SSD1309_BeginAsync(&oled);
 8001b5e:	4810      	ldr	r0, [pc, #64]	@ (8001ba0 <main+0x90>)
 8001b60:	f000 fcbd 	bl	80024de <SSD1309_BeginAsync>

  HAL_Delay(1000); // More delay for USB
 8001b64:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b68:	f002 f9d6 	bl	8003f18 <HAL_Delay>
  UsbLog_Printf("=== System Started ===\r\n");
 8001b6c:	480d      	ldr	r0, [pc, #52]	@ (8001ba4 <main+0x94>)
 8001b6e:	f7ff ff3f 	bl	80019f0 <UsbLog_Printf>

  UI_Init();
 8001b72:	f001 f9e3 	bl	8002f3c <UI_Init>

  /* Infinite loop */
  while (1)
  {
    /* Dispenser polling and UART handling - MUST BE CALLED EVERY LOOP */
    Dispenser_Update();
 8001b76:	f7fe ff19 	bl	80009ac <Dispenser_Update>

    /* OLED driver task */
    SSD1309_Task(&oled);
 8001b7a:	4809      	ldr	r0, [pc, #36]	@ (8001ba0 <main+0x90>)
 8001b7c:	f000 fcd4 	bl	8002528 <SSD1309_Task>

    /* USB logger task */
    UsbLog_Task();
 8001b80:	f7ff ff6e 	bl	8001a60 <UsbLog_Task>

    /* Process keyboard input - ALWAYS, regardless of display state */
    UI_ProcessInput();
 8001b84:	f001 fd44 	bl	8003610 <UI_ProcessInput>

    /* Update display only when ready */
    if (SSD1309_IsReady(&oled)) {
 8001b88:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <main+0x90>)
 8001b8a:	f7ff fedb 	bl	8001944 <SSD1309_IsReady>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0f0      	beq.n	8001b76 <main+0x66>
      UI_Draw();
 8001b94:	f001 ff9e 	bl	8003ad4 <UI_Draw>
    Dispenser_Update();
 8001b98:	e7ed      	b.n	8001b76 <main+0x66>
 8001b9a:	bf00      	nop
 8001b9c:	080155b8 	.word	0x080155b8
 8001ba0:	24000320 	.word	0x24000320
 8001ba4:	0801559c 	.word	0x0801559c

08001ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b09c      	sub	sp, #112	@ 0x70
 8001bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb2:	224c      	movs	r2, #76	@ 0x4c
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f012 fd50 	bl	801465c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bbc:	1d3b      	adds	r3, r7, #4
 8001bbe:	2220      	movs	r2, #32
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f012 fd4a 	bl	801465c <memset>

  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001bc8:	2002      	movs	r0, #2
 8001bca:	f008 fb3d 	bl	800a248 <HAL_PWREx_ConfigSupply>

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001bce:	2300      	movs	r3, #0
 8001bd0:	603b      	str	r3, [r7, #0]
 8001bd2:	4b31      	ldr	r3, [pc, #196]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	4a30      	ldr	r2, [pc, #192]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001bd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bdc:	6193      	str	r3, [r2, #24]
 8001bde:	4b2e      	ldr	r3, [pc, #184]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001be6:	603b      	str	r3, [r7, #0]
 8001be8:	4b2c      	ldr	r3, [pc, #176]	@ (8001c9c <SystemClock_Config+0xf4>)
 8001bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bec:	4a2b      	ldr	r2, [pc, #172]	@ (8001c9c <SystemClock_Config+0xf4>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001bf4:	4b29      	ldr	r3, [pc, #164]	@ (8001c9c <SystemClock_Config+0xf4>)
 8001bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	603b      	str	r3, [r7, #0]
 8001bfe:	683b      	ldr	r3, [r7, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001c00:	bf00      	nop
 8001c02:	4b25      	ldr	r3, [pc, #148]	@ (8001c98 <SystemClock_Config+0xf0>)
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c0e:	d1f8      	bne.n	8001c02 <SystemClock_Config+0x5a>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001c10:	2321      	movs	r3, #33	@ 0x21
 8001c12:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c22:	2302      	movs	r3, #2
 8001c24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001c26:	2305      	movs	r3, #5
 8001c28:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001c2a:	23c0      	movs	r3, #192	@ 0xc0
 8001c2c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001c32:	230f      	movs	r3, #15
 8001c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c36:	2302      	movs	r3, #2
 8001c38:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001c3a:	230c      	movs	r3, #12
 8001c3c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001c46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f008 fb46 	bl	800a2dc <HAL_RCC_OscConfig>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <SystemClock_Config+0xb2>
    Error_Handler();
 8001c56:	f000 f877 	bl	8001d48 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c5a:	233f      	movs	r3, #63	@ 0x3f
 8001c5c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001c66:	2308      	movs	r3, #8
 8001c68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001c6a:	2340      	movs	r3, #64	@ 0x40
 8001c6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001c6e:	2340      	movs	r3, #64	@ 0x40
 8001c70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c76:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001c78:	2340      	movs	r3, #64	@ 0x40
 8001c7a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	2104      	movs	r1, #4
 8001c80:	4618      	mov	r0, r3
 8001c82:	f008 ff85 	bl	800ab90 <HAL_RCC_ClockConfig>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <SystemClock_Config+0xe8>
    Error_Handler();
 8001c8c:	f000 f85c 	bl	8001d48 <Error_Handler>
  }
}
 8001c90:	bf00      	nop
 8001c92:	3770      	adds	r7, #112	@ 0x70
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	58024800 	.word	0x58024800
 8001c9c:	58000400 	.word	0x58000400

08001ca0 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */

#if SSD1309_HAL_SPI_CALLBACKS_ENABLED
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi2) {
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a05      	ldr	r2, [pc, #20]	@ (8001cc0 <HAL_SPI_TxCpltCallback+0x20>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d103      	bne.n	8001cb8 <HAL_SPI_TxCpltCallback+0x18>
    SSD1309_OnSpiTxCplt(&oled, hspi);
 8001cb0:	6879      	ldr	r1, [r7, #4]
 8001cb2:	4804      	ldr	r0, [pc, #16]	@ (8001cc4 <HAL_SPI_TxCpltCallback+0x24>)
 8001cb4:	f000 fdb6 	bl	8002824 <SSD1309_OnSpiTxCplt>
  }
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	24000fa4 	.word	0x24000fa4
 8001cc4:	24000320 	.word	0x24000320

08001cc8 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi2) {
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a05      	ldr	r2, [pc, #20]	@ (8001ce8 <HAL_SPI_ErrorCallback+0x20>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d103      	bne.n	8001ce0 <HAL_SPI_ErrorCallback+0x18>
    SSD1309_OnSpiError(&oled, hspi);
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	4804      	ldr	r0, [pc, #16]	@ (8001cec <HAL_SPI_ErrorCallback+0x24>)
 8001cdc:	f000 fdf8 	bl	80028d0 <SSD1309_OnSpiError>
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	24000fa4 	.word	0x24000fa4
 8001cec:	24000320 	.word	0x24000320

08001cf0 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */
void MPU_Config(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001cf6:	463b      	mov	r3, r7
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]

  HAL_MPU_Disable();
 8001d02:	f002 fa49 	bl	8004198 <HAL_MPU_Disable>

  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001d06:	2301      	movs	r3, #1
 8001d08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001d12:	231f      	movs	r3, #31
 8001d14:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001d16:	2387      	movs	r3, #135	@ 0x87
 8001d18:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001d22:	2301      	movs	r3, #1
 8001d24:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001d26:	2301      	movs	r3, #1
 8001d28:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001d32:	463b      	mov	r3, r7
 8001d34:	4618      	mov	r0, r3
 8001d36:	f002 fa67 	bl	8004208 <HAL_MPU_ConfigRegion>

  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001d3a:	2004      	movs	r0, #4
 8001d3c:	f002 fa44 	bl	80041c8 <HAL_MPU_Enable>
}
 8001d40:	bf00      	nop
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <Error_Handler>:

void Error_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d4c:	b672      	cpsid	i
}
 8001d4e:	bf00      	nop
  __disable_irq();
  while (1) { }
 8001d50:	bf00      	nop
 8001d52:	e7fd      	b.n	8001d50 <Error_Handler+0x8>

08001d54 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d58:	4b28      	ldr	r3, [pc, #160]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d5a:	4a29      	ldr	r2, [pc, #164]	@ (8001e00 <MX_SPI2_Init+0xac>)
 8001d5c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d5e:	4b27      	ldr	r3, [pc, #156]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d60:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d64:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001d66:	4b25      	ldr	r3, [pc, #148]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d68:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d6c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d6e:	4b23      	ldr	r3, [pc, #140]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d74:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d7a:	4b20      	ldr	r3, [pc, #128]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d80:	4b1e      	ldr	r3, [pc, #120]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d82:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d86:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d88:	4b1c      	ldr	r3, [pc, #112]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d8a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001d8e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d90:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d96:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d9c:	4b17      	ldr	r3, [pc, #92]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001da2:	4b16      	ldr	r3, [pc, #88]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001da8:	4b14      	ldr	r3, [pc, #80]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001daa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dae:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001db0:	4b12      	ldr	r3, [pc, #72]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001db6:	4b11      	ldr	r3, [pc, #68]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001dce:	4b0b      	ldr	r3, [pc, #44]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001dd4:	4b09      	ldr	r3, [pc, #36]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001dda:	4b08      	ldr	r3, [pc, #32]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001de0:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001de6:	4805      	ldr	r0, [pc, #20]	@ (8001dfc <MX_SPI2_Init+0xa8>)
 8001de8:	f00b f88a 	bl	800cf00 <HAL_SPI_Init>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001df2:	f7ff ffa9 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	24000fa4 	.word	0x24000fa4
 8001e00:	40003800 	.word	0x40003800

08001e04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b0ba      	sub	sp, #232	@ 0xe8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	22c0      	movs	r2, #192	@ 0xc0
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f012 fc19 	bl	801465c <memset>
  if(spiHandle->Instance==SPI2)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a41      	ldr	r2, [pc, #260]	@ (8001f34 <HAL_SPI_MspInit+0x130>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d17b      	bne.n	8001f2c <HAL_SPI_MspInit+0x128>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001e34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e38:	f04f 0300 	mov.w	r3, #0
 8001e3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e44:	f107 0310 	add.w	r3, r7, #16
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f009 fa2d 	bl	800b2a8 <HAL_RCCEx_PeriphCLKConfig>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001e54:	f7ff ff78 	bl	8001d48 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e58:	4b37      	ldr	r3, [pc, #220]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e5e:	4a36      	ldr	r2, [pc, #216]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e68:	4b33      	ldr	r3, [pc, #204]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e76:	4b30      	ldr	r3, [pc, #192]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e7c:	4a2e      	ldr	r2, [pc, #184]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e7e:	f043 0302 	orr.w	r3, r3, #2
 8001e82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e86:	4b2c      	ldr	r3, [pc, #176]	@ (8001f38 <HAL_SPI_MspInit+0x134>)
 8001e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 8001e94:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001e98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001eae:	2305      	movs	r3, #5
 8001eb0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4820      	ldr	r0, [pc, #128]	@ (8001f3c <HAL_SPI_MspInit+0x138>)
 8001ebc:	f005 f83a 	bl	8006f34 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 8001ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ec2:	4a20      	ldr	r2, [pc, #128]	@ (8001f44 <HAL_SPI_MspInit+0x140>)
 8001ec4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ec8:	2228      	movs	r2, #40	@ 0x28
 8001eca:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ece:	2240      	movs	r2, #64	@ 0x40
 8001ed0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ed8:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001eda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ede:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ee0:	4b17      	ldr	r3, [pc, #92]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ee6:	4b16      	ldr	r3, [pc, #88]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001eec:	4b14      	ldr	r3, [pc, #80]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001ef2:	4b13      	ldr	r3, [pc, #76]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001ef4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ef8:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001efa:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001f00:	480f      	ldr	r0, [pc, #60]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001f02:	f002 f9c1 	bl	8004288 <HAL_DMA_Init>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8001f0c:	f7ff ff1c 	bl	8001d48 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a0b      	ldr	r2, [pc, #44]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001f14:	679a      	str	r2, [r3, #120]	@ 0x78
 8001f16:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <HAL_SPI_MspInit+0x13c>)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2102      	movs	r1, #2
 8001f20:	2024      	movs	r0, #36	@ 0x24
 8001f22:	f002 f904 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001f26:	2024      	movs	r0, #36	@ 0x24
 8001f28:	f002 f91b 	bl	8004162 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001f2c:	bf00      	nop
 8001f2e:	37e8      	adds	r7, #232	@ 0xe8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40003800 	.word	0x40003800
 8001f38:	58024400 	.word	0x58024400
 8001f3c:	58020400 	.word	0x58020400
 8001f40:	2400102c 	.word	0x2400102c
 8001f44:	40020088 	.word	0x40020088

08001f48 <cs_low>:
#include <string.h>

/* Внутренние фазы */
enum { PHASE_IDLE = 0, PHASE_INIT = 1, PHASE_PAGE_CMD = 2, PHASE_PAGE_DATA = 3 };

static inline void cs_low (SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.cs_port,  d->cfg.cs_pin,  GPIO_PIN_RESET); }
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6858      	ldr	r0, [r3, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	891b      	ldrh	r3, [r3, #8]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	f005 f9b2 	bl	80072c4 <HAL_GPIO_WritePin>
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <cs_high>:
static inline void cs_high(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.cs_port,  d->cfg.cs_pin,  GPIO_PIN_SET);   }
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6858      	ldr	r0, [r3, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	891b      	ldrh	r3, [r3, #8]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	f005 f9a2 	bl	80072c4 <HAL_GPIO_WritePin>
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <dc_cmd>:
static inline void dc_cmd (SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.dc_port,  d->cfg.dc_pin,  GPIO_PIN_RESET); }
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68d8      	ldr	r0, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	8a1b      	ldrh	r3, [r3, #16]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f005 f992 	bl	80072c4 <HAL_GPIO_WritePin>
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <dc_data>:
static inline void dc_data(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.dc_port,  d->cfg.dc_pin,  GPIO_PIN_SET);   }
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68d8      	ldr	r0, [r3, #12]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	8a1b      	ldrh	r3, [r3, #16]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f005 f982 	bl	80072c4 <HAL_GPIO_WritePin>
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <rst_low>:
static inline void rst_low(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.rst_port, d->cfg.rst_pin, GPIO_PIN_RESET); }
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6958      	ldr	r0, [r3, #20]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	8b1b      	ldrh	r3, [r3, #24]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	4619      	mov	r1, r3
 8001fdc:	f005 f972 	bl	80072c4 <HAL_GPIO_WritePin>
 8001fe0:	bf00      	nop
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <rst_high>:
static inline void rst_high(SSD1309_t *d){HAL_GPIO_WritePin(d->cfg.rst_port, d->cfg.rst_pin, GPIO_PIN_SET);   }
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6958      	ldr	r0, [r3, #20]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	8b1b      	ldrh	r3, [r3, #24]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f005 f962 	bl	80072c4 <HAL_GPIO_WritePin>
 8002000:	bf00      	nop
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <dcache_clean>:

/* DCache clean helper: округление по 32 байта (cache line) */
static void dcache_clean(const void *addr, uint32_t len)
{
 8002008:	b480      	push	{r7}
 800200a:	b08b      	sub	sp, #44	@ 0x2c
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
#if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ((SCB->CCR & SCB_CCR_DC_Msk) != 0U) {
 8002012:	4b20      	ldr	r3, [pc, #128]	@ (8002094 <dcache_clean+0x8c>)
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d034      	beq.n	8002088 <dcache_clean+0x80>
        uintptr_t a = (uintptr_t)addr;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
        uintptr_t a32 = a & ~((uintptr_t)31);
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	f023 031f 	bic.w	r3, r3, #31
 8002028:	623b      	str	r3, [r7, #32]
        uint32_t l32 = (uint32_t)(len + (uint32_t)(a - a32) + 31U) & ~31U;
 800202a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	1ad2      	subs	r2, r2, r3
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	4413      	add	r3, r2
 8002034:	331f      	adds	r3, #31
 8002036:	f023 031f 	bic.w	r3, r3, #31
 800203a:	61fb      	str	r3, [r7, #28]
        SCB_CleanDCache_by_Addr((uint32_t *)a32, (int32_t)l32);
 800203c:	6a3a      	ldr	r2, [r7, #32]
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	61ba      	str	r2, [r7, #24]
 8002042:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	2b00      	cmp	r3, #0
 8002048:	dd1d      	ble.n	8002086 <dcache_clean+0x7e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	f003 021f 	and.w	r2, r3, #31
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	4413      	add	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800205a:	f3bf 8f4f 	dsb	sy
}
 800205e:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002060:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <dcache_clean+0x8c>)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	3320      	adds	r3, #32
 800206c:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	3b20      	subs	r3, #32
 8002072:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	2b00      	cmp	r3, #0
 8002078:	dcf2      	bgt.n	8002060 <dcache_clean+0x58>
  __ASM volatile ("dsb 0xF":::"memory");
 800207a:	f3bf 8f4f 	dsb	sy
}
 800207e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002080:	f3bf 8f6f 	isb	sy
}
 8002084:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8002086:	bf00      	nop
    }
#else
    (void)addr; (void)len;
#endif
}
 8002088:	bf00      	nop
 800208a:	372c      	adds	r7, #44	@ 0x2c
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <build_init_seq>:

static void build_init_seq(SSD1309_t *d)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	73fb      	strb	r3, [r7, #15]

    /* базовая, совместимая с SSD1309 последовательность */
    d->init_seq[i++] = 0xAE;                 /* display OFF */
 80020a4:	7bfb      	ldrb	r3, [r7, #15]
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	73fa      	strb	r2, [r7, #15]
 80020aa:	461a      	mov	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4413      	add	r3, r2
 80020b0:	22ae      	movs	r2, #174	@ 0xae
 80020b2:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD5; d->init_seq[i++] = 0x80; /* clock div */
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	1c5a      	adds	r2, r3, #1
 80020ba:	73fa      	strb	r2, [r7, #15]
 80020bc:	461a      	mov	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4413      	add	r3, r2
 80020c2:	22d5      	movs	r2, #213	@ 0xd5
 80020c4:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	1c5a      	adds	r2, r3, #1
 80020cc:	73fa      	strb	r2, [r7, #15]
 80020ce:	461a      	mov	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4413      	add	r3, r2
 80020d4:	2280      	movs	r2, #128	@ 0x80
 80020d6:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xA8; d->init_seq[i++] = 0x3F; /* multiplex 1/64 */
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	1c5a      	adds	r2, r3, #1
 80020de:	73fa      	strb	r2, [r7, #15]
 80020e0:	461a      	mov	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	22a8      	movs	r2, #168	@ 0xa8
 80020e8:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	73fa      	strb	r2, [r7, #15]
 80020f2:	461a      	mov	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4413      	add	r3, r2
 80020f8:	223f      	movs	r2, #63	@ 0x3f
 80020fa:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD3; d->init_seq[i++] = 0x00; /* display offset */
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	1c5a      	adds	r2, r3, #1
 8002102:	73fa      	strb	r2, [r7, #15]
 8002104:	461a      	mov	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	22d3      	movs	r2, #211	@ 0xd3
 800210c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	73fa      	strb	r2, [r7, #15]
 8002116:	461a      	mov	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4413      	add	r3, r2
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0x40;                 /* start line */
 8002122:	7bfb      	ldrb	r3, [r7, #15]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	73fa      	strb	r2, [r7, #15]
 8002128:	461a      	mov	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4413      	add	r3, r2
 800212e:	2240      	movs	r2, #64	@ 0x40
 8002130:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    /* addressing: page */
    d->init_seq[i++] = 0x20; d->init_seq[i++] = 0x02;
 8002134:	7bfb      	ldrb	r3, [r7, #15]
 8002136:	1c5a      	adds	r2, r3, #1
 8002138:	73fa      	strb	r2, [r7, #15]
 800213a:	461a      	mov	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4413      	add	r3, r2
 8002140:	2220      	movs	r2, #32
 8002142:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 8002146:	7bfb      	ldrb	r3, [r7, #15]
 8002148:	1c5a      	adds	r2, r3, #1
 800214a:	73fa      	strb	r2, [r7, #15]
 800214c:	461a      	mov	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4413      	add	r3, r2
 8002152:	2202      	movs	r2, #2
 8002154:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    d->init_seq[i++] = 0xA1;                 /* seg remap */
 8002158:	7bfb      	ldrb	r3, [r7, #15]
 800215a:	1c5a      	adds	r2, r3, #1
 800215c:	73fa      	strb	r2, [r7, #15]
 800215e:	461a      	mov	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4413      	add	r3, r2
 8002164:	22a1      	movs	r2, #161	@ 0xa1
 8002166:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xC8;                 /* COM scan dec */
 800216a:	7bfb      	ldrb	r3, [r7, #15]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	73fa      	strb	r2, [r7, #15]
 8002170:	461a      	mov	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	22c8      	movs	r2, #200	@ 0xc8
 8002178:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xDA; d->init_seq[i++] = 0x12; /* COM pins */
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	1c5a      	adds	r2, r3, #1
 8002180:	73fa      	strb	r2, [r7, #15]
 8002182:	461a      	mov	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4413      	add	r3, r2
 8002188:	22da      	movs	r2, #218	@ 0xda
 800218a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	1c5a      	adds	r2, r3, #1
 8002192:	73fa      	strb	r2, [r7, #15]
 8002194:	461a      	mov	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	2212      	movs	r2, #18
 800219c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0x81; d->init_seq[i++] = 0x7F; /* contrast */
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	1c5a      	adds	r2, r3, #1
 80021a4:	73fa      	strb	r2, [r7, #15]
 80021a6:	461a      	mov	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4413      	add	r3, r2
 80021ac:	2281      	movs	r2, #129	@ 0x81
 80021ae:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	73fa      	strb	r2, [r7, #15]
 80021b8:	461a      	mov	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4413      	add	r3, r2
 80021be:	227f      	movs	r2, #127	@ 0x7f
 80021c0:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD9; d->init_seq[i++] = 0xF1; /* precharge */
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	1c5a      	adds	r2, r3, #1
 80021c8:	73fa      	strb	r2, [r7, #15]
 80021ca:	461a      	mov	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4413      	add	r3, r2
 80021d0:	22d9      	movs	r2, #217	@ 0xd9
 80021d2:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	1c5a      	adds	r2, r3, #1
 80021da:	73fa      	strb	r2, [r7, #15]
 80021dc:	461a      	mov	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4413      	add	r3, r2
 80021e2:	22f1      	movs	r2, #241	@ 0xf1
 80021e4:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xDB; d->init_seq[i++] = 0x40; /* VCOMH */
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	73fa      	strb	r2, [r7, #15]
 80021ee:	461a      	mov	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4413      	add	r3, r2
 80021f4:	22db      	movs	r2, #219	@ 0xdb
 80021f6:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	73fa      	strb	r2, [r7, #15]
 8002200:	461a      	mov	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4413      	add	r3, r2
 8002206:	2240      	movs	r2, #64	@ 0x40
 8002208:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xA4;                 /* resume RAM */
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	1c5a      	adds	r2, r3, #1
 8002210:	73fa      	strb	r2, [r7, #15]
 8002212:	461a      	mov	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4413      	add	r3, r2
 8002218:	22a4      	movs	r2, #164	@ 0xa4
 800221a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = (d->cfg.invert ? 0xA7 : 0xA6); /* invert/normal */
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	7edb      	ldrb	r3, [r3, #27]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <build_init_seq+0x192>
 8002226:	22a7      	movs	r2, #167	@ 0xa7
 8002228:	e000      	b.n	800222c <build_init_seq+0x194>
 800222a:	22a6      	movs	r2, #166	@ 0xa6
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	1c59      	adds	r1, r3, #1
 8002230:	73f9      	strb	r1, [r7, #15]
 8002232:	4619      	mov	r1, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	440b      	add	r3, r1
 8002238:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    /* ВАЖНО: 0x8D (charge pump) НЕ обязателен для SSD1309 и на части модулей мешает.
       Поэтому убрано. */

    d->init_seq[i++] = 0xAF;                 /* display ON */
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	73fa      	strb	r2, [r7, #15]
 8002242:	461a      	mov	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4413      	add	r3, r2
 8002248:	22af      	movs	r2, #175	@ 0xaf
 800224a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    d->init_len = i;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	7bfa      	ldrb	r2, [r7, #15]
 8002252:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
    d->init_pos = 0;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 242a 	strb.w	r2, [r3, #1066]	@ 0x42a
}
 800225e:	bf00      	nop
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <start_init_chunk>:

static void start_init_chunk(SSD1309_t *d)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b084      	sub	sp, #16
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d162      	bne.n	8002344 <start_init_chunk+0xda>

    if (d->init_pos >= d->init_len) {
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f893 242a 	ldrb.w	r2, [r3, #1066]	@ 0x42a
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 3429 	ldrb.w	r3, [r3, #1065]	@ 0x429
 800228a:	429a      	cmp	r2, r3
 800228c:	d30f      	bcc.n	80022ae <start_init_chunk+0x44>
        cs_high(d);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff fe6a 	bl	8001f68 <cs_high>
        d->ready = 1u;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
        d->phase = PHASE_IDLE;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
        d->init_step = 5u; /* done */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2205      	movs	r2, #5
 80022a8:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
        return;
 80022ac:	e04b      	b.n	8002346 <start_init_chunk+0xdc>
    }

    uint8_t rem = (uint8_t)(d->init_len - d->init_pos);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 2429 	ldrb.w	r2, [r3, #1065]	@ 0x429
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 342a 	ldrb.w	r3, [r3, #1066]	@ 0x42a
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	73fb      	strb	r3, [r7, #15]
    d->tx_len = (rem > (uint8_t)sizeof(d->tx_cmd)) ? (uint8_t)sizeof(d->tx_cmd) : rem;
 80022be:	7bfb      	ldrb	r3, [r7, #15]
 80022c0:	2b08      	cmp	r3, #8
 80022c2:	bf28      	it	cs
 80022c4:	2308      	movcs	r3, #8
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f883 2468 	strb.w	r2, [r3, #1128]	@ 0x468

    memcpy(d->tx_cmd, &d->init_seq[d->init_pos], d->tx_len);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f503 608c 	add.w	r0, r3, #1120	@ 0x460
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f893 342a 	ldrb.w	r3, [r3, #1066]	@ 0x42a
 80022da:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	18d1      	adds	r1, r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80022e8:	461a      	mov	r2, r3
 80022ea:	f012 f9f9 	bl	80146e0 <memcpy>
    dcache_clean(d->tx_cmd, d->tx_len);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f503 628c 	add.w	r2, r3, #1120	@ 0x460
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80022fa:	4619      	mov	r1, r3
 80022fc:	4610      	mov	r0, r2
 80022fe:	f7ff fe83 	bl	8002008 <dcache_clean>

    dc_cmd(d);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff fe40 	bl	8001f88 <dc_cmd>
    cs_low(d);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7ff fe1d 	bl	8001f48 <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, d->tx_cmd, d->tx_len) == HAL_OK) {
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6818      	ldr	r0, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f503 618c 	add.w	r1, r3, #1120	@ 0x460
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 800231e:	461a      	mov	r2, r3
 8002320:	f00a ff12 	bl	800d148 <HAL_SPI_Transmit_DMA>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d108      	bne.n	800233c <start_init_chunk+0xd2>
        d->busy = 1u;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_INIT;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 800233a:	e004      	b.n	8002346 <start_init_chunk+0xdc>
    } else {
        cs_high(d); /* повторим позже в SSD1309_Task() */
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7ff fe13 	bl	8001f68 <cs_high>
 8002342:	e000      	b.n	8002346 <start_init_chunk+0xdc>
    if (d->busy) return;
 8002344:	bf00      	nop
    }
}
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <start_page_cmd>:

static void start_page_cmd(SSD1309_t *d)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d14d      	bne.n	80023fc <start_page_cmd+0xb0>

    const uint8_t col = d->cfg.col_offset;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	7e9b      	ldrb	r3, [r3, #26]
 8002364:	73fb      	strb	r3, [r7, #15]

    d->tx_cmd[0] = (uint8_t)(0xB0u | (d->page & 0x0Fu));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 800236c:	f003 030f 	and.w	r3, r3, #15
 8002370:	b2db      	uxtb	r3, r3
 8002372:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8002376:	b2da      	uxtb	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f883 2460 	strb.w	r2, [r3, #1120]	@ 0x460
    d->tx_cmd[1] = (uint8_t)(0x00u | (col & 0x0Fu));
 800237e:	7bfb      	ldrb	r3, [r7, #15]
 8002380:	f003 030f 	and.w	r3, r3, #15
 8002384:	b2da      	uxtb	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f883 2461 	strb.w	r2, [r3, #1121]	@ 0x461
    d->tx_cmd[2] = (uint8_t)(0x10u | ((col >> 4) & 0x0Fu));
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	091b      	lsrs	r3, r3, #4
 8002390:	b2db      	uxtb	r3, r3
 8002392:	f043 0310 	orr.w	r3, r3, #16
 8002396:	b2da      	uxtb	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f883 2462 	strb.w	r2, [r3, #1122]	@ 0x462
    d->tx_len = 3u;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2203      	movs	r2, #3
 80023a2:	f883 2468 	strb.w	r2, [r3, #1128]	@ 0x468

    dcache_clean(d->tx_cmd, d->tx_len);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f503 628c 	add.w	r2, r3, #1120	@ 0x460
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80023b2:	4619      	mov	r1, r3
 80023b4:	4610      	mov	r0, r2
 80023b6:	f7ff fe27 	bl	8002008 <dcache_clean>

    dc_cmd(d);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff fde4 	bl	8001f88 <dc_cmd>
    cs_low(d);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f7ff fdc1 	bl	8001f48 <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, d->tx_cmd, d->tx_len) == HAL_OK) {
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6818      	ldr	r0, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f503 618c 	add.w	r1, r3, #1120	@ 0x460
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 80023d6:	461a      	mov	r2, r3
 80023d8:	f00a feb6 	bl	800d148 <HAL_SPI_Transmit_DMA>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d108      	bne.n	80023f4 <start_page_cmd+0xa8>
        d->busy = 1u;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_PAGE_CMD;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2202      	movs	r2, #2
 80023ee:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 80023f2:	e004      	b.n	80023fe <start_page_cmd+0xb2>
    } else {
        cs_high(d);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7ff fdb7 	bl	8001f68 <cs_high>
 80023fa:	e000      	b.n	80023fe <start_page_cmd+0xb2>
    if (d->busy) return;
 80023fc:	bf00      	nop
    }
}
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <start_page_data>:

static void start_page_data(SSD1309_t *d)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b00      	cmp	r3, #0
 8002416:	d128      	bne.n	800246a <start_page_data+0x66>

    uint8_t *p = &d->fb[(uint32_t)d->page * SSD1309_WIDTH];
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 800241e:	01db      	lsls	r3, r3, #7
 8002420:	3320      	adds	r3, #32
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	60fb      	str	r3, [r7, #12]

    /* КЛЮЧЕВО: чистим DCache для области, которую DMA прочитает */
    dcache_clean(p, SSD1309_WIDTH);
 8002428:	2180      	movs	r1, #128	@ 0x80
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f7ff fdec 	bl	8002008 <dcache_clean>

    dc_data(d);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7ff fdb9 	bl	8001fa8 <dc_data>
    cs_low(d);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff fd86 	bl	8001f48 <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, p, SSD1309_WIDTH) == HAL_OK) {
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2280      	movs	r2, #128	@ 0x80
 8002442:	68f9      	ldr	r1, [r7, #12]
 8002444:	4618      	mov	r0, r3
 8002446:	f00a fe7f 	bl	800d148 <HAL_SPI_Transmit_DMA>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d108      	bne.n	8002462 <start_page_data+0x5e>
        d->busy = 1u;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_PAGE_DATA;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2203      	movs	r2, #3
 800245c:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8002460:	e004      	b.n	800246c <start_page_data+0x68>
    } else {
        cs_high(d);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff fd80 	bl	8001f68 <cs_high>
 8002468:	e000      	b.n	800246c <start_page_data+0x68>
    if (d->busy) return;
 800246a:	bf00      	nop
    }
}
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <SSD1309_Init>:

void SSD1309_Init(SSD1309_t *d, const SSD1309_Config_t *cfg)
{
 8002472:	b5b0      	push	{r4, r5, r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	6039      	str	r1, [r7, #0]
    memset(d, 0, sizeof(*d));
 800247c:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8002480:	2100      	movs	r1, #0
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f012 f8ea 	bl	801465c <memset>
    d->cfg = *cfg;
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	4614      	mov	r4, r2
 800248e:	461d      	mov	r5, r3
 8002490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002494:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002498:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    d->ready = 0u;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    d->busy = 0u;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->dirty = 0u;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    d->phase = PHASE_IDLE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
    d->init_step = 0u;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428

    /* важно: CS держим high в idle */
    cs_high(d);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7ff fd4f 	bl	8001f68 <cs_high>
    dc_cmd(d);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff fd5c 	bl	8001f88 <dc_cmd>
    rst_high(d);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff fd89 	bl	8001fe8 <rst_high>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bdb0      	pop	{r4, r5, r7, pc}

080024de <SSD1309_BeginAsync>:

void SSD1309_BeginAsync(SSD1309_t *d)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
    d->ready = 0u;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    d->busy = 0u;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->dirty = 0u;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    d->phase = PHASE_IDLE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
    d->init_step = 0u;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428

    cs_high(d);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7ff fd2a 	bl	8001f68 <cs_high>
    dc_cmd(d);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff fd37 	bl	8001f88 <dc_cmd>
    rst_high(d);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff fd64 	bl	8001fe8 <rst_high>
}
 8002520:	bf00      	nop
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <SSD1309_Task>:

void SSD1309_Task(SSD1309_t *d)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8002530:	f001 fce6 	bl	8003f00 <HAL_GetTick>
 8002534:	60f8      	str	r0, [r7, #12]

    /* Асинхронная инициализация без блокировок */
    if (!d->ready) {
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d15b      	bne.n	80025fa <SSD1309_Task+0xd2>
        switch (d->init_step) {
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f893 3428 	ldrb.w	r3, [r3, #1064]	@ 0x428
 8002548:	2b04      	cmp	r3, #4
 800254a:	d84e      	bhi.n	80025ea <SSD1309_Task+0xc2>
 800254c:	a201      	add	r2, pc, #4	@ (adr r2, 8002554 <SSD1309_Task+0x2c>)
 800254e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002552:	bf00      	nop
 8002554:	08002569 	.word	0x08002569
 8002558:	0800258d 	.word	0x0800258d
 800255c:	080025b3 	.word	0x080025b3
 8002560:	080025eb 	.word	0x080025eb
 8002564:	080025d7 	.word	0x080025d7
        case 0u:
            cs_high(d);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff fcfd 	bl	8001f68 <cs_high>
            dc_cmd(d);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff fd0a 	bl	8001f88 <dc_cmd>
            rst_low(d);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff fd27 	bl	8001fc8 <rst_low>
            d->t0_ms = now;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68fa      	ldr	r2, [r7, #12]
 800257e:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
            d->init_step = 1u;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
            break;
 800258a:	e035      	b.n	80025f8 <SSD1309_Task+0xd0>

        case 1u:
            if ((now - d->t0_ms) >= 20u) { /* чуть дольше reset */
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b13      	cmp	r3, #19
 8002598:	d929      	bls.n	80025ee <SSD1309_Task+0xc6>
                rst_high(d);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7ff fd24 	bl	8001fe8 <rst_high>
                d->t0_ms = now;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
                d->init_step = 2u;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2202      	movs	r2, #2
 80025ac:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
            }
            break;
 80025b0:	e01d      	b.n	80025ee <SSD1309_Task+0xc6>

        case 2u:
            if ((now - d->t0_ms) >= 120u) { /* чуть дольше после reset */
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b77      	cmp	r3, #119	@ 0x77
 80025be:	d918      	bls.n	80025f2 <SSD1309_Task+0xca>
                build_init_seq(d);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f7ff fd69 	bl	8002098 <build_init_seq>
                d->init_step = 4u;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2204      	movs	r2, #4
 80025ca:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
                start_init_chunk(d);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff fe4b 	bl	800226a <start_init_chunk>
            }
            break;
 80025d4:	e00d      	b.n	80025f2 <SSD1309_Task+0xca>

        case 4u:
            if (!d->busy) start_init_chunk(d);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d109      	bne.n	80025f6 <SSD1309_Task+0xce>
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff fe41 	bl	800226a <start_init_chunk>
            break;
 80025e8:	e005      	b.n	80025f6 <SSD1309_Task+0xce>

        default:
            break;
 80025ea:	bf00      	nop
 80025ec:	e018      	b.n	8002620 <SSD1309_Task+0xf8>
            break;
 80025ee:	bf00      	nop
 80025f0:	e016      	b.n	8002620 <SSD1309_Task+0xf8>
            break;
 80025f2:	bf00      	nop
 80025f4:	e014      	b.n	8002620 <SSD1309_Task+0xf8>
            break;
 80025f6:	bf00      	nop
        }
        return;
 80025f8:	e012      	b.n	8002620 <SSD1309_Task+0xf8>
    }

    /* Обновление экрана по dirty */
    if (d->dirty && !d->busy) {
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 3422 	ldrb.w	r3, [r3, #1058]	@ 0x422
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00c      	beq.n	8002620 <SSD1309_Task+0xf8>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d106      	bne.n	8002620 <SSD1309_Task+0xf8>
        d->page = 0u;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        start_page_cmd(d);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff fe96 	bl	800234c <start_page_cmd>
    }
}
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop

08002628 <SSD1309_UpdateAsync>:

void SSD1309_UpdateAsync(SSD1309_t *d)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
    d->dirty = 1u;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422

    if (d->ready && !d->busy) {
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00c      	beq.n	800265e <SSD1309_UpdateAsync+0x36>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b00      	cmp	r3, #0
 800264e:	d106      	bne.n	800265e <SSD1309_UpdateAsync+0x36>
        d->page = 0u;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        start_page_cmd(d);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7ff fe77 	bl	800234c <start_page_cmd>
    }
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <SSD1309_Clear>:

/* ===== graphics ===== */

void SSD1309_Clear(SSD1309_t *d)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
    memset(d->fb, 0x00, sizeof(d->fb));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	3320      	adds	r3, #32
 8002672:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002676:	2100      	movs	r1, #0
 8002678:	4618      	mov	r0, r3
 800267a:	f011 ffef 	bl	801465c <memset>
    d->dirty = 1u;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <SSD1309_DrawPixel>:

void SSD1309_DrawPixel(SSD1309_t *d, uint16_t x, uint16_t y, SSD1309_Color_t c)
{
 800268e:	b480      	push	{r7}
 8002690:	b087      	sub	sp, #28
 8002692:	af00      	add	r7, sp, #0
 8002694:	60f8      	str	r0, [r7, #12]
 8002696:	4608      	mov	r0, r1
 8002698:	4611      	mov	r1, r2
 800269a:	461a      	mov	r2, r3
 800269c:	4603      	mov	r3, r0
 800269e:	817b      	strh	r3, [r7, #10]
 80026a0:	460b      	mov	r3, r1
 80026a2:	813b      	strh	r3, [r7, #8]
 80026a4:	4613      	mov	r3, r2
 80026a6:	71fb      	strb	r3, [r7, #7]
    if (x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT) return;
 80026a8:	897b      	ldrh	r3, [r7, #10]
 80026aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80026ac:	d837      	bhi.n	800271e <SSD1309_DrawPixel+0x90>
 80026ae:	893b      	ldrh	r3, [r7, #8]
 80026b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80026b2:	d834      	bhi.n	800271e <SSD1309_DrawPixel+0x90>

    uint32_t index = (uint32_t)x + ((uint32_t)(y >> 3) * SSD1309_WIDTH);
 80026b4:	897a      	ldrh	r2, [r7, #10]
 80026b6:	893b      	ldrh	r3, [r7, #8]
 80026b8:	08db      	lsrs	r3, r3, #3
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	01db      	lsls	r3, r3, #7
 80026be:	4413      	add	r3, r2
 80026c0:	617b      	str	r3, [r7, #20]
    uint8_t mask = (uint8_t)(1u << (y & 7u));
 80026c2:	893b      	ldrh	r3, [r7, #8]
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	2201      	movs	r2, #1
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	74fb      	strb	r3, [r7, #19]

    if (c == SSD1309_COLOR_WHITE) d->fb[index] |= mask;
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d10e      	bne.n	80026f4 <SSD1309_DrawPixel+0x66>
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	4413      	add	r3, r2
 80026dc:	3320      	adds	r3, #32
 80026de:	781a      	ldrb	r2, [r3, #0]
 80026e0:	7cfb      	ldrb	r3, [r7, #19]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	b2d9      	uxtb	r1, r3
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	4413      	add	r3, r2
 80026ec:	3320      	adds	r3, #32
 80026ee:	460a      	mov	r2, r1
 80026f0:	701a      	strb	r2, [r3, #0]
 80026f2:	e00f      	b.n	8002714 <SSD1309_DrawPixel+0x86>
    else                         d->fb[index] &= (uint8_t)~mask;
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	4413      	add	r3, r2
 80026fa:	3320      	adds	r3, #32
 80026fc:	781a      	ldrb	r2, [r3, #0]
 80026fe:	7cfb      	ldrb	r3, [r7, #19]
 8002700:	43db      	mvns	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	4013      	ands	r3, r2
 8002706:	b2d9      	uxtb	r1, r3
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	4413      	add	r3, r2
 800270e:	3320      	adds	r3, #32
 8002710:	460a      	mov	r2, r1
 8002712:	701a      	strb	r2, [r3, #0]

    d->dirty = 1u;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
 800271c:	e000      	b.n	8002720 <SSD1309_DrawPixel+0x92>
    if (x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT) return;
 800271e:	bf00      	nop
}
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
	...

0800272c <SSD1309_DrawChar8x8>:

void SSD1309_DrawChar8x8(SSD1309_t *d, uint16_t x, uint16_t y, char ch, SSD1309_Color_t c)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	4608      	mov	r0, r1
 8002736:	4611      	mov	r1, r2
 8002738:	461a      	mov	r2, r3
 800273a:	4603      	mov	r3, r0
 800273c:	817b      	strh	r3, [r7, #10]
 800273e:	460b      	mov	r3, r1
 8002740:	813b      	strh	r3, [r7, #8]
 8002742:	4613      	mov	r3, r2
 8002744:	71fb      	strb	r3, [r7, #7]
    uint8_t uch = (uint8_t)ch;
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	77fb      	strb	r3, [r7, #31]
    if (uch < 0x20u || uch > 0x7Fu) uch = 0x20u;
 800274a:	7ffb      	ldrb	r3, [r7, #31]
 800274c:	2b1f      	cmp	r3, #31
 800274e:	d903      	bls.n	8002758 <SSD1309_DrawChar8x8+0x2c>
 8002750:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002754:	2b00      	cmp	r3, #0
 8002756:	da01      	bge.n	800275c <SSD1309_DrawChar8x8+0x30>
 8002758:	2320      	movs	r3, #32
 800275a:	77fb      	strb	r3, [r7, #31]

    const uint8_t *glyph = font8x8_basic[uch - 0x20u];
 800275c:	7ffb      	ldrb	r3, [r7, #31]
 800275e:	3b20      	subs	r3, #32
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	4a1c      	ldr	r2, [pc, #112]	@ (80027d4 <SSD1309_DrawChar8x8+0xa8>)
 8002764:	4413      	add	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]

    for (uint8_t row = 0; row < 8u; row++) {
 8002768:	2300      	movs	r3, #0
 800276a:	77bb      	strb	r3, [r7, #30]
 800276c:	e029      	b.n	80027c2 <SSD1309_DrawChar8x8+0x96>
        uint8_t bits = glyph[row];
 800276e:	7fbb      	ldrb	r3, [r7, #30]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4413      	add	r3, r2
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	75fb      	strb	r3, [r7, #23]
        for (uint8_t col = 0; col < 8u; col++) {
 8002778:	2300      	movs	r3, #0
 800277a:	777b      	strb	r3, [r7, #29]
 800277c:	e01b      	b.n	80027b6 <SSD1309_DrawChar8x8+0x8a>
            if (bits & (1u << (7u - col))) {
 800277e:	7dfa      	ldrb	r2, [r7, #23]
 8002780:	7f7b      	ldrb	r3, [r7, #29]
 8002782:	f1c3 0307 	rsb	r3, r3, #7
 8002786:	fa22 f303 	lsr.w	r3, r2, r3
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00e      	beq.n	80027b0 <SSD1309_DrawChar8x8+0x84>
                SSD1309_DrawPixel(d, (uint16_t)(x + col), (uint16_t)(y + row), c);
 8002792:	7f7b      	ldrb	r3, [r7, #29]
 8002794:	b29a      	uxth	r2, r3
 8002796:	897b      	ldrh	r3, [r7, #10]
 8002798:	4413      	add	r3, r2
 800279a:	b299      	uxth	r1, r3
 800279c:	7fbb      	ldrb	r3, [r7, #30]
 800279e:	b29a      	uxth	r2, r3
 80027a0:	893b      	ldrh	r3, [r7, #8]
 80027a2:	4413      	add	r3, r2
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f7ff ff6f 	bl	800268e <SSD1309_DrawPixel>
        for (uint8_t col = 0; col < 8u; col++) {
 80027b0:	7f7b      	ldrb	r3, [r7, #29]
 80027b2:	3301      	adds	r3, #1
 80027b4:	777b      	strb	r3, [r7, #29]
 80027b6:	7f7b      	ldrb	r3, [r7, #29]
 80027b8:	2b07      	cmp	r3, #7
 80027ba:	d9e0      	bls.n	800277e <SSD1309_DrawChar8x8+0x52>
    for (uint8_t row = 0; row < 8u; row++) {
 80027bc:	7fbb      	ldrb	r3, [r7, #30]
 80027be:	3301      	adds	r3, #1
 80027c0:	77bb      	strb	r3, [r7, #30]
 80027c2:	7fbb      	ldrb	r3, [r7, #30]
 80027c4:	2b07      	cmp	r3, #7
 80027c6:	d9d2      	bls.n	800276e <SSD1309_DrawChar8x8+0x42>
            }
        }
    }
}
 80027c8:	bf00      	nop
 80027ca:	bf00      	nop
 80027cc:	3720      	adds	r7, #32
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	080157d8 	.word	0x080157d8

080027d8 <SSD1309_DrawString8x8>:

void SSD1309_DrawString8x8(SSD1309_t *d, uint16_t x, uint16_t y, const char *s, SSD1309_Color_t c)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af02      	add	r7, sp, #8
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	607b      	str	r3, [r7, #4]
 80027e2:	460b      	mov	r3, r1
 80027e4:	817b      	strh	r3, [r7, #10]
 80027e6:	4613      	mov	r3, r2
 80027e8:	813b      	strh	r3, [r7, #8]
    while (*s) {
 80027ea:	e011      	b.n	8002810 <SSD1309_DrawString8x8+0x38>
        SSD1309_DrawChar8x8(d, x, y, *s++, c);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	1c5a      	adds	r2, r3, #1
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	7818      	ldrb	r0, [r3, #0]
 80027f4:	893a      	ldrh	r2, [r7, #8]
 80027f6:	8979      	ldrh	r1, [r7, #10]
 80027f8:	7e3b      	ldrb	r3, [r7, #24]
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	4603      	mov	r3, r0
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f7ff ff94 	bl	800272c <SSD1309_DrawChar8x8>
        x = (uint16_t)(x + 8u);
 8002804:	897b      	ldrh	r3, [r7, #10]
 8002806:	3308      	adds	r3, #8
 8002808:	817b      	strh	r3, [r7, #10]
        if (x > (SSD1309_WIDTH - 8u)) break;
 800280a:	897b      	ldrh	r3, [r7, #10]
 800280c:	2b78      	cmp	r3, #120	@ 0x78
 800280e:	d804      	bhi.n	800281a <SSD1309_DrawString8x8+0x42>
    while (*s) {
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1e9      	bne.n	80027ec <SSD1309_DrawString8x8+0x14>
    }
}
 8002818:	e000      	b.n	800281c <SSD1309_DrawString8x8+0x44>
        if (x > (SSD1309_WIDTH - 8u)) break;
 800281a:	bf00      	nop
}
 800281c:	bf00      	nop
 800281e:	3710      	adds	r7, #16
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <SSD1309_OnSpiTxCplt>:

/* ===== callbacks routing target ===== */

void SSD1309_OnSpiTxCplt(SSD1309_t *d, SPI_HandleTypeDef *hspi)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
    if (!d || hspi != d->cfg.hspi) return;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d049      	beq.n	80028c8 <SSD1309_OnSpiTxCplt+0xa4>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d144      	bne.n	80028c8 <SSD1309_OnSpiTxCplt+0xa4>

    /* КРИТИЧНО: поднимаем CS после каждого DMA трансфера (многие модули требуют CS toggle) */
    cs_high(d);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff fb92 	bl	8001f68 <cs_high>

    d->busy = 0u;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421

    switch (d->phase) {
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 3469 	ldrb.w	r3, [r3, #1129]	@ 0x469
 8002852:	2b03      	cmp	r3, #3
 8002854:	d019      	beq.n	800288a <SSD1309_OnSpiTxCplt+0x66>
 8002856:	2b03      	cmp	r3, #3
 8002858:	dc31      	bgt.n	80028be <SSD1309_OnSpiTxCplt+0x9a>
 800285a:	2b01      	cmp	r3, #1
 800285c:	d002      	beq.n	8002864 <SSD1309_OnSpiTxCplt+0x40>
 800285e:	2b02      	cmp	r3, #2
 8002860:	d00f      	beq.n	8002882 <SSD1309_OnSpiTxCplt+0x5e>
 8002862:	e02c      	b.n	80028be <SSD1309_OnSpiTxCplt+0x9a>
    case PHASE_INIT:
        d->init_pos = (uint8_t)(d->init_pos + d->tx_len);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 242a 	ldrb.w	r2, [r3, #1066]	@ 0x42a
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 8002870:	4413      	add	r3, r2
 8002872:	b2da      	uxtb	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f883 242a 	strb.w	r2, [r3, #1066]	@ 0x42a
        start_init_chunk(d);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff fcf5 	bl	800226a <start_init_chunk>
        break;
 8002880:	e023      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>

    case PHASE_PAGE_CMD:
        start_page_data(d);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7ff fdbe 	bl	8002404 <start_page_data>
        break;
 8002888:	e01f      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>

    case PHASE_PAGE_DATA:
        d->page++;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 8002890:	3301      	adds	r3, #1
 8002892:	b2da      	uxtb	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        if (d->page < 8u) {
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 80028a0:	2b07      	cmp	r3, #7
 80028a2:	d803      	bhi.n	80028ac <SSD1309_OnSpiTxCplt+0x88>
            start_page_cmd(d);
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f7ff fd51 	bl	800234c <start_page_cmd>
        } else {
            d->phase = PHASE_IDLE;
            d->dirty = 0u;
        }
        break;
 80028aa:	e00e      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>
            d->phase = PHASE_IDLE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
            d->dirty = 0u;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
        break;
 80028bc:	e005      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>

    default:
        d->phase = PHASE_IDLE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
        break;
 80028c6:	e000      	b.n	80028ca <SSD1309_OnSpiTxCplt+0xa6>
    if (!d || hspi != d->cfg.hspi) return;
 80028c8:	bf00      	nop
    }
}
 80028ca:	3708      	adds	r7, #8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <SSD1309_OnSpiError>:

void SSD1309_OnSpiError(SSD1309_t *d, SPI_HandleTypeDef *hspi)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
    if (!d || hspi != d->cfg.hspi) return;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d010      	beq.n	8002902 <SSD1309_OnSpiError+0x32>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d10b      	bne.n	8002902 <SSD1309_OnSpiError+0x32>

    cs_high(d);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7ff fb3c 	bl	8001f68 <cs_high>
    d->busy = 0u;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->phase = PHASE_IDLE;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8002900:	e000      	b.n	8002904 <SSD1309_OnSpiError+0x34>
    if (!d || hspi != d->cfg.hspi) return;
 8002902:	bf00      	nop
    /* dirty не сбрасываем: можно повторить UpdateAsync() */
}
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002912:	4b0a      	ldr	r3, [pc, #40]	@ (800293c <HAL_MspInit+0x30>)
 8002914:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002918:	4a08      	ldr	r2, [pc, #32]	@ (800293c <HAL_MspInit+0x30>)
 800291a:	f043 0302 	orr.w	r3, r3, #2
 800291e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002922:	4b06      	ldr	r3, [pc, #24]	@ (800293c <HAL_MspInit+0x30>)
 8002924:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	607b      	str	r3, [r7, #4]
 800292e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	58024400 	.word	0x58024400

08002940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <NMI_Handler+0x4>

08002948 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <HardFault_Handler+0x4>

08002950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002954:	bf00      	nop
 8002956:	e7fd      	b.n	8002954 <MemManage_Handler+0x4>

08002958 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800295c:	bf00      	nop
 800295e:	e7fd      	b.n	800295c <BusFault_Handler+0x4>

08002960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <UsageFault_Handler+0x4>

08002968 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002988:	bf00      	nop
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002996:	f001 fa9f 	bl	8003ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80029a4:	4802      	ldr	r0, [pc, #8]	@ (80029b0 <DMA1_Stream1_IRQHandler+0x10>)
 80029a6:	f002 ff99 	bl	80058dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	24001208 	.word	0x24001208

080029b4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80029b8:	4802      	ldr	r0, [pc, #8]	@ (80029c4 <DMA1_Stream2_IRQHandler+0x10>)
 80029ba:	f002 ff8f 	bl	80058dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	24001280 	.word	0x24001280

080029c8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80029cc:	4802      	ldr	r0, [pc, #8]	@ (80029d8 <DMA1_Stream5_IRQHandler+0x10>)
 80029ce:	f002 ff85 	bl	80058dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	2400102c 	.word	0x2400102c

080029dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029e0:	4802      	ldr	r0, [pc, #8]	@ (80029ec <TIM2_IRQHandler+0x10>)
 80029e2:	f00b f869 	bl	800dab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	240010a8 	.word	0x240010a8

080029f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029f4:	4802      	ldr	r0, [pc, #8]	@ (8002a00 <TIM3_IRQHandler+0x10>)
 80029f6:	f00b f85f 	bl	800dab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	240010f4 	.word	0x240010f4

08002a04 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002a08:	4802      	ldr	r0, [pc, #8]	@ (8002a14 <I2C1_EV_IRQHandler+0x10>)
 8002a0a:	f004 ff3f 	bl	800788c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	240002b0 	.word	0x240002b0

08002a18 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002a1c:	4802      	ldr	r0, [pc, #8]	@ (8002a28 <I2C1_ER_IRQHandler+0x10>)
 8002a1e:	f004 ff4f 	bl	80078c0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002a22:	bf00      	nop
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	240002b0 	.word	0x240002b0

08002a2c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002a30:	4802      	ldr	r0, [pc, #8]	@ (8002a3c <SPI2_IRQHandler+0x10>)
 8002a32:	f00a fccb 	bl	800d3cc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	24000fa4 	.word	0x24000fa4

08002a40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a44:	4802      	ldr	r0, [pc, #8]	@ (8002a50 <USART2_IRQHandler+0x10>)
 8002a46:	f00b fd31 	bl	800e4ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	24001174 	.word	0x24001174

08002a54 <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002a58:	4802      	ldr	r0, [pc, #8]	@ (8002a64 <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 8002a5a:	f006 fa95 	bl	8008f88 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	240027dc 	.word	0x240027dc

08002a68 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002a6c:	4802      	ldr	r0, [pc, #8]	@ (8002a78 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 8002a6e:	f006 fa8b 	bl	8008f88 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 8002a72:	bf00      	nop
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	240027dc 	.word	0x240027dc

08002a7c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002a80:	4802      	ldr	r0, [pc, #8]	@ (8002a8c <OTG_FS_IRQHandler+0x10>)
 8002a82:	f006 fa81 	bl	8008f88 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	240027dc 	.word	0x240027dc

08002a90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a98:	4a14      	ldr	r2, [pc, #80]	@ (8002aec <_sbrk+0x5c>)
 8002a9a:	4b15      	ldr	r3, [pc, #84]	@ (8002af0 <_sbrk+0x60>)
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002aa4:	4b13      	ldr	r3, [pc, #76]	@ (8002af4 <_sbrk+0x64>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d102      	bne.n	8002ab2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002aac:	4b11      	ldr	r3, [pc, #68]	@ (8002af4 <_sbrk+0x64>)
 8002aae:	4a12      	ldr	r2, [pc, #72]	@ (8002af8 <_sbrk+0x68>)
 8002ab0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ab2:	4b10      	ldr	r3, [pc, #64]	@ (8002af4 <_sbrk+0x64>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4413      	add	r3, r2
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d207      	bcs.n	8002ad0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ac0:	f011 fde2 	bl	8014688 <__errno>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	220c      	movs	r2, #12
 8002ac8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002aca:	f04f 33ff 	mov.w	r3, #4294967295
 8002ace:	e009      	b.n	8002ae4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ad0:	4b08      	ldr	r3, [pc, #32]	@ (8002af4 <_sbrk+0x64>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ad6:	4b07      	ldr	r3, [pc, #28]	@ (8002af4 <_sbrk+0x64>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	4a05      	ldr	r2, [pc, #20]	@ (8002af4 <_sbrk+0x64>)
 8002ae0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	24080000 	.word	0x24080000
 8002af0:	00001000 	.word	0x00001000
 8002af4:	240010a4 	.word	0x240010a4
 8002af8:	24003028 	.word	0x24003028

08002afc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002b00:	4b43      	ldr	r3, [pc, #268]	@ (8002c10 <SystemInit+0x114>)
 8002b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b06:	4a42      	ldr	r2, [pc, #264]	@ (8002c10 <SystemInit+0x114>)
 8002b08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b10:	4b40      	ldr	r3, [pc, #256]	@ (8002c14 <SystemInit+0x118>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 030f 	and.w	r3, r3, #15
 8002b18:	2b06      	cmp	r3, #6
 8002b1a:	d807      	bhi.n	8002b2c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b1c:	4b3d      	ldr	r3, [pc, #244]	@ (8002c14 <SystemInit+0x118>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f023 030f 	bic.w	r3, r3, #15
 8002b24:	4a3b      	ldr	r2, [pc, #236]	@ (8002c14 <SystemInit+0x118>)
 8002b26:	f043 0307 	orr.w	r3, r3, #7
 8002b2a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002b2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c18 <SystemInit+0x11c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a39      	ldr	r2, [pc, #228]	@ (8002c18 <SystemInit+0x11c>)
 8002b32:	f043 0301 	orr.w	r3, r3, #1
 8002b36:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002b38:	4b37      	ldr	r3, [pc, #220]	@ (8002c18 <SystemInit+0x11c>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002b3e:	4b36      	ldr	r3, [pc, #216]	@ (8002c18 <SystemInit+0x11c>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	4935      	ldr	r1, [pc, #212]	@ (8002c18 <SystemInit+0x11c>)
 8002b44:	4b35      	ldr	r3, [pc, #212]	@ (8002c1c <SystemInit+0x120>)
 8002b46:	4013      	ands	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b4a:	4b32      	ldr	r3, [pc, #200]	@ (8002c14 <SystemInit+0x118>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d007      	beq.n	8002b66 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b56:	4b2f      	ldr	r3, [pc, #188]	@ (8002c14 <SystemInit+0x118>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f023 030f 	bic.w	r3, r3, #15
 8002b5e:	4a2d      	ldr	r2, [pc, #180]	@ (8002c14 <SystemInit+0x118>)
 8002b60:	f043 0307 	orr.w	r3, r3, #7
 8002b64:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002b66:	4b2c      	ldr	r3, [pc, #176]	@ (8002c18 <SystemInit+0x11c>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002c18 <SystemInit+0x11c>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002b72:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <SystemInit+0x11c>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002b78:	4b27      	ldr	r3, [pc, #156]	@ (8002c18 <SystemInit+0x11c>)
 8002b7a:	4a29      	ldr	r2, [pc, #164]	@ (8002c20 <SystemInit+0x124>)
 8002b7c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002b7e:	4b26      	ldr	r3, [pc, #152]	@ (8002c18 <SystemInit+0x11c>)
 8002b80:	4a28      	ldr	r2, [pc, #160]	@ (8002c24 <SystemInit+0x128>)
 8002b82:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002b84:	4b24      	ldr	r3, [pc, #144]	@ (8002c18 <SystemInit+0x11c>)
 8002b86:	4a28      	ldr	r2, [pc, #160]	@ (8002c28 <SystemInit+0x12c>)
 8002b88:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002b8a:	4b23      	ldr	r3, [pc, #140]	@ (8002c18 <SystemInit+0x11c>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002b90:	4b21      	ldr	r3, [pc, #132]	@ (8002c18 <SystemInit+0x11c>)
 8002b92:	4a25      	ldr	r2, [pc, #148]	@ (8002c28 <SystemInit+0x12c>)
 8002b94:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002b96:	4b20      	ldr	r3, [pc, #128]	@ (8002c18 <SystemInit+0x11c>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002c18 <SystemInit+0x11c>)
 8002b9e:	4a22      	ldr	r2, [pc, #136]	@ (8002c28 <SystemInit+0x12c>)
 8002ba0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c18 <SystemInit+0x11c>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c18 <SystemInit+0x11c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a1a      	ldr	r2, [pc, #104]	@ (8002c18 <SystemInit+0x11c>)
 8002bae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bb2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002bb4:	4b18      	ldr	r3, [pc, #96]	@ (8002c18 <SystemInit+0x11c>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002bba:	4b1c      	ldr	r3, [pc, #112]	@ (8002c2c <SystemInit+0x130>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002c30 <SystemInit+0x134>)
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bc6:	d202      	bcs.n	8002bce <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c34 <SystemInit+0x138>)
 8002bca:	2201      	movs	r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002bce:	4b12      	ldr	r3, [pc, #72]	@ (8002c18 <SystemInit+0x11c>)
 8002bd0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002bd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d113      	bne.n	8002c04 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c18 <SystemInit+0x11c>)
 8002bde:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002be2:	4a0d      	ldr	r2, [pc, #52]	@ (8002c18 <SystemInit+0x11c>)
 8002be4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002be8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002bec:	4b12      	ldr	r3, [pc, #72]	@ (8002c38 <SystemInit+0x13c>)
 8002bee:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002bf2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002bf4:	4b08      	ldr	r3, [pc, #32]	@ (8002c18 <SystemInit+0x11c>)
 8002bf6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002bfa:	4a07      	ldr	r2, [pc, #28]	@ (8002c18 <SystemInit+0x11c>)
 8002bfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c00:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002c04:	bf00      	nop
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000ed00 	.word	0xe000ed00
 8002c14:	52002000 	.word	0x52002000
 8002c18:	58024400 	.word	0x58024400
 8002c1c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002c20:	02020200 	.word	0x02020200
 8002c24:	01ff0000 	.word	0x01ff0000
 8002c28:	01010280 	.word	0x01010280
 8002c2c:	5c001000 	.word	0x5c001000
 8002c30:	ffff0000 	.word	0xffff0000
 8002c34:	51008108 	.word	0x51008108
 8002c38:	52004000 	.word	0x52004000

08002c3c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002c40:	4b09      	ldr	r3, [pc, #36]	@ (8002c68 <ExitRun0Mode+0x2c>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	4a08      	ldr	r2, [pc, #32]	@ (8002c68 <ExitRun0Mode+0x2c>)
 8002c46:	f043 0302 	orr.w	r3, r3, #2
 8002c4a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002c4c:	bf00      	nop
 8002c4e:	4b06      	ldr	r3, [pc, #24]	@ (8002c68 <ExitRun0Mode+0x2c>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f9      	beq.n	8002c4e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	58024800 	.word	0x58024800

08002c6c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b088      	sub	sp, #32
 8002c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c72:	f107 0310 	add.w	r3, r7, #16
 8002c76:	2200      	movs	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	605a      	str	r2, [r3, #4]
 8002c7c:	609a      	str	r2, [r3, #8]
 8002c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c80:	1d3b      	adds	r3, r7, #4
 8002c82:	2200      	movs	r2, #0
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	605a      	str	r2, [r3, #4]
 8002c88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002c8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c90:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 8002c92:	4b1c      	ldr	r3, [pc, #112]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002c94:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8002c98:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8002ca0:	4b18      	ldr	r3, [pc, #96]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002ca2:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002ca6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ca8:	4b16      	ldr	r3, [pc, #88]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002cae:	4b15      	ldr	r3, [pc, #84]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cb0:	2280      	movs	r2, #128	@ 0x80
 8002cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002cb4:	4813      	ldr	r0, [pc, #76]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cb6:	f00a fea8 	bl	800da0a <HAL_TIM_Base_Init>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002cc0:	f7ff f842 	bl	8001d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cc8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002cca:	f107 0310 	add.w	r3, r7, #16
 8002cce:	4619      	mov	r1, r3
 8002cd0:	480c      	ldr	r0, [pc, #48]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cd2:	f00a fff9 	bl	800dcc8 <HAL_TIM_ConfigClockSource>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002cdc:	f7ff f834 	bl	8001d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ce8:	1d3b      	adds	r3, r7, #4
 8002cea:	4619      	mov	r1, r3
 8002cec:	4805      	ldr	r0, [pc, #20]	@ (8002d04 <MX_TIM2_Init+0x98>)
 8002cee:	f00b fa53 	bl	800e198 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002cf8:	f7ff f826 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002cfc:	bf00      	nop
 8002cfe:	3720      	adds	r7, #32
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	240010a8 	.word	0x240010a8

08002d08 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b088      	sub	sp, #32
 8002d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d0e:	f107 0310 	add.w	r3, r7, #16
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	609a      	str	r2, [r3, #8]
 8002d1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d1c:	1d3b      	adds	r3, r7, #4
 8002d1e:	2200      	movs	r2, #0
 8002d20:	601a      	str	r2, [r3, #0]
 8002d22:	605a      	str	r2, [r3, #4]
 8002d24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d26:	4b1e      	ldr	r3, [pc, #120]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d28:	4a1e      	ldr	r2, [pc, #120]	@ (8002da4 <MX_TIM3_Init+0x9c>)
 8002d2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8002d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d2e:	f240 12df 	movw	r2, #479	@ 0x1df
 8002d32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d34:	4b1a      	ldr	r3, [pc, #104]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002d3a:	4b19      	ldr	r3, [pc, #100]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d3c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002d40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d42:	4b17      	ldr	r3, [pc, #92]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d48:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d4a:	2280      	movs	r2, #128	@ 0x80
 8002d4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d4e:	4814      	ldr	r0, [pc, #80]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d50:	f00a fe5b 	bl	800da0a <HAL_TIM_Base_Init>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002d5a:	f7fe fff5 	bl	8001d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002d64:	f107 0310 	add.w	r3, r7, #16
 8002d68:	4619      	mov	r1, r3
 8002d6a:	480d      	ldr	r0, [pc, #52]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d6c:	f00a ffac 	bl	800dcc8 <HAL_TIM_ConfigClockSource>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8002d76:	f7fe ffe7 	bl	8001d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d82:	1d3b      	adds	r3, r7, #4
 8002d84:	4619      	mov	r1, r3
 8002d86:	4806      	ldr	r0, [pc, #24]	@ (8002da0 <MX_TIM3_Init+0x98>)
 8002d88:	f00b fa06 	bl	800e198 <HAL_TIMEx_MasterConfigSynchronization>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002d92:	f7fe ffd9 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002d96:	bf00      	nop
 8002d98:	3720      	adds	r7, #32
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	240010f4 	.word	0x240010f4
 8002da4:	40000400 	.word	0x40000400

08002da8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002db8:	d117      	bne.n	8002dea <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002dba:	4b1c      	ldr	r3, [pc, #112]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dc2:	f043 0301 	orr.w	r3, r3, #1
 8002dc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002dca:	4b18      	ldr	r3, [pc, #96]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8002dd8:	2200      	movs	r2, #0
 8002dda:	210a      	movs	r1, #10
 8002ddc:	201c      	movs	r0, #28
 8002dde:	f001 f9a6 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002de2:	201c      	movs	r0, #28
 8002de4:	f001 f9bd 	bl	8004162 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002de8:	e01b      	b.n	8002e22 <HAL_TIM_Base_MspInit+0x7a>
  else if(tim_baseHandle->Instance==TIM3)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a10      	ldr	r2, [pc, #64]	@ (8002e30 <HAL_TIM_Base_MspInit+0x88>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d116      	bne.n	8002e22 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002df4:	4b0d      	ldr	r3, [pc, #52]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002df6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dfc:	f043 0302 	orr.w	r3, r3, #2
 8002e00:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002e04:	4b09      	ldr	r3, [pc, #36]	@ (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002e06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	60bb      	str	r3, [r7, #8]
 8002e10:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002e12:	2200      	movs	r2, #0
 8002e14:	2101      	movs	r1, #1
 8002e16:	201d      	movs	r0, #29
 8002e18:	f001 f989 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e1c:	201d      	movs	r0, #29
 8002e1e:	f001 f9a0 	bl	8004162 <HAL_NVIC_EnableIRQ>
}
 8002e22:	bf00      	nop
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	58024400 	.word	0x58024400
 8002e30:	40000400 	.word	0x40000400

08002e34 <ParseDecimalVolume>:
extern void UsbLog_Printf(const char *fmt, ...);

// ============================================================================
// НОВАЯ ФУНКЦИЯ: Парсинг дробного числа "5.5" → 550 сантилитров
// ============================================================================
static uint32_t ParseDecimalVolume(const char* str) {
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b092      	sub	sp, #72	@ 0x48
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
    if (!str || str[0] == '\0') return 0;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <ParseDecimalVolume+0x16>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <ParseDecimalVolume+0x1a>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e070      	b.n	8002f30 <ParseDecimalVolume+0xfc>

    const char* dot_pos = strchr(str, '.');
 8002e4e:	212e      	movs	r1, #46	@ 0x2e
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f011 fc0b 	bl	801466c <strchr>
 8002e56:	6438      	str	r0, [r7, #64]	@ 0x40

    if (dot_pos == NULL) {
 8002e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d109      	bne.n	8002e72 <ParseDecimalVolume+0x3e>
        // Нет точки - целое число
        uint32_t liters = (uint32_t)atol(str);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f011 fadc 	bl	801441c <atol>
 8002e64:	4603      	mov	r3, r0
 8002e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        return liters * 100;
 8002e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e6a:	2264      	movs	r2, #100	@ 0x64
 8002e6c:	fb02 f303 	mul.w	r3, r2, r3
 8002e70:	e05e      	b.n	8002f30 <ParseDecimalVolume+0xfc>
    }

    // Есть точка - парсим целую и дробную части
    char integer_part[16] = {0};
 8002e72:	f107 031c 	add.w	r3, r7, #28
 8002e76:	2200      	movs	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	605a      	str	r2, [r3, #4]
 8002e7c:	609a      	str	r2, [r3, #8]
 8002e7e:	60da      	str	r2, [r3, #12]
    char decimal_part[16] = {0};
 8002e80:	f107 030c 	add.w	r3, r7, #12
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]

    size_t int_len = dot_pos - str;
 8002e8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (int_len > 0 && int_len < sizeof(integer_part)) {
 8002e96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d009      	beq.n	8002eb0 <ParseDecimalVolume+0x7c>
 8002e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e9e:	2b0f      	cmp	r3, #15
 8002ea0:	d806      	bhi.n	8002eb0 <ParseDecimalVolume+0x7c>
        memcpy(integer_part, str, int_len);
 8002ea2:	f107 031c 	add.w	r3, r7, #28
 8002ea6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f011 fc18 	bl	80146e0 <memcpy>
    }

    const char* dec_start = dot_pos + 1;
 8002eb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
    size_t dec_len = strlen(dec_start);
 8002eb6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002eb8:	f7fd fa12 	bl	80002e0 <strlen>
 8002ebc:	6378      	str	r0, [r7, #52]	@ 0x34
    if (dec_len > 0 && dec_len < sizeof(decimal_part)) {
 8002ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d009      	beq.n	8002ed8 <ParseDecimalVolume+0xa4>
 8002ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec6:	2b0f      	cmp	r3, #15
 8002ec8:	d806      	bhi.n	8002ed8 <ParseDecimalVolume+0xa4>
        memcpy(decimal_part, dec_start, dec_len);
 8002eca:	f107 030c 	add.w	r3, r7, #12
 8002ece:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ed0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f011 fc04 	bl	80146e0 <memcpy>
    }

    uint32_t liters = (uint32_t)atol(integer_part);
 8002ed8:	f107 031c 	add.w	r3, r7, #28
 8002edc:	4618      	mov	r0, r3
 8002ede:	f011 fa9d 	bl	801441c <atol>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t decimal = (uint32_t)atol(decimal_part);
 8002ee6:	f107 030c 	add.w	r3, r7, #12
 8002eea:	4618      	mov	r0, r3
 8002eec:	f011 fa96 	bl	801441c <atol>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	647b      	str	r3, [r7, #68]	@ 0x44

    if (dec_len == 1) {
 8002ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d106      	bne.n	8002f08 <ParseDecimalVolume+0xd4>
        decimal *= 10;  // "5.5" → 50 сотых
 8002efa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f06:	e008      	b.n	8002f1a <ParseDecimalVolume+0xe6>
    } else if (dec_len > 2) {
 8002f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d905      	bls.n	8002f1a <ParseDecimalVolume+0xe6>
        decimal = decimal / 10;  // Ограничение 2 цифры
 8002f0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f10:	4a09      	ldr	r2, [pc, #36]	@ (8002f38 <ParseDecimalVolume+0x104>)
 8002f12:	fba2 2303 	umull	r2, r3, r2, r3
 8002f16:	08db      	lsrs	r3, r3, #3
 8002f18:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    if (decimal > 99) decimal = 99;
 8002f1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f1c:	2b63      	cmp	r3, #99	@ 0x63
 8002f1e:	d901      	bls.n	8002f24 <ParseDecimalVolume+0xf0>
 8002f20:	2363      	movs	r3, #99	@ 0x63
 8002f22:	647b      	str	r3, [r7, #68]	@ 0x44

    return liters * 100 + decimal;
 8002f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f26:	2264      	movs	r2, #100	@ 0x64
 8002f28:	fb03 f202 	mul.w	r2, r3, r2
 8002f2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f2e:	4413      	add	r3, r2
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3748      	adds	r7, #72	@ 0x48
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	cccccccd 	.word	0xcccccccd

08002f3c <UI_Init>:
static uint8_t transaction_closed = 0;
static uint32_t fuelling_entry_tick = 0;

#define FUELLING_TIMEOUT_MS 60000

void UI_Init(void) {
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
    Keyboard_Init();
 8002f40:	f7fe fc4c 	bl	80017dc <Keyboard_Init>
    Dispenser_Init();
 8002f44:	f7fd fbba 	bl	80006bc <Dispenser_Init>
    global_price = EEPROM_LoadPrice();
 8002f48:	f7fe fa05 	bl	8001356 <EEPROM_LoadPrice>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	4a0f      	ldr	r2, [pc, #60]	@ (8002f8c <UI_Init+0x50>)
 8002f50:	6013      	str	r3, [r2, #0]
    if (global_price == 0 || global_price > 999999) {
 8002f52:	4b0e      	ldr	r3, [pc, #56]	@ (8002f8c <UI_Init+0x50>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d004      	beq.n	8002f64 <UI_Init+0x28>
 8002f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <UI_Init+0x50>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002f90 <UI_Init+0x54>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d903      	bls.n	8002f6c <UI_Init+0x30>
        global_price = 1100;
 8002f64:	4b09      	ldr	r3, [pc, #36]	@ (8002f8c <UI_Init+0x50>)
 8002f66:	f240 424c 	movw	r2, #1100	@ 0x44c
 8002f6a:	601a      	str	r2, [r3, #0]
    }
    memset(input_buf, 0, sizeof(input_buf));
 8002f6c:	2210      	movs	r2, #16
 8002f6e:	2100      	movs	r1, #0
 8002f70:	4808      	ldr	r0, [pc, #32]	@ (8002f94 <UI_Init+0x58>)
 8002f72:	f011 fb73 	bl	801465c <memset>
    input_pos = 0;
 8002f76:	4b08      	ldr	r3, [pc, #32]	@ (8002f98 <UI_Init+0x5c>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	701a      	strb	r2, [r3, #0]
    target_volume_cl = 0;
 8002f7c:	4b07      	ldr	r3, [pc, #28]	@ (8002f9c <UI_Init+0x60>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	601a      	str	r2, [r3, #0]
    target_amount = 0;
 8002f82:	4b07      	ldr	r3, [pc, #28]	@ (8002fa0 <UI_Init+0x64>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	601a      	str	r2, [r3, #0]
}
 8002f88:	bf00      	nop
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	24001144 	.word	0x24001144
 8002f90:	000f423f 	.word	0x000f423f
 8002f94:	24001148 	.word	0x24001148
 8002f98:	24001158 	.word	0x24001158
 8002f9c:	24001160 	.word	0x24001160
 8002fa0:	24001164 	.word	0x24001164

08002fa4 <DrawMain>:

static void DrawMain(void) {
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b088      	sub	sp, #32
 8002fa8:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 8002faa:	4826      	ldr	r0, [pc, #152]	@ (8003044 <DrawMain+0xa0>)
 8002fac:	f7ff fb5b 	bl	8002666 <SSD1309_Clear>
    
    if (g_dispenser.status == DS_CALLING) {
 8002fb0:	4b25      	ldr	r3, [pc, #148]	@ (8003048 <DrawMain+0xa4>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d107      	bne.n	8002fc8 <DrawMain+0x24>
        SSD1309_DrawString8x8(&oled, 112, 0, "*", SSD1309_COLOR_WHITE);
 8002fb8:	2301      	movs	r3, #1
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	4b23      	ldr	r3, [pc, #140]	@ (800304c <DrawMain+0xa8>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	2170      	movs	r1, #112	@ 0x70
 8002fc2:	4820      	ldr	r0, [pc, #128]	@ (8003044 <DrawMain+0xa0>)
 8002fc4:	f7ff fc08 	bl	80027d8 <SSD1309_DrawString8x8>
    }
    
    SSD1309_DrawString8x8(&oled, 0, 0,  "MAIN MENU", SSD1309_COLOR_WHITE);
 8002fc8:	2301      	movs	r3, #1
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	4b20      	ldr	r3, [pc, #128]	@ (8003050 <DrawMain+0xac>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	481c      	ldr	r0, [pc, #112]	@ (8003044 <DrawMain+0xa0>)
 8002fd4:	f7ff fc00 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	e009      	b.n	8002ff2 <DrawMain+0x4e>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	b299      	uxth	r1, r3
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	2209      	movs	r2, #9
 8002fe6:	4817      	ldr	r0, [pc, #92]	@ (8003044 <DrawMain+0xa0>)
 8002fe8:	f7ff fb51 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ff6:	ddf2      	ble.n	8002fde <DrawMain+0x3a>
    }
    sprintf(buf, "Price: %u", (unsigned int)global_price);
 8002ff8:	4b16      	ldr	r3, [pc, #88]	@ (8003054 <DrawMain+0xb0>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	463b      	mov	r3, r7
 8002ffe:	4916      	ldr	r1, [pc, #88]	@ (8003058 <DrawMain+0xb4>)
 8003000:	4618      	mov	r0, r3
 8003002:	f011 facd 	bl	80145a0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 8003006:	463b      	mov	r3, r7
 8003008:	2201      	movs	r2, #1
 800300a:	9200      	str	r2, [sp, #0]
 800300c:	2210      	movs	r2, #16
 800300e:	2100      	movs	r1, #0
 8003010:	480c      	ldr	r0, [pc, #48]	@ (8003044 <DrawMain+0xa0>)
 8003012:	f7ff fbe1 	bl	80027d8 <SSD1309_DrawString8x8>

    SSD1309_DrawString8x8(&oled, 0, 32, "TOT:Totalal", SSD1309_COLOR_WHITE);
 8003016:	2301      	movs	r3, #1
 8003018:	9300      	str	r3, [sp, #0]
 800301a:	4b10      	ldr	r3, [pc, #64]	@ (800305c <DrawMain+0xb8>)
 800301c:	2220      	movs	r2, #32
 800301e:	2100      	movs	r1, #0
 8003020:	4808      	ldr	r0, [pc, #32]	@ (8003044 <DrawMain+0xa0>)
 8003022:	f7ff fbd9 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "CAL:Vol SEL:Amt", SSD1309_COLOR_WHITE);
 8003026:	2301      	movs	r3, #1
 8003028:	9300      	str	r3, [sp, #0]
 800302a:	4b0d      	ldr	r3, [pc, #52]	@ (8003060 <DrawMain+0xbc>)
 800302c:	2230      	movs	r2, #48	@ 0x30
 800302e:	2100      	movs	r1, #0
 8003030:	4804      	ldr	r0, [pc, #16]	@ (8003044 <DrawMain+0xa0>)
 8003032:	f7ff fbd1 	bl	80027d8 <SSD1309_DrawString8x8>

    SSD1309_UpdateAsync(&oled);
 8003036:	4803      	ldr	r0, [pc, #12]	@ (8003044 <DrawMain+0xa0>)
 8003038:	f7ff faf6 	bl	8002628 <SSD1309_UpdateAsync>
}
 800303c:	bf00      	nop
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	24000320 	.word	0x24000320
 8003048:	240001c0 	.word	0x240001c0
 800304c:	080155d4 	.word	0x080155d4
 8003050:	080155d8 	.word	0x080155d8
 8003054:	24001144 	.word	0x24001144
 8003058:	080155e4 	.word	0x080155e4
 800305c:	080155f0 	.word	0x080155f0
 8003060:	080155fc 	.word	0x080155fc

08003064 <DrawTotalizer>:

static void DrawTotalizer(void) {
 8003064:	b590      	push	{r4, r7, lr}
 8003066:	b089      	sub	sp, #36	@ 0x24
 8003068:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 800306a:	4826      	ldr	r0, [pc, #152]	@ (8003104 <DrawTotalizer+0xa0>)
 800306c:	f7ff fafb 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "TOTALIZER", SSD1309_COLOR_WHITE);
 8003070:	2301      	movs	r3, #1
 8003072:	9300      	str	r3, [sp, #0]
 8003074:	4b24      	ldr	r3, [pc, #144]	@ (8003108 <DrawTotalizer+0xa4>)
 8003076:	2200      	movs	r2, #0
 8003078:	2100      	movs	r1, #0
 800307a:	4822      	ldr	r0, [pc, #136]	@ (8003104 <DrawTotalizer+0xa0>)
 800307c:	f7ff fbac 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	e009      	b.n	800309a <DrawTotalizer+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	b299      	uxth	r1, r3
 800308a:	2301      	movs	r3, #1
 800308c:	2209      	movs	r2, #9
 800308e:	481d      	ldr	r0, [pc, #116]	@ (8003104 <DrawTotalizer+0xa0>)
 8003090:	f7ff fafd 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	3301      	adds	r3, #1
 8003098:	617b      	str	r3, [r7, #20]
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	2b7f      	cmp	r3, #127	@ 0x7f
 800309e:	ddf2      	ble.n	8003086 <DrawTotalizer+0x22>
    }
    sprintf(buf, "TOT: %u.%02u", 
        (unsigned int)(g_dispenser.totalizer / 100), 
 80030a0:	4b1a      	ldr	r3, [pc, #104]	@ (800310c <DrawTotalizer+0xa8>)
 80030a2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80030a6:	f04f 0264 	mov.w	r2, #100	@ 0x64
 80030aa:	f04f 0300 	mov.w	r3, #0
 80030ae:	f7fd f96f 	bl	8000390 <__aeabi_uldivmod>
 80030b2:	4602      	mov	r2, r0
 80030b4:	460b      	mov	r3, r1
    sprintf(buf, "TOT: %u.%02u", 
 80030b6:	4614      	mov	r4, r2
        (unsigned int)(g_dispenser.totalizer % 100));
 80030b8:	4b14      	ldr	r3, [pc, #80]	@ (800310c <DrawTotalizer+0xa8>)
 80030ba:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80030be:	f04f 0264 	mov.w	r2, #100	@ 0x64
 80030c2:	f04f 0300 	mov.w	r3, #0
 80030c6:	f7fd f963 	bl	8000390 <__aeabi_uldivmod>
    sprintf(buf, "TOT: %u.%02u", 
 80030ca:	4613      	mov	r3, r2
 80030cc:	4638      	mov	r0, r7
 80030ce:	4622      	mov	r2, r4
 80030d0:	490f      	ldr	r1, [pc, #60]	@ (8003110 <DrawTotalizer+0xac>)
 80030d2:	f011 fa65 	bl	80145a0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 24, buf, SSD1309_COLOR_WHITE);
 80030d6:	463b      	mov	r3, r7
 80030d8:	2201      	movs	r2, #1
 80030da:	9200      	str	r2, [sp, #0]
 80030dc:	2218      	movs	r2, #24
 80030de:	2100      	movs	r1, #0
 80030e0:	4808      	ldr	r0, [pc, #32]	@ (8003104 <DrawTotalizer+0xa0>)
 80030e2:	f7ff fb79 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC: Back", SSD1309_COLOR_WHITE);
 80030e6:	2301      	movs	r3, #1
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003114 <DrawTotalizer+0xb0>)
 80030ec:	2230      	movs	r2, #48	@ 0x30
 80030ee:	2100      	movs	r1, #0
 80030f0:	4804      	ldr	r0, [pc, #16]	@ (8003104 <DrawTotalizer+0xa0>)
 80030f2:	f7ff fb71 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 80030f6:	4803      	ldr	r0, [pc, #12]	@ (8003104 <DrawTotalizer+0xa0>)
 80030f8:	f7ff fa96 	bl	8002628 <SSD1309_UpdateAsync>
}
 80030fc:	bf00      	nop
 80030fe:	371c      	adds	r7, #28
 8003100:	46bd      	mov	sp, r7
 8003102:	bd90      	pop	{r4, r7, pc}
 8003104:	24000320 	.word	0x24000320
 8003108:	0801560c 	.word	0x0801560c
 800310c:	240001c0 	.word	0x240001c0
 8003110:	08015618 	.word	0x08015618
 8003114:	08015628 	.word	0x08015628

08003118 <DrawSetPrice>:

static void DrawSetPrice(void) {
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 800311e:	481d      	ldr	r0, [pc, #116]	@ (8003194 <DrawSetPrice+0x7c>)
 8003120:	f7ff faa1 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "SET PRICE:", SSD1309_COLOR_WHITE);
 8003124:	2301      	movs	r3, #1
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	4b1b      	ldr	r3, [pc, #108]	@ (8003198 <DrawSetPrice+0x80>)
 800312a:	2200      	movs	r2, #0
 800312c:	2100      	movs	r1, #0
 800312e:	4819      	ldr	r0, [pc, #100]	@ (8003194 <DrawSetPrice+0x7c>)
 8003130:	f7ff fb52 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003134:	2300      	movs	r3, #0
 8003136:	607b      	str	r3, [r7, #4]
 8003138:	e009      	b.n	800314e <DrawSetPrice+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	b299      	uxth	r1, r3
 800313e:	2301      	movs	r3, #1
 8003140:	2209      	movs	r2, #9
 8003142:	4814      	ldr	r0, [pc, #80]	@ (8003194 <DrawSetPrice+0x7c>)
 8003144:	f7ff faa3 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3301      	adds	r3, #1
 800314c:	607b      	str	r3, [r7, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b7f      	cmp	r3, #127	@ 0x7f
 8003152:	ddf2      	ble.n	800313a <DrawSetPrice+0x22>
    }
    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003154:	2301      	movs	r3, #1
 8003156:	9300      	str	r3, [sp, #0]
 8003158:	4b10      	ldr	r3, [pc, #64]	@ (800319c <DrawSetPrice+0x84>)
 800315a:	2210      	movs	r2, #16
 800315c:	2100      	movs	r1, #0
 800315e:	480d      	ldr	r0, [pc, #52]	@ (8003194 <DrawSetPrice+0x7c>)
 8003160:	f7ff fb3a 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 8003164:	2301      	movs	r3, #1
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	4b0d      	ldr	r3, [pc, #52]	@ (80031a0 <DrawSetPrice+0x88>)
 800316a:	2220      	movs	r2, #32
 800316c:	2100      	movs	r1, #0
 800316e:	4809      	ldr	r0, [pc, #36]	@ (8003194 <DrawSetPrice+0x7c>)
 8003170:	f7ff fb32 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003174:	2301      	movs	r3, #1
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <DrawSetPrice+0x8c>)
 800317a:	2230      	movs	r2, #48	@ 0x30
 800317c:	2100      	movs	r1, #0
 800317e:	4805      	ldr	r0, [pc, #20]	@ (8003194 <DrawSetPrice+0x7c>)
 8003180:	f7ff fb2a 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003184:	4803      	ldr	r0, [pc, #12]	@ (8003194 <DrawSetPrice+0x7c>)
 8003186:	f7ff fa4f 	bl	8002628 <SSD1309_UpdateAsync>
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	24000320 	.word	0x24000320
 8003198:	08015634 	.word	0x08015634
 800319c:	24001148 	.word	0x24001148
 80031a0:	08015640 	.word	0x08015640
 80031a4:	08015650 	.word	0x08015650

080031a8 <DrawInputVolume>:

// ВСЁ ОСТАЁТСЯ КАК БЫЛО - БЕЗ ИЗМЕНЕНИЙ!
static void DrawInputVolume(void) {
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 80031ae:	481d      	ldr	r0, [pc, #116]	@ (8003224 <DrawInputVolume+0x7c>)
 80031b0:	f7ff fa59 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "VOLUME...", SSD1309_COLOR_WHITE);
 80031b4:	2301      	movs	r3, #1
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003228 <DrawInputVolume+0x80>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	2100      	movs	r1, #0
 80031be:	4819      	ldr	r0, [pc, #100]	@ (8003224 <DrawInputVolume+0x7c>)
 80031c0:	f7ff fb0a 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 80031c4:	2300      	movs	r3, #0
 80031c6:	607b      	str	r3, [r7, #4]
 80031c8:	e009      	b.n	80031de <DrawInputVolume+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	b299      	uxth	r1, r3
 80031ce:	2301      	movs	r3, #1
 80031d0:	2209      	movs	r2, #9
 80031d2:	4814      	ldr	r0, [pc, #80]	@ (8003224 <DrawInputVolume+0x7c>)
 80031d4:	f7ff fa5b 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3301      	adds	r3, #1
 80031dc:	607b      	str	r3, [r7, #4]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80031e2:	ddf2      	ble.n	80031ca <DrawInputVolume+0x22>
    }

    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 80031e4:	2301      	movs	r3, #1
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	4b10      	ldr	r3, [pc, #64]	@ (800322c <DrawInputVolume+0x84>)
 80031ea:	2210      	movs	r2, #16
 80031ec:	2100      	movs	r1, #0
 80031ee:	480d      	ldr	r0, [pc, #52]	@ (8003224 <DrawInputVolume+0x7c>)
 80031f0:	f7ff faf2 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 80031f4:	2301      	movs	r3, #1
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003230 <DrawInputVolume+0x88>)
 80031fa:	2220      	movs	r2, #32
 80031fc:	2100      	movs	r1, #0
 80031fe:	4809      	ldr	r0, [pc, #36]	@ (8003224 <DrawInputVolume+0x7c>)
 8003200:	f7ff faea 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003204:	2301      	movs	r3, #1
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	4b0a      	ldr	r3, [pc, #40]	@ (8003234 <DrawInputVolume+0x8c>)
 800320a:	2230      	movs	r2, #48	@ 0x30
 800320c:	2100      	movs	r1, #0
 800320e:	4805      	ldr	r0, [pc, #20]	@ (8003224 <DrawInputVolume+0x7c>)
 8003210:	f7ff fae2 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003214:	4803      	ldr	r0, [pc, #12]	@ (8003224 <DrawInputVolume+0x7c>)
 8003216:	f7ff fa07 	bl	8002628 <SSD1309_UpdateAsync>
}
 800321a:	bf00      	nop
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	24000320 	.word	0x24000320
 8003228:	0801565c 	.word	0x0801565c
 800322c:	24001148 	.word	0x24001148
 8003230:	08015640 	.word	0x08015640
 8003234:	08015650 	.word	0x08015650

08003238 <DrawInputAmount>:

// ВСЁ ОСТАЁТСЯ КАК БЫЛО - БЕЗ ИЗМЕНЕНИЙ!
static void DrawInputAmount(void) {
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 800323e:	481d      	ldr	r0, [pc, #116]	@ (80032b4 <DrawInputAmount+0x7c>)
 8003240:	f7ff fa11 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "AMOUNT...", SSD1309_COLOR_WHITE);
 8003244:	2301      	movs	r3, #1
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	4b1b      	ldr	r3, [pc, #108]	@ (80032b8 <DrawInputAmount+0x80>)
 800324a:	2200      	movs	r2, #0
 800324c:	2100      	movs	r1, #0
 800324e:	4819      	ldr	r0, [pc, #100]	@ (80032b4 <DrawInputAmount+0x7c>)
 8003250:	f7ff fac2 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003254:	2300      	movs	r3, #0
 8003256:	607b      	str	r3, [r7, #4]
 8003258:	e009      	b.n	800326e <DrawInputAmount+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	b299      	uxth	r1, r3
 800325e:	2301      	movs	r3, #1
 8003260:	2209      	movs	r2, #9
 8003262:	4814      	ldr	r0, [pc, #80]	@ (80032b4 <DrawInputAmount+0x7c>)
 8003264:	f7ff fa13 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	3301      	adds	r3, #1
 800326c:	607b      	str	r3, [r7, #4]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2b7f      	cmp	r3, #127	@ 0x7f
 8003272:	ddf2      	ble.n	800325a <DrawInputAmount+0x22>
    }
    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003274:	2301      	movs	r3, #1
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	4b10      	ldr	r3, [pc, #64]	@ (80032bc <DrawInputAmount+0x84>)
 800327a:	2210      	movs	r2, #16
 800327c:	2100      	movs	r1, #0
 800327e:	480d      	ldr	r0, [pc, #52]	@ (80032b4 <DrawInputAmount+0x7c>)
 8003280:	f7ff faaa 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 8003284:	2301      	movs	r3, #1
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	4b0d      	ldr	r3, [pc, #52]	@ (80032c0 <DrawInputAmount+0x88>)
 800328a:	2220      	movs	r2, #32
 800328c:	2100      	movs	r1, #0
 800328e:	4809      	ldr	r0, [pc, #36]	@ (80032b4 <DrawInputAmount+0x7c>)
 8003290:	f7ff faa2 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003294:	2301      	movs	r3, #1
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	4b0a      	ldr	r3, [pc, #40]	@ (80032c4 <DrawInputAmount+0x8c>)
 800329a:	2230      	movs	r2, #48	@ 0x30
 800329c:	2100      	movs	r1, #0
 800329e:	4805      	ldr	r0, [pc, #20]	@ (80032b4 <DrawInputAmount+0x7c>)
 80032a0:	f7ff fa9a 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 80032a4:	4803      	ldr	r0, [pc, #12]	@ (80032b4 <DrawInputAmount+0x7c>)
 80032a6:	f7ff f9bf 	bl	8002628 <SSD1309_UpdateAsync>
}
 80032aa:	bf00      	nop
 80032ac:	3708      	adds	r7, #8
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	24000320 	.word	0x24000320
 80032b8:	08015668 	.word	0x08015668
 80032bc:	24001148 	.word	0x24001148
 80032c0:	08015640 	.word	0x08015640
 80032c4:	08015650 	.word	0x08015650

080032c8 <DrawFuelling>:

static void DrawFuelling(void) {
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b090      	sub	sp, #64	@ 0x40
 80032cc:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 80032ce:	4886      	ldr	r0, [pc, #536]	@ (80034e8 <DrawFuelling+0x220>)
 80032d0:	f7ff f9c9 	bl	8002666 <SSD1309_Clear>
    
    const char* st = "????";
 80032d4:	4b85      	ldr	r3, [pc, #532]	@ (80034ec <DrawFuelling+0x224>)
 80032d6:	637b      	str	r3, [r7, #52]	@ 0x34
    switch (g_dispenser.status) {
 80032d8:	4b85      	ldr	r3, [pc, #532]	@ (80034f0 <DrawFuelling+0x228>)
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	2b08      	cmp	r3, #8
 80032de:	d82a      	bhi.n	8003336 <DrawFuelling+0x6e>
 80032e0:	a201      	add	r2, pc, #4	@ (adr r2, 80032e8 <DrawFuelling+0x20>)
 80032e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e6:	bf00      	nop
 80032e8:	0800330d 	.word	0x0800330d
 80032ec:	08003313 	.word	0x08003313
 80032f0:	08003319 	.word	0x08003319
 80032f4:	0800331f 	.word	0x0800331f
 80032f8:	08003337 	.word	0x08003337
 80032fc:	08003325 	.word	0x08003325
 8003300:	08003337 	.word	0x08003337
 8003304:	0800332b 	.word	0x0800332b
 8003308:	08003331 	.word	0x08003331
        case DS_IDLE: st = "IDLE"; break;
 800330c:	4b79      	ldr	r3, [pc, #484]	@ (80034f4 <DrawFuelling+0x22c>)
 800330e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003310:	e014      	b.n	800333c <DrawFuelling+0x74>
        case DS_CALLING: st = "CALL"; break;
 8003312:	4b79      	ldr	r3, [pc, #484]	@ (80034f8 <DrawFuelling+0x230>)
 8003314:	637b      	str	r3, [r7, #52]	@ 0x34
 8003316:	e011      	b.n	800333c <DrawFuelling+0x74>
        case DS_AUTHORIZED: st = "AUTH"; break;
 8003318:	4b78      	ldr	r3, [pc, #480]	@ (80034fc <DrawFuelling+0x234>)
 800331a:	637b      	str	r3, [r7, #52]	@ 0x34
 800331c:	e00e      	b.n	800333c <DrawFuelling+0x74>
        case DS_STARTED: st = "START"; break;
 800331e:	4b78      	ldr	r3, [pc, #480]	@ (8003500 <DrawFuelling+0x238>)
 8003320:	637b      	str	r3, [r7, #52]	@ 0x34
 8003322:	e00b      	b.n	800333c <DrawFuelling+0x74>
        case DS_FUELLING: st = "FUEL"; break;
 8003324:	4b77      	ldr	r3, [pc, #476]	@ (8003504 <DrawFuelling+0x23c>)
 8003326:	637b      	str	r3, [r7, #52]	@ 0x34
 8003328:	e008      	b.n	800333c <DrawFuelling+0x74>
        case DS_STOP: st = "STOP"; break;
 800332a:	4b77      	ldr	r3, [pc, #476]	@ (8003508 <DrawFuelling+0x240>)
 800332c:	637b      	str	r3, [r7, #52]	@ 0x34
 800332e:	e005      	b.n	800333c <DrawFuelling+0x74>
        case DS_END: st = "END"; break;
 8003330:	4b76      	ldr	r3, [pc, #472]	@ (800350c <DrawFuelling+0x244>)
 8003332:	637b      	str	r3, [r7, #52]	@ 0x34
 8003334:	e002      	b.n	800333c <DrawFuelling+0x74>
        default: st = "WAIT"; break;
 8003336:	4b76      	ldr	r3, [pc, #472]	@ (8003510 <DrawFuelling+0x248>)
 8003338:	637b      	str	r3, [r7, #52]	@ 0x34
 800333a:	bf00      	nop
    }
    
    SSD1309_DrawString8x8(&oled, 0, 0, st, SSD1309_COLOR_WHITE);
 800333c:	2301      	movs	r3, #1
 800333e:	9300      	str	r3, [sp, #0]
 8003340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003342:	2200      	movs	r2, #0
 8003344:	2100      	movs	r1, #0
 8003346:	4868      	ldr	r0, [pc, #416]	@ (80034e8 <DrawFuelling+0x220>)
 8003348:	f7ff fa46 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 800334c:	2300      	movs	r3, #0
 800334e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003350:	e009      	b.n	8003366 <DrawFuelling+0x9e>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003354:	b299      	uxth	r1, r3
 8003356:	2301      	movs	r3, #1
 8003358:	2209      	movs	r2, #9
 800335a:	4863      	ldr	r0, [pc, #396]	@ (80034e8 <DrawFuelling+0x220>)
 800335c:	f7ff f997 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003362:	3301      	adds	r3, #1
 8003364:	633b      	str	r3, [r7, #48]	@ 0x30
 8003366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003368:	2b7f      	cmp	r3, #127	@ 0x7f
 800336a:	ddf2      	ble.n	8003352 <DrawFuelling+0x8a>
    }

    sprintf(buf, "L:%u.%02u", 
        (unsigned int)(g_dispenser.volume_cl / 100), 
 800336c:	4b60      	ldr	r3, [pc, #384]	@ (80034f0 <DrawFuelling+0x228>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	4a68      	ldr	r2, [pc, #416]	@ (8003514 <DrawFuelling+0x24c>)
 8003372:	fba2 2303 	umull	r2, r3, r2, r3
 8003376:	0959      	lsrs	r1, r3, #5
        (unsigned int)(g_dispenser.volume_cl % 100));
 8003378:	4b5d      	ldr	r3, [pc, #372]	@ (80034f0 <DrawFuelling+0x228>)
 800337a:	685a      	ldr	r2, [r3, #4]
 800337c:	4b65      	ldr	r3, [pc, #404]	@ (8003514 <DrawFuelling+0x24c>)
 800337e:	fba3 0302 	umull	r0, r3, r3, r2
 8003382:	095b      	lsrs	r3, r3, #5
 8003384:	2064      	movs	r0, #100	@ 0x64
 8003386:	fb00 f303 	mul.w	r3, r0, r3
 800338a:	1ad3      	subs	r3, r2, r3
    sprintf(buf, "L:%u.%02u", 
 800338c:	1d38      	adds	r0, r7, #4
 800338e:	460a      	mov	r2, r1
 8003390:	4961      	ldr	r1, [pc, #388]	@ (8003518 <DrawFuelling+0x250>)
 8003392:	f011 f905 	bl	80145a0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 8003396:	1d3b      	adds	r3, r7, #4
 8003398:	2201      	movs	r2, #1
 800339a:	9200      	str	r2, [sp, #0]
 800339c:	2210      	movs	r2, #16
 800339e:	2100      	movs	r1, #0
 80033a0:	4851      	ldr	r0, [pc, #324]	@ (80034e8 <DrawFuelling+0x220>)
 80033a2:	f7ff fa19 	bl	80027d8 <SSD1309_DrawString8x8>
    
    sprintf(buf, "A:%u", (unsigned int)g_dispenser.amount);
 80033a6:	4b52      	ldr	r3, [pc, #328]	@ (80034f0 <DrawFuelling+0x228>)
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	1d3b      	adds	r3, r7, #4
 80033ac:	495b      	ldr	r1, [pc, #364]	@ (800351c <DrawFuelling+0x254>)
 80033ae:	4618      	mov	r0, r3
 80033b0:	f011 f8f6 	bl	80145a0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 32, buf, SSD1309_COLOR_WHITE);
 80033b4:	1d3b      	adds	r3, r7, #4
 80033b6:	2201      	movs	r2, #1
 80033b8:	9200      	str	r2, [sp, #0]
 80033ba:	2220      	movs	r2, #32
 80033bc:	2100      	movs	r1, #0
 80033be:	484a      	ldr	r0, [pc, #296]	@ (80034e8 <DrawFuelling+0x220>)
 80033c0:	f7ff fa0a 	bl	80027d8 <SSD1309_DrawString8x8>
    
    uint8_t progress_percent = 0;
 80033c4:	2300      	movs	r3, #0
 80033c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (prev_transaction_mode == UI_STATE_INPUT_VOLUME && target_volume_cl > 0) {
 80033ca:	4b55      	ldr	r3, [pc, #340]	@ (8003520 <DrawFuelling+0x258>)
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d10f      	bne.n	80033f2 <DrawFuelling+0x12a>
 80033d2:	4b54      	ldr	r3, [pc, #336]	@ (8003524 <DrawFuelling+0x25c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00b      	beq.n	80033f2 <DrawFuelling+0x12a>
        progress_percent = (g_dispenser.volume_cl * 100) / target_volume_cl;
 80033da:	4b45      	ldr	r3, [pc, #276]	@ (80034f0 <DrawFuelling+0x228>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2264      	movs	r2, #100	@ 0x64
 80033e0:	fb03 f202 	mul.w	r2, r3, r2
 80033e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003524 <DrawFuelling+0x25c>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80033f0:	e012      	b.n	8003418 <DrawFuelling+0x150>
    } else if (prev_transaction_mode == UI_STATE_INPUT_AMOUNT && target_amount > 0) {
 80033f2:	4b4b      	ldr	r3, [pc, #300]	@ (8003520 <DrawFuelling+0x258>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	2b04      	cmp	r3, #4
 80033f8:	d10e      	bne.n	8003418 <DrawFuelling+0x150>
 80033fa:	4b4b      	ldr	r3, [pc, #300]	@ (8003528 <DrawFuelling+0x260>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00a      	beq.n	8003418 <DrawFuelling+0x150>
        progress_percent = (g_dispenser.amount * 100) / target_amount;
 8003402:	4b3b      	ldr	r3, [pc, #236]	@ (80034f0 <DrawFuelling+0x228>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	2264      	movs	r2, #100	@ 0x64
 8003408:	fb03 f202 	mul.w	r2, r3, r2
 800340c:	4b46      	ldr	r3, [pc, #280]	@ (8003528 <DrawFuelling+0x260>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	fbb2 f3f3 	udiv	r3, r2, r3
 8003414:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    if (progress_percent > 100) progress_percent = 100;
 8003418:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800341c:	2b64      	cmp	r3, #100	@ 0x64
 800341e:	d902      	bls.n	8003426 <DrawFuelling+0x15e>
 8003420:	2364      	movs	r3, #100	@ 0x64
 8003422:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    for (int x = 0; x < 128; x++) {
 8003426:	2300      	movs	r3, #0
 8003428:	62bb      	str	r3, [r7, #40]	@ 0x28
 800342a:	e010      	b.n	800344e <DrawFuelling+0x186>
        SSD1309_DrawPixel(&oled, x, 56, SSD1309_COLOR_WHITE);
 800342c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800342e:	b299      	uxth	r1, r3
 8003430:	2301      	movs	r3, #1
 8003432:	2238      	movs	r2, #56	@ 0x38
 8003434:	482c      	ldr	r0, [pc, #176]	@ (80034e8 <DrawFuelling+0x220>)
 8003436:	f7ff f92a 	bl	800268e <SSD1309_DrawPixel>
        SSD1309_DrawPixel(&oled, x, 63, SSD1309_COLOR_WHITE);
 800343a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800343c:	b299      	uxth	r1, r3
 800343e:	2301      	movs	r3, #1
 8003440:	223f      	movs	r2, #63	@ 0x3f
 8003442:	4829      	ldr	r0, [pc, #164]	@ (80034e8 <DrawFuelling+0x220>)
 8003444:	f7ff f923 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800344a:	3301      	adds	r3, #1
 800344c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800344e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003450:	2b7f      	cmp	r3, #127	@ 0x7f
 8003452:	ddeb      	ble.n	800342c <DrawFuelling+0x164>
    }
    for (int y = 56; y <= 63; y++) {
 8003454:	2338      	movs	r3, #56	@ 0x38
 8003456:	627b      	str	r3, [r7, #36]	@ 0x24
 8003458:	e010      	b.n	800347c <DrawFuelling+0x1b4>
        SSD1309_DrawPixel(&oled, 0, y, SSD1309_COLOR_WHITE);
 800345a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345c:	b29a      	uxth	r2, r3
 800345e:	2301      	movs	r3, #1
 8003460:	2100      	movs	r1, #0
 8003462:	4821      	ldr	r0, [pc, #132]	@ (80034e8 <DrawFuelling+0x220>)
 8003464:	f7ff f913 	bl	800268e <SSD1309_DrawPixel>
        SSD1309_DrawPixel(&oled, 127, y, SSD1309_COLOR_WHITE);
 8003468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346a:	b29a      	uxth	r2, r3
 800346c:	2301      	movs	r3, #1
 800346e:	217f      	movs	r1, #127	@ 0x7f
 8003470:	481d      	ldr	r0, [pc, #116]	@ (80034e8 <DrawFuelling+0x220>)
 8003472:	f7ff f90c 	bl	800268e <SSD1309_DrawPixel>
    for (int y = 56; y <= 63; y++) {
 8003476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003478:	3301      	adds	r3, #1
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
 800347c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003480:	ddeb      	ble.n	800345a <DrawFuelling+0x192>
    }
    
    uint8_t fill_width = (progress_percent * 125) / 100;
 8003482:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8003486:	4613      	mov	r3, r2
 8003488:	015b      	lsls	r3, r3, #5
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	4413      	add	r3, r2
 8003490:	4a20      	ldr	r2, [pc, #128]	@ (8003514 <DrawFuelling+0x24c>)
 8003492:	fb82 1203 	smull	r1, r2, r2, r3
 8003496:	1152      	asrs	r2, r2, #5
 8003498:	17db      	asrs	r3, r3, #31
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	76fb      	strb	r3, [r7, #27]
    for (int x = 1; x <= fill_width && x < 127; x++) {
 800349e:	2301      	movs	r3, #1
 80034a0:	623b      	str	r3, [r7, #32]
 80034a2:	e013      	b.n	80034cc <DrawFuelling+0x204>
        for (int y = 57; y <= 62; y++) {
 80034a4:	2339      	movs	r3, #57	@ 0x39
 80034a6:	61fb      	str	r3, [r7, #28]
 80034a8:	e00a      	b.n	80034c0 <DrawFuelling+0x1f8>
            SSD1309_DrawPixel(&oled, x, y, SSD1309_COLOR_WHITE);
 80034aa:	6a3b      	ldr	r3, [r7, #32]
 80034ac:	b299      	uxth	r1, r3
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	2301      	movs	r3, #1
 80034b4:	480c      	ldr	r0, [pc, #48]	@ (80034e8 <DrawFuelling+0x220>)
 80034b6:	f7ff f8ea 	bl	800268e <SSD1309_DrawPixel>
        for (int y = 57; y <= 62; y++) {
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	3301      	adds	r3, #1
 80034be:	61fb      	str	r3, [r7, #28]
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80034c4:	ddf1      	ble.n	80034aa <DrawFuelling+0x1e2>
    for (int x = 1; x <= fill_width && x < 127; x++) {
 80034c6:	6a3b      	ldr	r3, [r7, #32]
 80034c8:	3301      	adds	r3, #1
 80034ca:	623b      	str	r3, [r7, #32]
 80034cc:	7efb      	ldrb	r3, [r7, #27]
 80034ce:	6a3a      	ldr	r2, [r7, #32]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	dc02      	bgt.n	80034da <DrawFuelling+0x212>
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	2b7e      	cmp	r3, #126	@ 0x7e
 80034d8:	dde4      	ble.n	80034a4 <DrawFuelling+0x1dc>
        }
    }
    
    SSD1309_UpdateAsync(&oled);
 80034da:	4803      	ldr	r0, [pc, #12]	@ (80034e8 <DrawFuelling+0x220>)
 80034dc:	f7ff f8a4 	bl	8002628 <SSD1309_UpdateAsync>
}
 80034e0:	bf00      	nop
 80034e2:	3738      	adds	r7, #56	@ 0x38
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	24000320 	.word	0x24000320
 80034ec:	08015674 	.word	0x08015674
 80034f0:	240001c0 	.word	0x240001c0
 80034f4:	0801567c 	.word	0x0801567c
 80034f8:	08015684 	.word	0x08015684
 80034fc:	0801568c 	.word	0x0801568c
 8003500:	08015694 	.word	0x08015694
 8003504:	0801569c 	.word	0x0801569c
 8003508:	080156a4 	.word	0x080156a4
 800350c:	080156ac 	.word	0x080156ac
 8003510:	080156b0 	.word	0x080156b0
 8003514:	51eb851f 	.word	0x51eb851f
 8003518:	080156b8 	.word	0x080156b8
 800351c:	080156c4 	.word	0x080156c4
 8003520:	24000040 	.word	0x24000040
 8003524:	24001160 	.word	0x24001160
 8003528:	24001164 	.word	0x24001164

0800352c <DrawTransactionResult>:

static void DrawTransactionResult(void) {
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 8003532:	482f      	ldr	r0, [pc, #188]	@ (80035f0 <DrawTransactionResult+0xc4>)
 8003534:	f7ff f897 	bl	8002666 <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 0, "TRANSACTION END", SSD1309_COLOR_WHITE);
 8003538:	2301      	movs	r3, #1
 800353a:	9300      	str	r3, [sp, #0]
 800353c:	4b2d      	ldr	r3, [pc, #180]	@ (80035f4 <DrawTransactionResult+0xc8>)
 800353e:	2200      	movs	r2, #0
 8003540:	2100      	movs	r1, #0
 8003542:	482b      	ldr	r0, [pc, #172]	@ (80035f0 <DrawTransactionResult+0xc4>)
 8003544:	f7ff f948 	bl	80027d8 <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003548:	2300      	movs	r3, #0
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	e009      	b.n	8003562 <DrawTransactionResult+0x36>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	b299      	uxth	r1, r3
 8003552:	2301      	movs	r3, #1
 8003554:	2209      	movs	r2, #9
 8003556:	4826      	ldr	r0, [pc, #152]	@ (80035f0 <DrawTransactionResult+0xc4>)
 8003558:	f7ff f899 	bl	800268e <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	3301      	adds	r3, #1
 8003560:	617b      	str	r3, [r7, #20]
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2b7f      	cmp	r3, #127	@ 0x7f
 8003566:	ddf2      	ble.n	800354e <DrawTransactionResult+0x22>
    }
    
    sprintf(buf, "L:%u.%02u", 
        (unsigned int)(g_dispenser.volume_cl / 100), 
 8003568:	4b23      	ldr	r3, [pc, #140]	@ (80035f8 <DrawTransactionResult+0xcc>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	4a23      	ldr	r2, [pc, #140]	@ (80035fc <DrawTransactionResult+0xd0>)
 800356e:	fba2 2303 	umull	r2, r3, r2, r3
 8003572:	0959      	lsrs	r1, r3, #5
        (unsigned int)(g_dispenser.volume_cl % 100));
 8003574:	4b20      	ldr	r3, [pc, #128]	@ (80035f8 <DrawTransactionResult+0xcc>)
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	4b20      	ldr	r3, [pc, #128]	@ (80035fc <DrawTransactionResult+0xd0>)
 800357a:	fba3 0302 	umull	r0, r3, r3, r2
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	2064      	movs	r0, #100	@ 0x64
 8003582:	fb00 f303 	mul.w	r3, r0, r3
 8003586:	1ad3      	subs	r3, r2, r3
    sprintf(buf, "L:%u.%02u", 
 8003588:	4638      	mov	r0, r7
 800358a:	460a      	mov	r2, r1
 800358c:	491c      	ldr	r1, [pc, #112]	@ (8003600 <DrawTransactionResult+0xd4>)
 800358e:	f011 f807 	bl	80145a0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 8003592:	463b      	mov	r3, r7
 8003594:	2201      	movs	r2, #1
 8003596:	9200      	str	r2, [sp, #0]
 8003598:	2210      	movs	r2, #16
 800359a:	2100      	movs	r1, #0
 800359c:	4814      	ldr	r0, [pc, #80]	@ (80035f0 <DrawTransactionResult+0xc4>)
 800359e:	f7ff f91b 	bl	80027d8 <SSD1309_DrawString8x8>
    
    sprintf(buf, "A:%u", (unsigned int)g_dispenser.amount);
 80035a2:	4b15      	ldr	r3, [pc, #84]	@ (80035f8 <DrawTransactionResult+0xcc>)
 80035a4:	689a      	ldr	r2, [r3, #8]
 80035a6:	463b      	mov	r3, r7
 80035a8:	4916      	ldr	r1, [pc, #88]	@ (8003604 <DrawTransactionResult+0xd8>)
 80035aa:	4618      	mov	r0, r3
 80035ac:	f010 fff8 	bl	80145a0 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 32, buf, SSD1309_COLOR_WHITE);
 80035b0:	463b      	mov	r3, r7
 80035b2:	2201      	movs	r2, #1
 80035b4:	9200      	str	r2, [sp, #0]
 80035b6:	2220      	movs	r2, #32
 80035b8:	2100      	movs	r1, #0
 80035ba:	480d      	ldr	r0, [pc, #52]	@ (80035f0 <DrawTransactionResult+0xc4>)
 80035bc:	f7ff f90c 	bl	80027d8 <SSD1309_DrawString8x8>
    
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Repeat", SSD1309_COLOR_WHITE);
 80035c0:	2301      	movs	r3, #1
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	4b10      	ldr	r3, [pc, #64]	@ (8003608 <DrawTransactionResult+0xdc>)
 80035c6:	2230      	movs	r2, #48	@ 0x30
 80035c8:	2100      	movs	r1, #0
 80035ca:	4809      	ldr	r0, [pc, #36]	@ (80035f0 <DrawTransactionResult+0xc4>)
 80035cc:	f7ff f904 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 56, "RES:Menu", SSD1309_COLOR_WHITE);
 80035d0:	2301      	movs	r3, #1
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	4b0d      	ldr	r3, [pc, #52]	@ (800360c <DrawTransactionResult+0xe0>)
 80035d6:	2238      	movs	r2, #56	@ 0x38
 80035d8:	2100      	movs	r1, #0
 80035da:	4805      	ldr	r0, [pc, #20]	@ (80035f0 <DrawTransactionResult+0xc4>)
 80035dc:	f7ff f8fc 	bl	80027d8 <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 80035e0:	4803      	ldr	r0, [pc, #12]	@ (80035f0 <DrawTransactionResult+0xc4>)
 80035e2:	f7ff f821 	bl	8002628 <SSD1309_UpdateAsync>
}
 80035e6:	bf00      	nop
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	24000320 	.word	0x24000320
 80035f4:	080156cc 	.word	0x080156cc
 80035f8:	240001c0 	.word	0x240001c0
 80035fc:	51eb851f 	.word	0x51eb851f
 8003600:	080156b8 	.word	0x080156b8
 8003604:	080156c4 	.word	0x080156c4
 8003608:	080156dc 	.word	0x080156dc
 800360c:	080156e8 	.word	0x080156e8

08003610 <UI_ProcessInput>:

void UI_ProcessInput(void) {
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
    char key = Keyboard_GetKey();
 8003616:	f7fe f96b 	bl	80018f0 <Keyboard_GetKey>
 800361a:	4603      	mov	r3, r0
 800361c:	73fb      	strb	r3, [r7, #15]
    if (key != 0) {
 800361e:	7bfb      	ldrb	r3, [r7, #15]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d004      	beq.n	800362e <UI_ProcessInput+0x1e>
        UsbLog_Printf("Key: %c\r\n", key);
 8003624:	7bfb      	ldrb	r3, [r7, #15]
 8003626:	4619      	mov	r1, r3
 8003628:	489d      	ldr	r0, [pc, #628]	@ (80038a0 <UI_ProcessInput+0x290>)
 800362a:	f7fe f9e1 	bl	80019f0 <UsbLog_Printf>
    }
    
    switch (ui_state) {
 800362e:	4b9d      	ldr	r3, [pc, #628]	@ (80038a4 <UI_ProcessInput+0x294>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b06      	cmp	r3, #6
 8003634:	f200 822c 	bhi.w	8003a90 <UI_ProcessInput+0x480>
 8003638:	a201      	add	r2, pc, #4	@ (adr r2, 8003640 <UI_ProcessInput+0x30>)
 800363a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363e:	bf00      	nop
 8003640:	0800365d 	.word	0x0800365d
 8003644:	080036d7 	.word	0x080036d7
 8003648:	080036e7 	.word	0x080036e7
 800364c:	0800376d 	.word	0x0800376d
 8003650:	0800386b 	.word	0x0800386b
 8003654:	08003941 	.word	0x08003941
 8003658:	08003a27 	.word	0x08003a27
        case UI_STATE_MAIN:
            if (key == 'A') {
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	2b41      	cmp	r3, #65	@ 0x41
 8003660:	d105      	bne.n	800366e <UI_ProcessInput+0x5e>
                Dispenser_RequestTotalizer();
 8003662:	f7fd fd67 	bl	8001134 <Dispenser_RequestTotalizer>
                ui_state = UI_STATE_TOTALIZER;
 8003666:	4b8f      	ldr	r3, [pc, #572]	@ (80038a4 <UI_ProcessInput+0x294>)
 8003668:	2201      	movs	r2, #1
 800366a:	701a      	strb	r2, [r3, #0]
            } else if (key == 'G') {
                ui_state = UI_STATE_SET_PRICE;
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            }
            break;
 800366c:	e203      	b.n	8003a76 <UI_ProcessInput+0x466>
            } else if (key == 'B') {
 800366e:	7bfb      	ldrb	r3, [r7, #15]
 8003670:	2b42      	cmp	r3, #66	@ 0x42
 8003672:	d10e      	bne.n	8003692 <UI_ProcessInput+0x82>
                ui_state = UI_STATE_INPUT_VOLUME;
 8003674:	4b8b      	ldr	r3, [pc, #556]	@ (80038a4 <UI_ProcessInput+0x294>)
 8003676:	2203      	movs	r2, #3
 8003678:	701a      	strb	r2, [r3, #0]
                prev_transaction_mode = UI_STATE_INPUT_VOLUME;
 800367a:	4b8b      	ldr	r3, [pc, #556]	@ (80038a8 <UI_ProcessInput+0x298>)
 800367c:	2203      	movs	r2, #3
 800367e:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 8003680:	4b8a      	ldr	r3, [pc, #552]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003682:	2200      	movs	r2, #0
 8003684:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003686:	2210      	movs	r2, #16
 8003688:	2100      	movs	r1, #0
 800368a:	4889      	ldr	r0, [pc, #548]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 800368c:	f010 ffe6 	bl	801465c <memset>
            break;
 8003690:	e1f1      	b.n	8003a76 <UI_ProcessInput+0x466>
            } else if (key == 'C') {
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	2b43      	cmp	r3, #67	@ 0x43
 8003696:	d10e      	bne.n	80036b6 <UI_ProcessInput+0xa6>
                ui_state = UI_STATE_INPUT_AMOUNT;
 8003698:	4b82      	ldr	r3, [pc, #520]	@ (80038a4 <UI_ProcessInput+0x294>)
 800369a:	2204      	movs	r2, #4
 800369c:	701a      	strb	r2, [r3, #0]
                prev_transaction_mode = UI_STATE_INPUT_AMOUNT;
 800369e:	4b82      	ldr	r3, [pc, #520]	@ (80038a8 <UI_ProcessInput+0x298>)
 80036a0:	2204      	movs	r2, #4
 80036a2:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 80036a4:	4b81      	ldr	r3, [pc, #516]	@ (80038ac <UI_ProcessInput+0x29c>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 80036aa:	2210      	movs	r2, #16
 80036ac:	2100      	movs	r1, #0
 80036ae:	4880      	ldr	r0, [pc, #512]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 80036b0:	f010 ffd4 	bl	801465c <memset>
            break;
 80036b4:	e1df      	b.n	8003a76 <UI_ProcessInput+0x466>
            } else if (key == 'G') {
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	2b47      	cmp	r3, #71	@ 0x47
 80036ba:	f040 81dc 	bne.w	8003a76 <UI_ProcessInput+0x466>
                ui_state = UI_STATE_SET_PRICE;
 80036be:	4b79      	ldr	r3, [pc, #484]	@ (80038a4 <UI_ProcessInput+0x294>)
 80036c0:	2202      	movs	r2, #2
 80036c2:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 80036c4:	4b79      	ldr	r3, [pc, #484]	@ (80038ac <UI_ProcessInput+0x29c>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 80036ca:	2210      	movs	r2, #16
 80036cc:	2100      	movs	r1, #0
 80036ce:	4878      	ldr	r0, [pc, #480]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 80036d0:	f010 ffc4 	bl	801465c <memset>
            break;
 80036d4:	e1cf      	b.n	8003a76 <UI_ProcessInput+0x466>
            
        case UI_STATE_TOTALIZER:
            if (key == 'F') {
 80036d6:	7bfb      	ldrb	r3, [r7, #15]
 80036d8:	2b46      	cmp	r3, #70	@ 0x46
 80036da:	f040 81ce 	bne.w	8003a7a <UI_ProcessInput+0x46a>
                ui_state = UI_STATE_MAIN;
 80036de:	4b71      	ldr	r3, [pc, #452]	@ (80038a4 <UI_ProcessInput+0x294>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	701a      	strb	r2, [r3, #0]
            }
            break;
 80036e4:	e1c9      	b.n	8003a7a <UI_ProcessInput+0x46a>
            
        case UI_STATE_SET_PRICE:
            if (key >= '0' && key <= '9') {
 80036e6:	7bfb      	ldrb	r3, [r7, #15]
 80036e8:	2b2f      	cmp	r3, #47	@ 0x2f
 80036ea:	d917      	bls.n	800371c <UI_ProcessInput+0x10c>
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
 80036ee:	2b39      	cmp	r3, #57	@ 0x39
 80036f0:	d814      	bhi.n	800371c <UI_ProcessInput+0x10c>
                if (input_pos < 10) {
 80036f2:	4b6e      	ldr	r3, [pc, #440]	@ (80038ac <UI_ProcessInput+0x29c>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b09      	cmp	r3, #9
 80036f8:	d837      	bhi.n	800376a <UI_ProcessInput+0x15a>
                    input_buf[input_pos++] = key;
 80036fa:	4b6c      	ldr	r3, [pc, #432]	@ (80038ac <UI_ProcessInput+0x29c>)
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	1c5a      	adds	r2, r3, #1
 8003700:	b2d1      	uxtb	r1, r2
 8003702:	4a6a      	ldr	r2, [pc, #424]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003704:	7011      	strb	r1, [r2, #0]
 8003706:	4619      	mov	r1, r3
 8003708:	4a69      	ldr	r2, [pc, #420]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 800370a:	7bfb      	ldrb	r3, [r7, #15]
 800370c:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 800370e:	4b67      	ldr	r3, [pc, #412]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	461a      	mov	r2, r3
 8003714:	4b66      	ldr	r3, [pc, #408]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 8003716:	2100      	movs	r1, #0
 8003718:	5499      	strb	r1, [r3, r2]
                if (input_pos < 10) {
 800371a:	e026      	b.n	800376a <UI_ProcessInput+0x15a>
                }
            } else if (key == 'K') {
 800371c:	7bfb      	ldrb	r3, [r7, #15]
 800371e:	2b4b      	cmp	r3, #75	@ 0x4b
 8003720:	d10f      	bne.n	8003742 <UI_ProcessInput+0x132>
                global_price = atol(input_buf);
 8003722:	4863      	ldr	r0, [pc, #396]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 8003724:	f010 fe7a 	bl	801441c <atol>
 8003728:	4603      	mov	r3, r0
 800372a:	461a      	mov	r2, r3
 800372c:	4b61      	ldr	r3, [pc, #388]	@ (80038b4 <UI_ProcessInput+0x2a4>)
 800372e:	601a      	str	r2, [r3, #0]
                EEPROM_SavePrice(global_price);
 8003730:	4b60      	ldr	r3, [pc, #384]	@ (80038b4 <UI_ProcessInput+0x2a4>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f7fd fdef 	bl	8001318 <EEPROM_SavePrice>
                ui_state = UI_STATE_MAIN;
 800373a:	4b5a      	ldr	r3, [pc, #360]	@ (80038a4 <UI_ProcessInput+0x294>)
 800373c:	2200      	movs	r2, #0
 800373e:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            } else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 8003740:	e19d      	b.n	8003a7e <UI_ProcessInput+0x46e>
            } else if (key == 'E') {
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	2b45      	cmp	r3, #69	@ 0x45
 8003746:	d108      	bne.n	800375a <UI_ProcessInput+0x14a>
                input_pos = 0;
 8003748:	4b58      	ldr	r3, [pc, #352]	@ (80038ac <UI_ProcessInput+0x29c>)
 800374a:	2200      	movs	r2, #0
 800374c:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 800374e:	2210      	movs	r2, #16
 8003750:	2100      	movs	r1, #0
 8003752:	4857      	ldr	r0, [pc, #348]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 8003754:	f010 ff82 	bl	801465c <memset>
            break;
 8003758:	e191      	b.n	8003a7e <UI_ProcessInput+0x46e>
            } else if (key == 'F') {
 800375a:	7bfb      	ldrb	r3, [r7, #15]
 800375c:	2b46      	cmp	r3, #70	@ 0x46
 800375e:	f040 818e 	bne.w	8003a7e <UI_ProcessInput+0x46e>
                ui_state = UI_STATE_MAIN;
 8003762:	4b50      	ldr	r3, [pc, #320]	@ (80038a4 <UI_ProcessInput+0x294>)
 8003764:	2200      	movs	r2, #0
 8003766:	701a      	strb	r2, [r3, #0]
            break;
 8003768:	e189      	b.n	8003a7e <UI_ProcessInput+0x46e>
 800376a:	e188      	b.n	8003a7e <UI_ProcessInput+0x46e>
            
        case UI_STATE_INPUT_VOLUME:
            if (key >= '0' && key <= '9') {
 800376c:	7bfb      	ldrb	r3, [r7, #15]
 800376e:	2b2f      	cmp	r3, #47	@ 0x2f
 8003770:	d917      	bls.n	80037a2 <UI_ProcessInput+0x192>
 8003772:	7bfb      	ldrb	r3, [r7, #15]
 8003774:	2b39      	cmp	r3, #57	@ 0x39
 8003776:	d814      	bhi.n	80037a2 <UI_ProcessInput+0x192>
                if (input_pos < 10) {
 8003778:	4b4c      	ldr	r3, [pc, #304]	@ (80038ac <UI_ProcessInput+0x29c>)
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	2b09      	cmp	r3, #9
 800377e:	d873      	bhi.n	8003868 <UI_ProcessInput+0x258>
                    input_buf[input_pos++] = key;
 8003780:	4b4a      	ldr	r3, [pc, #296]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	b2d1      	uxtb	r1, r2
 8003788:	4a48      	ldr	r2, [pc, #288]	@ (80038ac <UI_ProcessInput+0x29c>)
 800378a:	7011      	strb	r1, [r2, #0]
 800378c:	4619      	mov	r1, r3
 800378e:	4a48      	ldr	r2, [pc, #288]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 8003794:	4b45      	ldr	r3, [pc, #276]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	461a      	mov	r2, r3
 800379a:	4b45      	ldr	r3, [pc, #276]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 800379c:	2100      	movs	r1, #0
 800379e:	5499      	strb	r1, [r3, r2]
                if (input_pos < 10) {
 80037a0:	e062      	b.n	8003868 <UI_ProcessInput+0x258>
                }
            }
            // ✅ НОВОЕ: Обработка точки
            else if (key == '.') {
 80037a2:	7bfb      	ldrb	r3, [r7, #15]
 80037a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80037a6:	d122      	bne.n	80037ee <UI_ProcessInput+0x1de>
                if (strchr(input_buf, '.') == NULL && input_pos > 0 && input_pos < 10) {
 80037a8:	212e      	movs	r1, #46	@ 0x2e
 80037aa:	4841      	ldr	r0, [pc, #260]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 80037ac:	f010 ff5e 	bl	801466c <strchr>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f040 8165 	bne.w	8003a82 <UI_ProcessInput+0x472>
 80037b8:	4b3c      	ldr	r3, [pc, #240]	@ (80038ac <UI_ProcessInput+0x29c>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	f000 8160 	beq.w	8003a82 <UI_ProcessInput+0x472>
 80037c2:	4b3a      	ldr	r3, [pc, #232]	@ (80038ac <UI_ProcessInput+0x29c>)
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	2b09      	cmp	r3, #9
 80037c8:	f200 815b 	bhi.w	8003a82 <UI_ProcessInput+0x472>
                    input_buf[input_pos++] = '.';
 80037cc:	4b37      	ldr	r3, [pc, #220]	@ (80038ac <UI_ProcessInput+0x29c>)
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	1c5a      	adds	r2, r3, #1
 80037d2:	b2d1      	uxtb	r1, r2
 80037d4:	4a35      	ldr	r2, [pc, #212]	@ (80038ac <UI_ProcessInput+0x29c>)
 80037d6:	7011      	strb	r1, [r2, #0]
 80037d8:	461a      	mov	r2, r3
 80037da:	4b35      	ldr	r3, [pc, #212]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 80037dc:	212e      	movs	r1, #46	@ 0x2e
 80037de:	5499      	strb	r1, [r3, r2]
                    input_buf[input_pos] = '\0';
 80037e0:	4b32      	ldr	r3, [pc, #200]	@ (80038ac <UI_ProcessInput+0x29c>)
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	461a      	mov	r2, r3
 80037e6:	4b32      	ldr	r3, [pc, #200]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 80037e8:	2100      	movs	r1, #0
 80037ea:	5499      	strb	r1, [r3, r2]
                memset(input_buf, 0, sizeof(input_buf));
            }
            else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 80037ec:	e149      	b.n	8003a82 <UI_ProcessInput+0x472>
            else if (key == 'K') {
 80037ee:	7bfb      	ldrb	r3, [r7, #15]
 80037f0:	2b4b      	cmp	r3, #75	@ 0x4b
 80037f2:	d125      	bne.n	8003840 <UI_ProcessInput+0x230>
                uint32_t volume_cl = ParseDecimalVolume(input_buf);
 80037f4:	482e      	ldr	r0, [pc, #184]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 80037f6:	f7ff fb1d 	bl	8002e34 <ParseDecimalVolume>
 80037fa:	6078      	str	r0, [r7, #4]
                if (volume_cl > 0 && volume_cl <= 90000) {
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	f000 813f 	beq.w	8003a82 <UI_ProcessInput+0x472>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a2c      	ldr	r2, [pc, #176]	@ (80038b8 <UI_ProcessInput+0x2a8>)
 8003808:	4293      	cmp	r3, r2
 800380a:	f200 813a 	bhi.w	8003a82 <UI_ProcessInput+0x472>
                    target_volume_cl = volume_cl;
 800380e:	4a2b      	ldr	r2, [pc, #172]	@ (80038bc <UI_ProcessInput+0x2ac>)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6013      	str	r3, [r2, #0]
                    target_amount = 0;
 8003814:	4b2a      	ldr	r3, [pc, #168]	@ (80038c0 <UI_ProcessInput+0x2b0>)
 8003816:	2200      	movs	r2, #0
 8003818:	601a      	str	r2, [r3, #0]
                    transaction_closed = 0;
 800381a:	4b2a      	ldr	r3, [pc, #168]	@ (80038c4 <UI_ProcessInput+0x2b4>)
 800381c:	2200      	movs	r2, #0
 800381e:	701a      	strb	r2, [r3, #0]
                    fuelling_entry_tick = HAL_GetTick();
 8003820:	f000 fb6e 	bl	8003f00 <HAL_GetTick>
 8003824:	4603      	mov	r3, r0
 8003826:	4a28      	ldr	r2, [pc, #160]	@ (80038c8 <UI_ProcessInput+0x2b8>)
 8003828:	6013      	str	r3, [r2, #0]
                    Dispenser_StartVolume(1, volume_cl, global_price);
 800382a:	4b22      	ldr	r3, [pc, #136]	@ (80038b4 <UI_ProcessInput+0x2a4>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	461a      	mov	r2, r3
 8003830:	6879      	ldr	r1, [r7, #4]
 8003832:	2001      	movs	r0, #1
 8003834:	f7fd fc16 	bl	8001064 <Dispenser_StartVolume>
                    ui_state = UI_STATE_FUELLING;
 8003838:	4b1a      	ldr	r3, [pc, #104]	@ (80038a4 <UI_ProcessInput+0x294>)
 800383a:	2205      	movs	r2, #5
 800383c:	701a      	strb	r2, [r3, #0]
            break;
 800383e:	e120      	b.n	8003a82 <UI_ProcessInput+0x472>
            else if (key == 'E') {
 8003840:	7bfb      	ldrb	r3, [r7, #15]
 8003842:	2b45      	cmp	r3, #69	@ 0x45
 8003844:	d108      	bne.n	8003858 <UI_ProcessInput+0x248>
                input_pos = 0;
 8003846:	4b19      	ldr	r3, [pc, #100]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003848:	2200      	movs	r2, #0
 800384a:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 800384c:	2210      	movs	r2, #16
 800384e:	2100      	movs	r1, #0
 8003850:	4817      	ldr	r0, [pc, #92]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 8003852:	f010 ff03 	bl	801465c <memset>
            break;
 8003856:	e114      	b.n	8003a82 <UI_ProcessInput+0x472>
            else if (key == 'F') {
 8003858:	7bfb      	ldrb	r3, [r7, #15]
 800385a:	2b46      	cmp	r3, #70	@ 0x46
 800385c:	f040 8111 	bne.w	8003a82 <UI_ProcessInput+0x472>
                ui_state = UI_STATE_MAIN;
 8003860:	4b10      	ldr	r3, [pc, #64]	@ (80038a4 <UI_ProcessInput+0x294>)
 8003862:	2200      	movs	r2, #0
 8003864:	701a      	strb	r2, [r3, #0]
            break;
 8003866:	e10c      	b.n	8003a82 <UI_ProcessInput+0x472>
 8003868:	e10b      	b.n	8003a82 <UI_ProcessInput+0x472>
            
        case UI_STATE_INPUT_AMOUNT:
            if (key >= '0' && key <= '9') {
 800386a:	7bfb      	ldrb	r3, [r7, #15]
 800386c:	2b2f      	cmp	r3, #47	@ 0x2f
 800386e:	d92d      	bls.n	80038cc <UI_ProcessInput+0x2bc>
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	2b39      	cmp	r3, #57	@ 0x39
 8003874:	d82a      	bhi.n	80038cc <UI_ProcessInput+0x2bc>
                if (input_pos < 10) {
 8003876:	4b0d      	ldr	r3, [pc, #52]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	2b09      	cmp	r3, #9
 800387c:	d85f      	bhi.n	800393e <UI_ProcessInput+0x32e>
                    input_buf[input_pos++] = key;
 800387e:	4b0b      	ldr	r3, [pc, #44]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	1c5a      	adds	r2, r3, #1
 8003884:	b2d1      	uxtb	r1, r2
 8003886:	4a09      	ldr	r2, [pc, #36]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003888:	7011      	strb	r1, [r2, #0]
 800388a:	4619      	mov	r1, r3
 800388c:	4a08      	ldr	r2, [pc, #32]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 800388e:	7bfb      	ldrb	r3, [r7, #15]
 8003890:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 8003892:	4b06      	ldr	r3, [pc, #24]	@ (80038ac <UI_ProcessInput+0x29c>)
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	461a      	mov	r2, r3
 8003898:	4b05      	ldr	r3, [pc, #20]	@ (80038b0 <UI_ProcessInput+0x2a0>)
 800389a:	2100      	movs	r1, #0
 800389c:	5499      	strb	r1, [r3, r2]
                if (input_pos < 10) {
 800389e:	e04e      	b.n	800393e <UI_ProcessInput+0x32e>
 80038a0:	080156f4 	.word	0x080156f4
 80038a4:	24001140 	.word	0x24001140
 80038a8:	24000040 	.word	0x24000040
 80038ac:	24001158 	.word	0x24001158
 80038b0:	24001148 	.word	0x24001148
 80038b4:	24001144 	.word	0x24001144
 80038b8:	00015f90 	.word	0x00015f90
 80038bc:	24001160 	.word	0x24001160
 80038c0:	24001164 	.word	0x24001164
 80038c4:	2400116c 	.word	0x2400116c
 80038c8:	24001170 	.word	0x24001170
                }
            } else if (key == 'K') {
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
 80038ce:	2b4b      	cmp	r3, #75	@ 0x4b
 80038d0:	d121      	bne.n	8003916 <UI_ProcessInput+0x306>
                uint32_t amount = atol(input_buf);
 80038d2:	4871      	ldr	r0, [pc, #452]	@ (8003a98 <UI_ProcessInput+0x488>)
 80038d4:	f010 fda2 	bl	801441c <atol>
 80038d8:	4603      	mov	r3, r0
 80038da:	60bb      	str	r3, [r7, #8]
                if (amount > 0) {
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f000 80d1 	beq.w	8003a86 <UI_ProcessInput+0x476>
                    target_amount = amount;
 80038e4:	4a6d      	ldr	r2, [pc, #436]	@ (8003a9c <UI_ProcessInput+0x48c>)
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	6013      	str	r3, [r2, #0]
                    target_volume_cl = 0;
 80038ea:	4b6d      	ldr	r3, [pc, #436]	@ (8003aa0 <UI_ProcessInput+0x490>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
                    transaction_closed = 0;
 80038f0:	4b6c      	ldr	r3, [pc, #432]	@ (8003aa4 <UI_ProcessInput+0x494>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	701a      	strb	r2, [r3, #0]
                    fuelling_entry_tick = HAL_GetTick();
 80038f6:	f000 fb03 	bl	8003f00 <HAL_GetTick>
 80038fa:	4603      	mov	r3, r0
 80038fc:	4a6a      	ldr	r2, [pc, #424]	@ (8003aa8 <UI_ProcessInput+0x498>)
 80038fe:	6013      	str	r3, [r2, #0]
                    Dispenser_StartAmount(1, amount, global_price);
 8003900:	4b6a      	ldr	r3, [pc, #424]	@ (8003aac <UI_ProcessInput+0x49c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	461a      	mov	r2, r3
 8003906:	68b9      	ldr	r1, [r7, #8]
 8003908:	2001      	movs	r0, #1
 800390a:	f7fd fbdf 	bl	80010cc <Dispenser_StartAmount>
                    ui_state = UI_STATE_FUELLING;
 800390e:	4b68      	ldr	r3, [pc, #416]	@ (8003ab0 <UI_ProcessInput+0x4a0>)
 8003910:	2205      	movs	r2, #5
 8003912:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            } else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 8003914:	e0b7      	b.n	8003a86 <UI_ProcessInput+0x476>
            } else if (key == 'E') {
 8003916:	7bfb      	ldrb	r3, [r7, #15]
 8003918:	2b45      	cmp	r3, #69	@ 0x45
 800391a:	d108      	bne.n	800392e <UI_ProcessInput+0x31e>
                input_pos = 0;
 800391c:	4b65      	ldr	r3, [pc, #404]	@ (8003ab4 <UI_ProcessInput+0x4a4>)
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003922:	2210      	movs	r2, #16
 8003924:	2100      	movs	r1, #0
 8003926:	485c      	ldr	r0, [pc, #368]	@ (8003a98 <UI_ProcessInput+0x488>)
 8003928:	f010 fe98 	bl	801465c <memset>
            break;
 800392c:	e0ab      	b.n	8003a86 <UI_ProcessInput+0x476>
            } else if (key == 'F') {
 800392e:	7bfb      	ldrb	r3, [r7, #15]
 8003930:	2b46      	cmp	r3, #70	@ 0x46
 8003932:	f040 80a8 	bne.w	8003a86 <UI_ProcessInput+0x476>
                ui_state = UI_STATE_MAIN;
 8003936:	4b5e      	ldr	r3, [pc, #376]	@ (8003ab0 <UI_ProcessInput+0x4a0>)
 8003938:	2200      	movs	r2, #0
 800393a:	701a      	strb	r2, [r3, #0]
            break;
 800393c:	e0a3      	b.n	8003a86 <UI_ProcessInput+0x476>
 800393e:	e0a2      	b.n	8003a86 <UI_ProcessInput+0x476>
            
        case UI_STATE_FUELLING:
            if ((HAL_GetTick() - fuelling_entry_tick) > FUELLING_TIMEOUT_MS) {
 8003940:	f000 fade 	bl	8003f00 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	4b58      	ldr	r3, [pc, #352]	@ (8003aa8 <UI_ProcessInput+0x498>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003950:	4293      	cmp	r3, r2
 8003952:	d91c      	bls.n	800398e <UI_ProcessInput+0x37e>
                UsbLog_Printf("Fuelling timeout\r\n");
 8003954:	4858      	ldr	r0, [pc, #352]	@ (8003ab8 <UI_ProcessInput+0x4a8>)
 8003956:	f7fe f84b 	bl	80019f0 <UsbLog_Printf>
                if (!transaction_closed && (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0)) {
 800395a:	4b52      	ldr	r3, [pc, #328]	@ (8003aa4 <UI_ProcessInput+0x494>)
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d111      	bne.n	8003986 <UI_ProcessInput+0x376>
 8003962:	4b56      	ldr	r3, [pc, #344]	@ (8003abc <UI_ProcessInput+0x4ac>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d103      	bne.n	8003972 <UI_ProcessInput+0x362>
 800396a:	4b54      	ldr	r3, [pc, #336]	@ (8003abc <UI_ProcessInput+0x4ac>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d009      	beq.n	8003986 <UI_ProcessInput+0x376>
                    Dispenser_CloseTransaction();
 8003972:	f7fd fbe9 	bl	8001148 <Dispenser_CloseTransaction>
                    transaction_closed = 1;
 8003976:	4b4b      	ldr	r3, [pc, #300]	@ (8003aa4 <UI_ProcessInput+0x494>)
 8003978:	2201      	movs	r2, #1
 800397a:	701a      	strb	r2, [r3, #0]
                    transaction_end_tick = HAL_GetTick();
 800397c:	f000 fac0 	bl	8003f00 <HAL_GetTick>
 8003980:	4603      	mov	r3, r0
 8003982:	4a4f      	ldr	r2, [pc, #316]	@ (8003ac0 <UI_ProcessInput+0x4b0>)
 8003984:	6013      	str	r3, [r2, #0]
                }
                ui_state = UI_STATE_TRANSACTION_RESULT;
 8003986:	4b4a      	ldr	r3, [pc, #296]	@ (8003ab0 <UI_ProcessInput+0x4a0>)
 8003988:	2206      	movs	r2, #6
 800398a:	701a      	strb	r2, [r3, #0]
                break;
 800398c:	e080      	b.n	8003a90 <UI_ProcessInput+0x480>
            }
            
            if (g_dispenser.status == DS_IDLE || g_dispenser.status == DS_CALLING) {
 800398e:	4b4b      	ldr	r3, [pc, #300]	@ (8003abc <UI_ProcessInput+0x4ac>)
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <UI_ProcessInput+0x38e>
 8003996:	4b49      	ldr	r3, [pc, #292]	@ (8003abc <UI_ProcessInput+0x4ac>)
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d11c      	bne.n	80039d8 <UI_ProcessInput+0x3c8>
                if (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0) {
 800399e:	4b47      	ldr	r3, [pc, #284]	@ (8003abc <UI_ProcessInput+0x4ac>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d103      	bne.n	80039ae <UI_ProcessInput+0x39e>
 80039a6:	4b45      	ldr	r3, [pc, #276]	@ (8003abc <UI_ProcessInput+0x4ac>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d02d      	beq.n	8003a0a <UI_ProcessInput+0x3fa>
                    UsbLog_Printf("Dispenser returned to IDLE/CALLING with data\r\n");
 80039ae:	4845      	ldr	r0, [pc, #276]	@ (8003ac4 <UI_ProcessInput+0x4b4>)
 80039b0:	f7fe f81e 	bl	80019f0 <UsbLog_Printf>
                    if (!transaction_closed) {
 80039b4:	4b3b      	ldr	r3, [pc, #236]	@ (8003aa4 <UI_ProcessInput+0x494>)
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d109      	bne.n	80039d0 <UI_ProcessInput+0x3c0>
                        Dispenser_CloseTransaction();
 80039bc:	f7fd fbc4 	bl	8001148 <Dispenser_CloseTransaction>
                        transaction_closed = 1;
 80039c0:	4b38      	ldr	r3, [pc, #224]	@ (8003aa4 <UI_ProcessInput+0x494>)
 80039c2:	2201      	movs	r2, #1
 80039c4:	701a      	strb	r2, [r3, #0]
                        transaction_end_tick = HAL_GetTick();
 80039c6:	f000 fa9b 	bl	8003f00 <HAL_GetTick>
 80039ca:	4603      	mov	r3, r0
 80039cc:	4a3c      	ldr	r2, [pc, #240]	@ (8003ac0 <UI_ProcessInput+0x4b0>)
 80039ce:	6013      	str	r3, [r2, #0]
                    }
                    ui_state = UI_STATE_TRANSACTION_RESULT;
 80039d0:	4b37      	ldr	r3, [pc, #220]	@ (8003ab0 <UI_ProcessInput+0x4a0>)
 80039d2:	2206      	movs	r2, #6
 80039d4:	701a      	strb	r2, [r3, #0]
                    break;
 80039d6:	e05b      	b.n	8003a90 <UI_ProcessInput+0x480>
                }
            }
            else if (g_dispenser.status == DS_END) {
 80039d8:	4b38      	ldr	r3, [pc, #224]	@ (8003abc <UI_ProcessInput+0x4ac>)
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d115      	bne.n	8003a0c <UI_ProcessInput+0x3fc>
                if (!transaction_closed) {
 80039e0:	4b30      	ldr	r3, [pc, #192]	@ (8003aa4 <UI_ProcessInput+0x494>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10c      	bne.n	8003a02 <UI_ProcessInput+0x3f2>
                    UsbLog_Printf("Transaction END detected\r\n");
 80039e8:	4837      	ldr	r0, [pc, #220]	@ (8003ac8 <UI_ProcessInput+0x4b8>)
 80039ea:	f7fe f801 	bl	80019f0 <UsbLog_Printf>
                    Dispenser_CloseTransaction();
 80039ee:	f7fd fbab 	bl	8001148 <Dispenser_CloseTransaction>
                    transaction_closed = 1;
 80039f2:	4b2c      	ldr	r3, [pc, #176]	@ (8003aa4 <UI_ProcessInput+0x494>)
 80039f4:	2201      	movs	r2, #1
 80039f6:	701a      	strb	r2, [r3, #0]
                    transaction_end_tick = HAL_GetTick();
 80039f8:	f000 fa82 	bl	8003f00 <HAL_GetTick>
 80039fc:	4603      	mov	r3, r0
 80039fe:	4a30      	ldr	r2, [pc, #192]	@ (8003ac0 <UI_ProcessInput+0x4b0>)
 8003a00:	6013      	str	r3, [r2, #0]
                }
                ui_state = UI_STATE_TRANSACTION_RESULT;
 8003a02:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab0 <UI_ProcessInput+0x4a0>)
 8003a04:	2206      	movs	r2, #6
 8003a06:	701a      	strb	r2, [r3, #0]
                break;
 8003a08:	e042      	b.n	8003a90 <UI_ProcessInput+0x480>
                if (g_dispenser.volume_cl > 0 || g_dispenser.amount > 0) {
 8003a0a:	bf00      	nop
            }
            
            if (key == 'F') {
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
 8003a0e:	2b46      	cmp	r3, #70	@ 0x46
 8003a10:	d13b      	bne.n	8003a8a <UI_ProcessInput+0x47a>
                UsbLog_Printf("Manual exit from fuelling\r\n");
 8003a12:	482e      	ldr	r0, [pc, #184]	@ (8003acc <UI_ProcessInput+0x4bc>)
 8003a14:	f7fd ffec 	bl	80019f0 <UsbLog_Printf>
                ui_state = UI_STATE_MAIN;
 8003a18:	4b25      	ldr	r3, [pc, #148]	@ (8003ab0 <UI_ProcessInput+0x4a0>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	701a      	strb	r2, [r3, #0]
                transaction_closed = 0;
 8003a1e:	4b21      	ldr	r3, [pc, #132]	@ (8003aa4 <UI_ProcessInput+0x494>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	701a      	strb	r2, [r3, #0]
            }
            break;
 8003a24:	e031      	b.n	8003a8a <UI_ProcessInput+0x47a>
            
        case UI_STATE_TRANSACTION_RESULT:
            if ((HAL_GetTick() - transaction_end_tick) > 30000) {
 8003a26:	f000 fa6b 	bl	8003f00 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	4b24      	ldr	r3, [pc, #144]	@ (8003ac0 <UI_ProcessInput+0x4b0>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f247 5230 	movw	r2, #30000	@ 0x7530
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d906      	bls.n	8003a48 <UI_ProcessInput+0x438>
                ui_state = UI_STATE_MAIN;
 8003a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ab0 <UI_ProcessInput+0x4a0>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	701a      	strb	r2, [r3, #0]
                transaction_closed = 0;
 8003a40:	4b18      	ldr	r3, [pc, #96]	@ (8003aa4 <UI_ProcessInput+0x494>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	701a      	strb	r2, [r3, #0]
                break;
 8003a46:	e023      	b.n	8003a90 <UI_ProcessInput+0x480>
            }
            
            if (key == 'F') {
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
 8003a4a:	2b46      	cmp	r3, #70	@ 0x46
 8003a4c:	d10c      	bne.n	8003a68 <UI_ProcessInput+0x458>
                ui_state = prev_transaction_mode;
 8003a4e:	4b20      	ldr	r3, [pc, #128]	@ (8003ad0 <UI_ProcessInput+0x4c0>)
 8003a50:	781a      	ldrb	r2, [r3, #0]
 8003a52:	4b17      	ldr	r3, [pc, #92]	@ (8003ab0 <UI_ProcessInput+0x4a0>)
 8003a54:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 8003a56:	4b17      	ldr	r3, [pc, #92]	@ (8003ab4 <UI_ProcessInput+0x4a4>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8003a5c:	2210      	movs	r2, #16
 8003a5e:	2100      	movs	r1, #0
 8003a60:	480d      	ldr	r0, [pc, #52]	@ (8003a98 <UI_ProcessInput+0x488>)
 8003a62:	f010 fdfb 	bl	801465c <memset>
            } else if (key == 'E') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 8003a66:	e012      	b.n	8003a8e <UI_ProcessInput+0x47e>
            } else if (key == 'E') {
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	2b45      	cmp	r3, #69	@ 0x45
 8003a6c:	d10f      	bne.n	8003a8e <UI_ProcessInput+0x47e>
                ui_state = UI_STATE_MAIN;
 8003a6e:	4b10      	ldr	r3, [pc, #64]	@ (8003ab0 <UI_ProcessInput+0x4a0>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]
            break;
 8003a74:	e00b      	b.n	8003a8e <UI_ProcessInput+0x47e>
            break;
 8003a76:	bf00      	nop
 8003a78:	e00a      	b.n	8003a90 <UI_ProcessInput+0x480>
            break;
 8003a7a:	bf00      	nop
 8003a7c:	e008      	b.n	8003a90 <UI_ProcessInput+0x480>
            break;
 8003a7e:	bf00      	nop
 8003a80:	e006      	b.n	8003a90 <UI_ProcessInput+0x480>
            break;
 8003a82:	bf00      	nop
 8003a84:	e004      	b.n	8003a90 <UI_ProcessInput+0x480>
            break;
 8003a86:	bf00      	nop
 8003a88:	e002      	b.n	8003a90 <UI_ProcessInput+0x480>
            break;
 8003a8a:	bf00      	nop
 8003a8c:	e000      	b.n	8003a90 <UI_ProcessInput+0x480>
            break;
 8003a8e:	bf00      	nop
    }
}
 8003a90:	bf00      	nop
 8003a92:	3710      	adds	r7, #16
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	24001148 	.word	0x24001148
 8003a9c:	24001164 	.word	0x24001164
 8003aa0:	24001160 	.word	0x24001160
 8003aa4:	2400116c 	.word	0x2400116c
 8003aa8:	24001170 	.word	0x24001170
 8003aac:	24001144 	.word	0x24001144
 8003ab0:	24001140 	.word	0x24001140
 8003ab4:	24001158 	.word	0x24001158
 8003ab8:	08015700 	.word	0x08015700
 8003abc:	240001c0 	.word	0x240001c0
 8003ac0:	24001168 	.word	0x24001168
 8003ac4:	08015714 	.word	0x08015714
 8003ac8:	08015744 	.word	0x08015744
 8003acc:	08015760 	.word	0x08015760
 8003ad0:	24000040 	.word	0x24000040

08003ad4 <UI_Draw>:

void UI_Draw(void) {
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8003ada:	f000 fa11 	bl	8003f00 <HAL_GetTick>
 8003ade:	6078      	str	r0, [r7, #4]
    
    if (now - last_ui_draw_tick < 33) { 
 8003ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8003b50 <UI_Draw+0x7c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b20      	cmp	r3, #32
 8003aea:	d92c      	bls.n	8003b46 <UI_Draw+0x72>
        return;
    }
    last_ui_draw_tick = now;
 8003aec:	4a18      	ldr	r2, [pc, #96]	@ (8003b50 <UI_Draw+0x7c>)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6013      	str	r3, [r2, #0]

    switch (ui_state) {
 8003af2:	4b18      	ldr	r3, [pc, #96]	@ (8003b54 <UI_Draw+0x80>)
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	2b06      	cmp	r3, #6
 8003af8:	d826      	bhi.n	8003b48 <UI_Draw+0x74>
 8003afa:	a201      	add	r2, pc, #4	@ (adr r2, 8003b00 <UI_Draw+0x2c>)
 8003afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b00:	08003b1d 	.word	0x08003b1d
 8003b04:	08003b23 	.word	0x08003b23
 8003b08:	08003b29 	.word	0x08003b29
 8003b0c:	08003b2f 	.word	0x08003b2f
 8003b10:	08003b35 	.word	0x08003b35
 8003b14:	08003b3b 	.word	0x08003b3b
 8003b18:	08003b41 	.word	0x08003b41
        case UI_STATE_MAIN:
            DrawMain();
 8003b1c:	f7ff fa42 	bl	8002fa4 <DrawMain>
            break;
 8003b20:	e012      	b.n	8003b48 <UI_Draw+0x74>
        case UI_STATE_TOTALIZER:
            DrawTotalizer();
 8003b22:	f7ff fa9f 	bl	8003064 <DrawTotalizer>
            break;
 8003b26:	e00f      	b.n	8003b48 <UI_Draw+0x74>
        case UI_STATE_SET_PRICE:
            DrawSetPrice();
 8003b28:	f7ff faf6 	bl	8003118 <DrawSetPrice>
            break;
 8003b2c:	e00c      	b.n	8003b48 <UI_Draw+0x74>
        case UI_STATE_INPUT_VOLUME:
            DrawInputVolume();
 8003b2e:	f7ff fb3b 	bl	80031a8 <DrawInputVolume>
            break;
 8003b32:	e009      	b.n	8003b48 <UI_Draw+0x74>
        case UI_STATE_INPUT_AMOUNT:
            DrawInputAmount();
 8003b34:	f7ff fb80 	bl	8003238 <DrawInputAmount>
            break;
 8003b38:	e006      	b.n	8003b48 <UI_Draw+0x74>
        case UI_STATE_FUELLING:
            DrawFuelling();
 8003b3a:	f7ff fbc5 	bl	80032c8 <DrawFuelling>
            break;
 8003b3e:	e003      	b.n	8003b48 <UI_Draw+0x74>
        case UI_STATE_TRANSACTION_RESULT:
            DrawTransactionResult();
 8003b40:	f7ff fcf4 	bl	800352c <DrawTransactionResult>
            break;
 8003b44:	e000      	b.n	8003b48 <UI_Draw+0x74>
        return;
 8003b46:	bf00      	nop
    }
}
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	2400115c 	.word	0x2400115c
 8003b54:	24001140 	.word	0x24001140

08003b58 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b5c:	4b22      	ldr	r3, [pc, #136]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b5e:	4a23      	ldr	r2, [pc, #140]	@ (8003bec <MX_USART2_UART_Init+0x94>)
 8003b60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003b62:	4b21      	ldr	r3, [pc, #132]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b64:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003b68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003b70:	4b1d      	ldr	r3, [pc, #116]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003b76:	4b1c      	ldr	r3, [pc, #112]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b7e:	220c      	movs	r2, #12
 8003b80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b82:	4b19      	ldr	r3, [pc, #100]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b88:	4b17      	ldr	r3, [pc, #92]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b8e:	4b16      	ldr	r3, [pc, #88]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b90:	2200      	movs	r2, #0
 8003b92:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003b94:	4b14      	ldr	r3, [pc, #80]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b9a:	4b13      	ldr	r3, [pc, #76]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003ba0:	4811      	ldr	r0, [pc, #68]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003ba2:	f00a fba5 	bl	800e2f0 <HAL_UART_Init>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003bac:	f7fe f8cc 	bl	8001d48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	480d      	ldr	r0, [pc, #52]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003bb4:	f00c fa6f 	bl	8010096 <HAL_UARTEx_SetTxFifoThreshold>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d001      	beq.n	8003bc2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003bbe:	f7fe f8c3 	bl	8001d48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	4808      	ldr	r0, [pc, #32]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003bc6:	f00c faa4 	bl	8010112 <HAL_UARTEx_SetRxFifoThreshold>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003bd0:	f7fe f8ba 	bl	8001d48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003bd4:	4804      	ldr	r0, [pc, #16]	@ (8003be8 <MX_USART2_UART_Init+0x90>)
 8003bd6:	f00c fa25 	bl	8010024 <HAL_UARTEx_DisableFifoMode>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003be0:	f7fe f8b2 	bl	8001d48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003be4:	bf00      	nop
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	24001174 	.word	0x24001174
 8003bec:	40004400 	.word	0x40004400

08003bf0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b0ba      	sub	sp, #232	@ 0xe8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	605a      	str	r2, [r3, #4]
 8003c02:	609a      	str	r2, [r3, #8]
 8003c04:	60da      	str	r2, [r3, #12]
 8003c06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c08:	f107 0310 	add.w	r3, r7, #16
 8003c0c:	22c0      	movs	r2, #192	@ 0xc0
 8003c0e:	2100      	movs	r1, #0
 8003c10:	4618      	mov	r0, r3
 8003c12:	f010 fd23 	bl	801465c <memset>
  if(uartHandle->Instance==USART2)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a59      	ldr	r2, [pc, #356]	@ (8003d80 <HAL_UART_MspInit+0x190>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	f040 80ab 	bne.w	8003d78 <HAL_UART_MspInit+0x188>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003c22:	f04f 0202 	mov.w	r2, #2
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c34:	f107 0310 	add.w	r3, r7, #16
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f007 fb35 	bl	800b2a8 <HAL_RCCEx_PeriphCLKConfig>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d001      	beq.n	8003c48 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8003c44:	f7fe f880 	bl	8001d48 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c48:	4b4e      	ldr	r3, [pc, #312]	@ (8003d84 <HAL_UART_MspInit+0x194>)
 8003c4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c4e:	4a4d      	ldr	r2, [pc, #308]	@ (8003d84 <HAL_UART_MspInit+0x194>)
 8003c50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c54:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c58:	4b4a      	ldr	r3, [pc, #296]	@ (8003d84 <HAL_UART_MspInit+0x194>)
 8003c5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c62:	60fb      	str	r3, [r7, #12]
 8003c64:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c66:	4b47      	ldr	r3, [pc, #284]	@ (8003d84 <HAL_UART_MspInit+0x194>)
 8003c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c6c:	4a45      	ldr	r2, [pc, #276]	@ (8003d84 <HAL_UART_MspInit+0x194>)
 8003c6e:	f043 0301 	orr.w	r3, r3, #1
 8003c72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003c76:	4b43      	ldr	r3, [pc, #268]	@ (8003d84 <HAL_UART_MspInit+0x194>)
 8003c78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	60bb      	str	r3, [r7, #8]
 8003c82:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003c84:	230c      	movs	r3, #12
 8003c86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c90:	2300      	movs	r3, #0
 8003c92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c96:	2302      	movs	r3, #2
 8003c98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c9c:	2307      	movs	r3, #7
 8003c9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ca2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	4837      	ldr	r0, [pc, #220]	@ (8003d88 <HAL_UART_MspInit+0x198>)
 8003caa:	f003 f943 	bl	8006f34 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 8003cae:	4b37      	ldr	r3, [pc, #220]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cb0:	4a37      	ldr	r2, [pc, #220]	@ (8003d90 <HAL_UART_MspInit+0x1a0>)
 8003cb2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003cb4:	4b35      	ldr	r3, [pc, #212]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cb6:	222b      	movs	r2, #43	@ 0x2b
 8003cb8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cba:	4b34      	ldr	r3, [pc, #208]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cc0:	4b32      	ldr	r3, [pc, #200]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003cc6:	4b31      	ldr	r3, [pc, #196]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cc8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ccc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cce:	4b2f      	ldr	r3, [pc, #188]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003cda:	4b2c      	ldr	r3, [pc, #176]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003ce2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003ce6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ce8:	4b28      	ldr	r3, [pc, #160]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003cee:	4827      	ldr	r0, [pc, #156]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003cf0:	f000 faca 	bl	8004288 <HAL_DMA_Init>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8003cfa:	f7fe f825 	bl	8001d48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a22      	ldr	r2, [pc, #136]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003d02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003d06:	4a21      	ldr	r2, [pc, #132]	@ (8003d8c <HAL_UART_MspInit+0x19c>)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8003d0c:	4b21      	ldr	r3, [pc, #132]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d0e:	4a22      	ldr	r2, [pc, #136]	@ (8003d98 <HAL_UART_MspInit+0x1a8>)
 8003d10:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003d12:	4b20      	ldr	r3, [pc, #128]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d14:	222c      	movs	r2, #44	@ 0x2c
 8003d16:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d18:	4b1e      	ldr	r3, [pc, #120]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d1a:	2240      	movs	r2, #64	@ 0x40
 8003d1c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d24:	4b1b      	ldr	r3, [pc, #108]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d2a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d2c:	4b19      	ldr	r3, [pc, #100]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d32:	4b18      	ldr	r3, [pc, #96]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003d38:	4b16      	ldr	r3, [pc, #88]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003d3e:	4b15      	ldr	r3, [pc, #84]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d40:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d44:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d46:	4b13      	ldr	r3, [pc, #76]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003d4c:	4811      	ldr	r0, [pc, #68]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d4e:	f000 fa9b 	bl	8004288 <HAL_DMA_Init>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 8003d58:	f7fd fff6 	bl	8001d48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d60:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003d62:	4a0c      	ldr	r2, [pc, #48]	@ (8003d94 <HAL_UART_MspInit+0x1a4>)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2102      	movs	r1, #2
 8003d6c:	2026      	movs	r0, #38	@ 0x26
 8003d6e:	f000 f9de 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003d72:	2026      	movs	r0, #38	@ 0x26
 8003d74:	f000 f9f5 	bl	8004162 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003d78:	bf00      	nop
 8003d7a:	37e8      	adds	r7, #232	@ 0xe8
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40004400 	.word	0x40004400
 8003d84:	58024400 	.word	0x58024400
 8003d88:	58020000 	.word	0x58020000
 8003d8c:	24001208 	.word	0x24001208
 8003d90:	40020028 	.word	0x40020028
 8003d94:	24001280 	.word	0x24001280
 8003d98:	40020040 	.word	0x40020040

08003d9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003d9c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8003dd8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8003da0:	f7fe ff4c 	bl	8002c3c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003da4:	f7fe feaa 	bl	8002afc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003da8:	480c      	ldr	r0, [pc, #48]	@ (8003ddc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003daa:	490d      	ldr	r1, [pc, #52]	@ (8003de0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003dac:	4a0d      	ldr	r2, [pc, #52]	@ (8003de4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003db0:	e002      	b.n	8003db8 <LoopCopyDataInit>

08003db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003db6:	3304      	adds	r3, #4

08003db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003dbc:	d3f9      	bcc.n	8003db2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8003de8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003dc0:	4c0a      	ldr	r4, [pc, #40]	@ (8003dec <LoopFillZerobss+0x22>)
  movs r3, #0
 8003dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003dc4:	e001      	b.n	8003dca <LoopFillZerobss>

08003dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003dc8:	3204      	adds	r2, #4

08003dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003dcc:	d3fb      	bcc.n	8003dc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003dce:	f010 fc61 	bl	8014694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dd2:	f7fd fe9d 	bl	8001b10 <main>
  bx  lr
 8003dd6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003dd8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003ddc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003de0:	24000190 	.word	0x24000190
  ldr r2, =_sidata
 8003de4:	08015c5c 	.word	0x08015c5c
  ldr r2, =_sbss
 8003de8:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8003dec:	24003028 	.word	0x24003028

08003df0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003df0:	e7fe      	b.n	8003df0 <ADC3_IRQHandler>
	...

08003df4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003dfa:	2003      	movs	r0, #3
 8003dfc:	f000 f98c 	bl	8004118 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003e00:	f007 f87c 	bl	800aefc <HAL_RCC_GetSysClockFreq>
 8003e04:	4602      	mov	r2, r0
 8003e06:	4b15      	ldr	r3, [pc, #84]	@ (8003e5c <HAL_Init+0x68>)
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	0a1b      	lsrs	r3, r3, #8
 8003e0c:	f003 030f 	and.w	r3, r3, #15
 8003e10:	4913      	ldr	r1, [pc, #76]	@ (8003e60 <HAL_Init+0x6c>)
 8003e12:	5ccb      	ldrb	r3, [r1, r3]
 8003e14:	f003 031f 	and.w	r3, r3, #31
 8003e18:	fa22 f303 	lsr.w	r3, r2, r3
 8003e1c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8003e5c <HAL_Init+0x68>)
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	4a0e      	ldr	r2, [pc, #56]	@ (8003e60 <HAL_Init+0x6c>)
 8003e28:	5cd3      	ldrb	r3, [r2, r3]
 8003e2a:	f003 031f 	and.w	r3, r3, #31
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	fa22 f303 	lsr.w	r3, r2, r3
 8003e34:	4a0b      	ldr	r2, [pc, #44]	@ (8003e64 <HAL_Init+0x70>)
 8003e36:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e38:	4a0b      	ldr	r2, [pc, #44]	@ (8003e68 <HAL_Init+0x74>)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e3e:	200f      	movs	r0, #15
 8003e40:	f000 f814 	bl	8003e6c <HAL_InitTick>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e002      	b.n	8003e54 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003e4e:	f7fe fd5d 	bl	800290c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3708      	adds	r7, #8
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	58024400 	.word	0x58024400
 8003e60:	08015ad8 	.word	0x08015ad8
 8003e64:	2400003c 	.word	0x2400003c
 8003e68:	24000038 	.word	0x24000038

08003e6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003e74:	4b15      	ldr	r3, [pc, #84]	@ (8003ecc <HAL_InitTick+0x60>)
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d101      	bne.n	8003e80 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e021      	b.n	8003ec4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003e80:	4b13      	ldr	r3, [pc, #76]	@ (8003ed0 <HAL_InitTick+0x64>)
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	4b11      	ldr	r3, [pc, #68]	@ (8003ecc <HAL_InitTick+0x60>)
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	4619      	mov	r1, r3
 8003e8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e96:	4618      	mov	r0, r3
 8003e98:	f000 f971 	bl	800417e <HAL_SYSTICK_Config>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e00e      	b.n	8003ec4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2b0f      	cmp	r3, #15
 8003eaa:	d80a      	bhi.n	8003ec2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003eac:	2200      	movs	r2, #0
 8003eae:	6879      	ldr	r1, [r7, #4]
 8003eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb4:	f000 f93b 	bl	800412e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003eb8:	4a06      	ldr	r2, [pc, #24]	@ (8003ed4 <HAL_InitTick+0x68>)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	e000      	b.n	8003ec4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	24000048 	.word	0x24000048
 8003ed0:	24000038 	.word	0x24000038
 8003ed4:	24000044 	.word	0x24000044

08003ed8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003edc:	4b06      	ldr	r3, [pc, #24]	@ (8003ef8 <HAL_IncTick+0x20>)
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	4b06      	ldr	r3, [pc, #24]	@ (8003efc <HAL_IncTick+0x24>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	4a04      	ldr	r2, [pc, #16]	@ (8003efc <HAL_IncTick+0x24>)
 8003eea:	6013      	str	r3, [r2, #0]
}
 8003eec:	bf00      	nop
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	24000048 	.word	0x24000048
 8003efc:	240012f8 	.word	0x240012f8

08003f00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0
  return uwTick;
 8003f04:	4b03      	ldr	r3, [pc, #12]	@ (8003f14 <HAL_GetTick+0x14>)
 8003f06:	681b      	ldr	r3, [r3, #0]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	240012f8 	.word	0x240012f8

08003f18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f20:	f7ff ffee 	bl	8003f00 <HAL_GetTick>
 8003f24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f30:	d005      	beq.n	8003f3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f32:	4b0a      	ldr	r3, [pc, #40]	@ (8003f5c <HAL_Delay+0x44>)
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	461a      	mov	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f3e:	bf00      	nop
 8003f40:	f7ff ffde 	bl	8003f00 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d8f7      	bhi.n	8003f40 <HAL_Delay+0x28>
  {
  }
}
 8003f50:	bf00      	nop
 8003f52:	bf00      	nop
 8003f54:	3710      	adds	r7, #16
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	24000048 	.word	0x24000048

08003f60 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003f64:	4b03      	ldr	r3, [pc, #12]	@ (8003f74 <HAL_GetREVID+0x14>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	0c1b      	lsrs	r3, r3, #16
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	5c001000 	.word	0x5c001000

08003f78 <__NVIC_SetPriorityGrouping>:
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f003 0307 	and.w	r3, r3, #7
 8003f86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f88:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb8 <__NVIC_SetPriorityGrouping+0x40>)
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f8e:	68ba      	ldr	r2, [r7, #8]
 8003f90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f94:	4013      	ands	r3, r2
 8003f96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003fa0:	4b06      	ldr	r3, [pc, #24]	@ (8003fbc <__NVIC_SetPriorityGrouping+0x44>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fa6:	4a04      	ldr	r2, [pc, #16]	@ (8003fb8 <__NVIC_SetPriorityGrouping+0x40>)
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	60d3      	str	r3, [r2, #12]
}
 8003fac:	bf00      	nop
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	e000ed00 	.word	0xe000ed00
 8003fbc:	05fa0000 	.word	0x05fa0000

08003fc0 <__NVIC_GetPriorityGrouping>:
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fc4:	4b04      	ldr	r3, [pc, #16]	@ (8003fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	0a1b      	lsrs	r3, r3, #8
 8003fca:	f003 0307 	and.w	r3, r3, #7
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr
 8003fd8:	e000ed00 	.word	0xe000ed00

08003fdc <__NVIC_EnableIRQ>:
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003fe6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	db0b      	blt.n	8004006 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fee:	88fb      	ldrh	r3, [r7, #6]
 8003ff0:	f003 021f 	and.w	r2, r3, #31
 8003ff4:	4907      	ldr	r1, [pc, #28]	@ (8004014 <__NVIC_EnableIRQ+0x38>)
 8003ff6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ffa:	095b      	lsrs	r3, r3, #5
 8003ffc:	2001      	movs	r0, #1
 8003ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8004002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	e000e100 	.word	0xe000e100

08004018 <__NVIC_SetPriority>:
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	4603      	mov	r3, r0
 8004020:	6039      	str	r1, [r7, #0]
 8004022:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004024:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004028:	2b00      	cmp	r3, #0
 800402a:	db0a      	blt.n	8004042 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	b2da      	uxtb	r2, r3
 8004030:	490c      	ldr	r1, [pc, #48]	@ (8004064 <__NVIC_SetPriority+0x4c>)
 8004032:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004036:	0112      	lsls	r2, r2, #4
 8004038:	b2d2      	uxtb	r2, r2
 800403a:	440b      	add	r3, r1
 800403c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004040:	e00a      	b.n	8004058 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	b2da      	uxtb	r2, r3
 8004046:	4908      	ldr	r1, [pc, #32]	@ (8004068 <__NVIC_SetPriority+0x50>)
 8004048:	88fb      	ldrh	r3, [r7, #6]
 800404a:	f003 030f 	and.w	r3, r3, #15
 800404e:	3b04      	subs	r3, #4
 8004050:	0112      	lsls	r2, r2, #4
 8004052:	b2d2      	uxtb	r2, r2
 8004054:	440b      	add	r3, r1
 8004056:	761a      	strb	r2, [r3, #24]
}
 8004058:	bf00      	nop
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	e000e100 	.word	0xe000e100
 8004068:	e000ed00 	.word	0xe000ed00

0800406c <NVIC_EncodePriority>:
{
 800406c:	b480      	push	{r7}
 800406e:	b089      	sub	sp, #36	@ 0x24
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f003 0307 	and.w	r3, r3, #7
 800407e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	f1c3 0307 	rsb	r3, r3, #7
 8004086:	2b04      	cmp	r3, #4
 8004088:	bf28      	it	cs
 800408a:	2304      	movcs	r3, #4
 800408c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	3304      	adds	r3, #4
 8004092:	2b06      	cmp	r3, #6
 8004094:	d902      	bls.n	800409c <NVIC_EncodePriority+0x30>
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	3b03      	subs	r3, #3
 800409a:	e000      	b.n	800409e <NVIC_EncodePriority+0x32>
 800409c:	2300      	movs	r3, #0
 800409e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040a0:	f04f 32ff 	mov.w	r2, #4294967295
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	43da      	mvns	r2, r3
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	401a      	ands	r2, r3
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040b4:	f04f 31ff 	mov.w	r1, #4294967295
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	fa01 f303 	lsl.w	r3, r1, r3
 80040be:	43d9      	mvns	r1, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040c4:	4313      	orrs	r3, r2
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3724      	adds	r7, #36	@ 0x24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
	...

080040d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	3b01      	subs	r3, #1
 80040e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040e4:	d301      	bcc.n	80040ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040e6:	2301      	movs	r3, #1
 80040e8:	e00f      	b.n	800410a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004114 <SysTick_Config+0x40>)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	3b01      	subs	r3, #1
 80040f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040f2:	210f      	movs	r1, #15
 80040f4:	f04f 30ff 	mov.w	r0, #4294967295
 80040f8:	f7ff ff8e 	bl	8004018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040fc:	4b05      	ldr	r3, [pc, #20]	@ (8004114 <SysTick_Config+0x40>)
 80040fe:	2200      	movs	r2, #0
 8004100:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004102:	4b04      	ldr	r3, [pc, #16]	@ (8004114 <SysTick_Config+0x40>)
 8004104:	2207      	movs	r2, #7
 8004106:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	e000e010 	.word	0xe000e010

08004118 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f7ff ff29 	bl	8003f78 <__NVIC_SetPriorityGrouping>
}
 8004126:	bf00      	nop
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b086      	sub	sp, #24
 8004132:	af00      	add	r7, sp, #0
 8004134:	4603      	mov	r3, r0
 8004136:	60b9      	str	r1, [r7, #8]
 8004138:	607a      	str	r2, [r7, #4]
 800413a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800413c:	f7ff ff40 	bl	8003fc0 <__NVIC_GetPriorityGrouping>
 8004140:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	68b9      	ldr	r1, [r7, #8]
 8004146:	6978      	ldr	r0, [r7, #20]
 8004148:	f7ff ff90 	bl	800406c <NVIC_EncodePriority>
 800414c:	4602      	mov	r2, r0
 800414e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004152:	4611      	mov	r1, r2
 8004154:	4618      	mov	r0, r3
 8004156:	f7ff ff5f 	bl	8004018 <__NVIC_SetPriority>
}
 800415a:	bf00      	nop
 800415c:	3718      	adds	r7, #24
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b082      	sub	sp, #8
 8004166:	af00      	add	r7, sp, #0
 8004168:	4603      	mov	r3, r0
 800416a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800416c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004170:	4618      	mov	r0, r3
 8004172:	f7ff ff33 	bl	8003fdc <__NVIC_EnableIRQ>
}
 8004176:	bf00      	nop
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b082      	sub	sp, #8
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f7ff ffa4 	bl	80040d4 <SysTick_Config>
 800418c:	4603      	mov	r3, r0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3708      	adds	r7, #8
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
	...

08004198 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800419c:	f3bf 8f5f 	dmb	sy
}
 80041a0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80041a2:	4b07      	ldr	r3, [pc, #28]	@ (80041c0 <HAL_MPU_Disable+0x28>)
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	4a06      	ldr	r2, [pc, #24]	@ (80041c0 <HAL_MPU_Disable+0x28>)
 80041a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041ac:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80041ae:	4b05      	ldr	r3, [pc, #20]	@ (80041c4 <HAL_MPU_Disable+0x2c>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	605a      	str	r2, [r3, #4]
}
 80041b4:	bf00      	nop
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	e000ed00 	.word	0xe000ed00
 80041c4:	e000ed90 	.word	0xe000ed90

080041c8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80041d0:	4a0b      	ldr	r2, [pc, #44]	@ (8004200 <HAL_MPU_Enable+0x38>)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f043 0301 	orr.w	r3, r3, #1
 80041d8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80041da:	4b0a      	ldr	r3, [pc, #40]	@ (8004204 <HAL_MPU_Enable+0x3c>)
 80041dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041de:	4a09      	ldr	r2, [pc, #36]	@ (8004204 <HAL_MPU_Enable+0x3c>)
 80041e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041e4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80041e6:	f3bf 8f4f 	dsb	sy
}
 80041ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80041ec:	f3bf 8f6f 	isb	sy
}
 80041f0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	e000ed90 	.word	0xe000ed90
 8004204:	e000ed00 	.word	0xe000ed00

08004208 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	785a      	ldrb	r2, [r3, #1]
 8004214:	4b1b      	ldr	r3, [pc, #108]	@ (8004284 <HAL_MPU_ConfigRegion+0x7c>)
 8004216:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004218:	4b1a      	ldr	r3, [pc, #104]	@ (8004284 <HAL_MPU_ConfigRegion+0x7c>)
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	4a19      	ldr	r2, [pc, #100]	@ (8004284 <HAL_MPU_ConfigRegion+0x7c>)
 800421e:	f023 0301 	bic.w	r3, r3, #1
 8004222:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004224:	4a17      	ldr	r2, [pc, #92]	@ (8004284 <HAL_MPU_ConfigRegion+0x7c>)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	7b1b      	ldrb	r3, [r3, #12]
 8004230:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	7adb      	ldrb	r3, [r3, #11]
 8004236:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004238:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	7a9b      	ldrb	r3, [r3, #10]
 800423e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004240:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	7b5b      	ldrb	r3, [r3, #13]
 8004246:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004248:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	7b9b      	ldrb	r3, [r3, #14]
 800424e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004250:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	7bdb      	ldrb	r3, [r3, #15]
 8004256:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004258:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	7a5b      	ldrb	r3, [r3, #9]
 800425e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004260:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	7a1b      	ldrb	r3, [r3, #8]
 8004266:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004268:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	7812      	ldrb	r2, [r2, #0]
 800426e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004270:	4a04      	ldr	r2, [pc, #16]	@ (8004284 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004272:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004274:	6113      	str	r3, [r2, #16]
}
 8004276:	bf00      	nop
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	e000ed90 	.word	0xe000ed90

08004288 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004290:	f7ff fe36 	bl	8003f00 <HAL_GetTick>
 8004294:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e316      	b.n	80048ce <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a66      	ldr	r2, [pc, #408]	@ (8004440 <HAL_DMA_Init+0x1b8>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d04a      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a65      	ldr	r2, [pc, #404]	@ (8004444 <HAL_DMA_Init+0x1bc>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d045      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a63      	ldr	r2, [pc, #396]	@ (8004448 <HAL_DMA_Init+0x1c0>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d040      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a62      	ldr	r2, [pc, #392]	@ (800444c <HAL_DMA_Init+0x1c4>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d03b      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a60      	ldr	r2, [pc, #384]	@ (8004450 <HAL_DMA_Init+0x1c8>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d036      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a5f      	ldr	r2, [pc, #380]	@ (8004454 <HAL_DMA_Init+0x1cc>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d031      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a5d      	ldr	r2, [pc, #372]	@ (8004458 <HAL_DMA_Init+0x1d0>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d02c      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a5c      	ldr	r2, [pc, #368]	@ (800445c <HAL_DMA_Init+0x1d4>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d027      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a5a      	ldr	r2, [pc, #360]	@ (8004460 <HAL_DMA_Init+0x1d8>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d022      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a59      	ldr	r2, [pc, #356]	@ (8004464 <HAL_DMA_Init+0x1dc>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d01d      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a57      	ldr	r2, [pc, #348]	@ (8004468 <HAL_DMA_Init+0x1e0>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d018      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a56      	ldr	r2, [pc, #344]	@ (800446c <HAL_DMA_Init+0x1e4>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d013      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a54      	ldr	r2, [pc, #336]	@ (8004470 <HAL_DMA_Init+0x1e8>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00e      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a53      	ldr	r2, [pc, #332]	@ (8004474 <HAL_DMA_Init+0x1ec>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d009      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a51      	ldr	r2, [pc, #324]	@ (8004478 <HAL_DMA_Init+0x1f0>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d004      	beq.n	8004340 <HAL_DMA_Init+0xb8>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a50      	ldr	r2, [pc, #320]	@ (800447c <HAL_DMA_Init+0x1f4>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d101      	bne.n	8004344 <HAL_DMA_Init+0xbc>
 8004340:	2301      	movs	r3, #1
 8004342:	e000      	b.n	8004346 <HAL_DMA_Init+0xbe>
 8004344:	2300      	movs	r3, #0
 8004346:	2b00      	cmp	r3, #0
 8004348:	f000 813b 	beq.w	80045c2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a37      	ldr	r2, [pc, #220]	@ (8004440 <HAL_DMA_Init+0x1b8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d04a      	beq.n	80043fc <HAL_DMA_Init+0x174>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a36      	ldr	r2, [pc, #216]	@ (8004444 <HAL_DMA_Init+0x1bc>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d045      	beq.n	80043fc <HAL_DMA_Init+0x174>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a34      	ldr	r2, [pc, #208]	@ (8004448 <HAL_DMA_Init+0x1c0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d040      	beq.n	80043fc <HAL_DMA_Init+0x174>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a33      	ldr	r2, [pc, #204]	@ (800444c <HAL_DMA_Init+0x1c4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d03b      	beq.n	80043fc <HAL_DMA_Init+0x174>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a31      	ldr	r2, [pc, #196]	@ (8004450 <HAL_DMA_Init+0x1c8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d036      	beq.n	80043fc <HAL_DMA_Init+0x174>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a30      	ldr	r2, [pc, #192]	@ (8004454 <HAL_DMA_Init+0x1cc>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d031      	beq.n	80043fc <HAL_DMA_Init+0x174>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a2e      	ldr	r2, [pc, #184]	@ (8004458 <HAL_DMA_Init+0x1d0>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d02c      	beq.n	80043fc <HAL_DMA_Init+0x174>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a2d      	ldr	r2, [pc, #180]	@ (800445c <HAL_DMA_Init+0x1d4>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d027      	beq.n	80043fc <HAL_DMA_Init+0x174>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a2b      	ldr	r2, [pc, #172]	@ (8004460 <HAL_DMA_Init+0x1d8>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d022      	beq.n	80043fc <HAL_DMA_Init+0x174>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a2a      	ldr	r2, [pc, #168]	@ (8004464 <HAL_DMA_Init+0x1dc>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d01d      	beq.n	80043fc <HAL_DMA_Init+0x174>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a28      	ldr	r2, [pc, #160]	@ (8004468 <HAL_DMA_Init+0x1e0>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d018      	beq.n	80043fc <HAL_DMA_Init+0x174>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a27      	ldr	r2, [pc, #156]	@ (800446c <HAL_DMA_Init+0x1e4>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d013      	beq.n	80043fc <HAL_DMA_Init+0x174>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a25      	ldr	r2, [pc, #148]	@ (8004470 <HAL_DMA_Init+0x1e8>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d00e      	beq.n	80043fc <HAL_DMA_Init+0x174>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a24      	ldr	r2, [pc, #144]	@ (8004474 <HAL_DMA_Init+0x1ec>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d009      	beq.n	80043fc <HAL_DMA_Init+0x174>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a22      	ldr	r2, [pc, #136]	@ (8004478 <HAL_DMA_Init+0x1f0>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d004      	beq.n	80043fc <HAL_DMA_Init+0x174>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a21      	ldr	r2, [pc, #132]	@ (800447c <HAL_DMA_Init+0x1f4>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d108      	bne.n	800440e <HAL_DMA_Init+0x186>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0201 	bic.w	r2, r2, #1
 800440a:	601a      	str	r2, [r3, #0]
 800440c:	e007      	b.n	800441e <HAL_DMA_Init+0x196>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f022 0201 	bic.w	r2, r2, #1
 800441c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800441e:	e02f      	b.n	8004480 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004420:	f7ff fd6e 	bl	8003f00 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b05      	cmp	r3, #5
 800442c:	d928      	bls.n	8004480 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2220      	movs	r2, #32
 8004432:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2203      	movs	r2, #3
 8004438:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e246      	b.n	80048ce <HAL_DMA_Init+0x646>
 8004440:	40020010 	.word	0x40020010
 8004444:	40020028 	.word	0x40020028
 8004448:	40020040 	.word	0x40020040
 800444c:	40020058 	.word	0x40020058
 8004450:	40020070 	.word	0x40020070
 8004454:	40020088 	.word	0x40020088
 8004458:	400200a0 	.word	0x400200a0
 800445c:	400200b8 	.word	0x400200b8
 8004460:	40020410 	.word	0x40020410
 8004464:	40020428 	.word	0x40020428
 8004468:	40020440 	.word	0x40020440
 800446c:	40020458 	.word	0x40020458
 8004470:	40020470 	.word	0x40020470
 8004474:	40020488 	.word	0x40020488
 8004478:	400204a0 	.word	0x400204a0
 800447c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1c8      	bne.n	8004420 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	4b83      	ldr	r3, [pc, #524]	@ (80046a8 <HAL_DMA_Init+0x420>)
 800449a:	4013      	ands	r3, r2
 800449c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80044a6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044be:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d0:	2b04      	cmp	r3, #4
 80044d2:	d107      	bne.n	80044e4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044dc:	4313      	orrs	r3, r2
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80044e4:	4b71      	ldr	r3, [pc, #452]	@ (80046ac <HAL_DMA_Init+0x424>)
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	4b71      	ldr	r3, [pc, #452]	@ (80046b0 <HAL_DMA_Init+0x428>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044f0:	d328      	bcc.n	8004544 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b28      	cmp	r3, #40	@ 0x28
 80044f8:	d903      	bls.n	8004502 <HAL_DMA_Init+0x27a>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004500:	d917      	bls.n	8004532 <HAL_DMA_Init+0x2aa>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	2b3e      	cmp	r3, #62	@ 0x3e
 8004508:	d903      	bls.n	8004512 <HAL_DMA_Init+0x28a>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b42      	cmp	r3, #66	@ 0x42
 8004510:	d90f      	bls.n	8004532 <HAL_DMA_Init+0x2aa>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b46      	cmp	r3, #70	@ 0x46
 8004518:	d903      	bls.n	8004522 <HAL_DMA_Init+0x29a>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b48      	cmp	r3, #72	@ 0x48
 8004520:	d907      	bls.n	8004532 <HAL_DMA_Init+0x2aa>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	2b4e      	cmp	r3, #78	@ 0x4e
 8004528:	d905      	bls.n	8004536 <HAL_DMA_Init+0x2ae>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	2b52      	cmp	r3, #82	@ 0x52
 8004530:	d801      	bhi.n	8004536 <HAL_DMA_Init+0x2ae>
 8004532:	2301      	movs	r3, #1
 8004534:	e000      	b.n	8004538 <HAL_DMA_Init+0x2b0>
 8004536:	2300      	movs	r3, #0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d003      	beq.n	8004544 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004542:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	f023 0307 	bic.w	r3, r3, #7
 800455a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	4313      	orrs	r3, r2
 8004564:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456a:	2b04      	cmp	r3, #4
 800456c:	d117      	bne.n	800459e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	4313      	orrs	r3, r2
 8004576:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00e      	beq.n	800459e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f002 fb4d 	bl	8006c20 <DMA_CheckFifoParam>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d008      	beq.n	800459e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2240      	movs	r2, #64	@ 0x40
 8004590:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e197      	b.n	80048ce <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f002 fa88 	bl	8006abc <DMA_CalcBaseAndBitshift>
 80045ac:	4603      	mov	r3, r0
 80045ae:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b4:	f003 031f 	and.w	r3, r3, #31
 80045b8:	223f      	movs	r2, #63	@ 0x3f
 80045ba:	409a      	lsls	r2, r3
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	609a      	str	r2, [r3, #8]
 80045c0:	e0cd      	b.n	800475e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a3b      	ldr	r2, [pc, #236]	@ (80046b4 <HAL_DMA_Init+0x42c>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d022      	beq.n	8004612 <HAL_DMA_Init+0x38a>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a39      	ldr	r2, [pc, #228]	@ (80046b8 <HAL_DMA_Init+0x430>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d01d      	beq.n	8004612 <HAL_DMA_Init+0x38a>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a38      	ldr	r2, [pc, #224]	@ (80046bc <HAL_DMA_Init+0x434>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d018      	beq.n	8004612 <HAL_DMA_Init+0x38a>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a36      	ldr	r2, [pc, #216]	@ (80046c0 <HAL_DMA_Init+0x438>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d013      	beq.n	8004612 <HAL_DMA_Init+0x38a>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a35      	ldr	r2, [pc, #212]	@ (80046c4 <HAL_DMA_Init+0x43c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d00e      	beq.n	8004612 <HAL_DMA_Init+0x38a>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a33      	ldr	r2, [pc, #204]	@ (80046c8 <HAL_DMA_Init+0x440>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d009      	beq.n	8004612 <HAL_DMA_Init+0x38a>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a32      	ldr	r2, [pc, #200]	@ (80046cc <HAL_DMA_Init+0x444>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d004      	beq.n	8004612 <HAL_DMA_Init+0x38a>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a30      	ldr	r2, [pc, #192]	@ (80046d0 <HAL_DMA_Init+0x448>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d101      	bne.n	8004616 <HAL_DMA_Init+0x38e>
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <HAL_DMA_Init+0x390>
 8004616:	2300      	movs	r3, #0
 8004618:	2b00      	cmp	r3, #0
 800461a:	f000 8097 	beq.w	800474c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a24      	ldr	r2, [pc, #144]	@ (80046b4 <HAL_DMA_Init+0x42c>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d021      	beq.n	800466c <HAL_DMA_Init+0x3e4>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a22      	ldr	r2, [pc, #136]	@ (80046b8 <HAL_DMA_Init+0x430>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d01c      	beq.n	800466c <HAL_DMA_Init+0x3e4>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a21      	ldr	r2, [pc, #132]	@ (80046bc <HAL_DMA_Init+0x434>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d017      	beq.n	800466c <HAL_DMA_Init+0x3e4>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a1f      	ldr	r2, [pc, #124]	@ (80046c0 <HAL_DMA_Init+0x438>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d012      	beq.n	800466c <HAL_DMA_Init+0x3e4>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a1e      	ldr	r2, [pc, #120]	@ (80046c4 <HAL_DMA_Init+0x43c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d00d      	beq.n	800466c <HAL_DMA_Init+0x3e4>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a1c      	ldr	r2, [pc, #112]	@ (80046c8 <HAL_DMA_Init+0x440>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d008      	beq.n	800466c <HAL_DMA_Init+0x3e4>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a1b      	ldr	r2, [pc, #108]	@ (80046cc <HAL_DMA_Init+0x444>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d003      	beq.n	800466c <HAL_DMA_Init+0x3e4>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a19      	ldr	r2, [pc, #100]	@ (80046d0 <HAL_DMA_Init+0x448>)
 800466a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2202      	movs	r2, #2
 8004670:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004684:	697a      	ldr	r2, [r7, #20]
 8004686:	4b13      	ldr	r3, [pc, #76]	@ (80046d4 <HAL_DMA_Init+0x44c>)
 8004688:	4013      	ands	r3, r2
 800468a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	2b40      	cmp	r3, #64	@ 0x40
 8004692:	d021      	beq.n	80046d8 <HAL_DMA_Init+0x450>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	2b80      	cmp	r3, #128	@ 0x80
 800469a:	d102      	bne.n	80046a2 <HAL_DMA_Init+0x41a>
 800469c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80046a0:	e01b      	b.n	80046da <HAL_DMA_Init+0x452>
 80046a2:	2300      	movs	r3, #0
 80046a4:	e019      	b.n	80046da <HAL_DMA_Init+0x452>
 80046a6:	bf00      	nop
 80046a8:	fe10803f 	.word	0xfe10803f
 80046ac:	5c001000 	.word	0x5c001000
 80046b0:	ffff0000 	.word	0xffff0000
 80046b4:	58025408 	.word	0x58025408
 80046b8:	5802541c 	.word	0x5802541c
 80046bc:	58025430 	.word	0x58025430
 80046c0:	58025444 	.word	0x58025444
 80046c4:	58025458 	.word	0x58025458
 80046c8:	5802546c 	.word	0x5802546c
 80046cc:	58025480 	.word	0x58025480
 80046d0:	58025494 	.word	0x58025494
 80046d4:	fffe000f 	.word	0xfffe000f
 80046d8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	68d2      	ldr	r2, [r2, #12]
 80046de:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80046e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80046e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80046f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	699b      	ldr	r3, [r3, #24]
 80046f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80046f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	69db      	ldr	r3, [r3, #28]
 80046fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004700:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6a1b      	ldr	r3, [r3, #32]
 8004706:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004708:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	4313      	orrs	r3, r2
 800470e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	697a      	ldr	r2, [r7, #20]
 8004716:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	461a      	mov	r2, r3
 800471e:	4b6e      	ldr	r3, [pc, #440]	@ (80048d8 <HAL_DMA_Init+0x650>)
 8004720:	4413      	add	r3, r2
 8004722:	4a6e      	ldr	r2, [pc, #440]	@ (80048dc <HAL_DMA_Init+0x654>)
 8004724:	fba2 2303 	umull	r2, r3, r2, r3
 8004728:	091b      	lsrs	r3, r3, #4
 800472a:	009a      	lsls	r2, r3, #2
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f002 f9c3 	bl	8006abc <DMA_CalcBaseAndBitshift>
 8004736:	4603      	mov	r3, r0
 8004738:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473e:	f003 031f 	and.w	r3, r3, #31
 8004742:	2201      	movs	r2, #1
 8004744:	409a      	lsls	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	605a      	str	r2, [r3, #4]
 800474a:	e008      	b.n	800475e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2240      	movs	r2, #64	@ 0x40
 8004750:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2203      	movs	r2, #3
 8004756:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e0b7      	b.n	80048ce <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a5f      	ldr	r2, [pc, #380]	@ (80048e0 <HAL_DMA_Init+0x658>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d072      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a5d      	ldr	r2, [pc, #372]	@ (80048e4 <HAL_DMA_Init+0x65c>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d06d      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a5c      	ldr	r2, [pc, #368]	@ (80048e8 <HAL_DMA_Init+0x660>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d068      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a5a      	ldr	r2, [pc, #360]	@ (80048ec <HAL_DMA_Init+0x664>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d063      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a59      	ldr	r2, [pc, #356]	@ (80048f0 <HAL_DMA_Init+0x668>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d05e      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a57      	ldr	r2, [pc, #348]	@ (80048f4 <HAL_DMA_Init+0x66c>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d059      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a56      	ldr	r2, [pc, #344]	@ (80048f8 <HAL_DMA_Init+0x670>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d054      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a54      	ldr	r2, [pc, #336]	@ (80048fc <HAL_DMA_Init+0x674>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d04f      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a53      	ldr	r2, [pc, #332]	@ (8004900 <HAL_DMA_Init+0x678>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d04a      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a51      	ldr	r2, [pc, #324]	@ (8004904 <HAL_DMA_Init+0x67c>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d045      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a50      	ldr	r2, [pc, #320]	@ (8004908 <HAL_DMA_Init+0x680>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d040      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a4e      	ldr	r2, [pc, #312]	@ (800490c <HAL_DMA_Init+0x684>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d03b      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a4d      	ldr	r2, [pc, #308]	@ (8004910 <HAL_DMA_Init+0x688>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d036      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a4b      	ldr	r2, [pc, #300]	@ (8004914 <HAL_DMA_Init+0x68c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d031      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a4a      	ldr	r2, [pc, #296]	@ (8004918 <HAL_DMA_Init+0x690>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d02c      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a48      	ldr	r2, [pc, #288]	@ (800491c <HAL_DMA_Init+0x694>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d027      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a47      	ldr	r2, [pc, #284]	@ (8004920 <HAL_DMA_Init+0x698>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d022      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a45      	ldr	r2, [pc, #276]	@ (8004924 <HAL_DMA_Init+0x69c>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d01d      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a44      	ldr	r2, [pc, #272]	@ (8004928 <HAL_DMA_Init+0x6a0>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d018      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a42      	ldr	r2, [pc, #264]	@ (800492c <HAL_DMA_Init+0x6a4>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d013      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a41      	ldr	r2, [pc, #260]	@ (8004930 <HAL_DMA_Init+0x6a8>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d00e      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a3f      	ldr	r2, [pc, #252]	@ (8004934 <HAL_DMA_Init+0x6ac>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d009      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a3e      	ldr	r2, [pc, #248]	@ (8004938 <HAL_DMA_Init+0x6b0>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d004      	beq.n	800484e <HAL_DMA_Init+0x5c6>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a3c      	ldr	r2, [pc, #240]	@ (800493c <HAL_DMA_Init+0x6b4>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d101      	bne.n	8004852 <HAL_DMA_Init+0x5ca>
 800484e:	2301      	movs	r3, #1
 8004850:	e000      	b.n	8004854 <HAL_DMA_Init+0x5cc>
 8004852:	2300      	movs	r3, #0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d032      	beq.n	80048be <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f002 fa5d 	bl	8006d18 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	2b80      	cmp	r3, #128	@ 0x80
 8004864:	d102      	bne.n	800486c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004874:	b2d2      	uxtb	r2, r2
 8004876:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004880:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d010      	beq.n	80048ac <HAL_DMA_Init+0x624>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b08      	cmp	r3, #8
 8004890:	d80c      	bhi.n	80048ac <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f002 fada 	bl	8006e4c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800489c:	2200      	movs	r2, #0
 800489e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80048a8:	605a      	str	r2, [r3, #4]
 80048aa:	e008      	b.n	80048be <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	a7fdabf8 	.word	0xa7fdabf8
 80048dc:	cccccccd 	.word	0xcccccccd
 80048e0:	40020010 	.word	0x40020010
 80048e4:	40020028 	.word	0x40020028
 80048e8:	40020040 	.word	0x40020040
 80048ec:	40020058 	.word	0x40020058
 80048f0:	40020070 	.word	0x40020070
 80048f4:	40020088 	.word	0x40020088
 80048f8:	400200a0 	.word	0x400200a0
 80048fc:	400200b8 	.word	0x400200b8
 8004900:	40020410 	.word	0x40020410
 8004904:	40020428 	.word	0x40020428
 8004908:	40020440 	.word	0x40020440
 800490c:	40020458 	.word	0x40020458
 8004910:	40020470 	.word	0x40020470
 8004914:	40020488 	.word	0x40020488
 8004918:	400204a0 	.word	0x400204a0
 800491c:	400204b8 	.word	0x400204b8
 8004920:	58025408 	.word	0x58025408
 8004924:	5802541c 	.word	0x5802541c
 8004928:	58025430 	.word	0x58025430
 800492c:	58025444 	.word	0x58025444
 8004930:	58025458 	.word	0x58025458
 8004934:	5802546c 	.word	0x5802546c
 8004938:	58025480 	.word	0x58025480
 800493c:	58025494 	.word	0x58025494

08004940 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b086      	sub	sp, #24
 8004944:	af00      	add	r7, sp, #0
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]
 800494c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800494e:	2300      	movs	r3, #0
 8004950:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e226      	b.n	8004daa <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004962:	2b01      	cmp	r3, #1
 8004964:	d101      	bne.n	800496a <HAL_DMA_Start_IT+0x2a>
 8004966:	2302      	movs	r3, #2
 8004968:	e21f      	b.n	8004daa <HAL_DMA_Start_IT+0x46a>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b01      	cmp	r3, #1
 800497c:	f040 820a 	bne.w	8004d94 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a68      	ldr	r2, [pc, #416]	@ (8004b34 <HAL_DMA_Start_IT+0x1f4>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d04a      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a66      	ldr	r2, [pc, #408]	@ (8004b38 <HAL_DMA_Start_IT+0x1f8>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d045      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a65      	ldr	r2, [pc, #404]	@ (8004b3c <HAL_DMA_Start_IT+0x1fc>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d040      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a63      	ldr	r2, [pc, #396]	@ (8004b40 <HAL_DMA_Start_IT+0x200>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d03b      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a62      	ldr	r2, [pc, #392]	@ (8004b44 <HAL_DMA_Start_IT+0x204>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d036      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a60      	ldr	r2, [pc, #384]	@ (8004b48 <HAL_DMA_Start_IT+0x208>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d031      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a5f      	ldr	r2, [pc, #380]	@ (8004b4c <HAL_DMA_Start_IT+0x20c>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d02c      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a5d      	ldr	r2, [pc, #372]	@ (8004b50 <HAL_DMA_Start_IT+0x210>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d027      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a5c      	ldr	r2, [pc, #368]	@ (8004b54 <HAL_DMA_Start_IT+0x214>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d022      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a5a      	ldr	r2, [pc, #360]	@ (8004b58 <HAL_DMA_Start_IT+0x218>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d01d      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a59      	ldr	r2, [pc, #356]	@ (8004b5c <HAL_DMA_Start_IT+0x21c>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d018      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a57      	ldr	r2, [pc, #348]	@ (8004b60 <HAL_DMA_Start_IT+0x220>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d013      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a56      	ldr	r2, [pc, #344]	@ (8004b64 <HAL_DMA_Start_IT+0x224>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d00e      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a54      	ldr	r2, [pc, #336]	@ (8004b68 <HAL_DMA_Start_IT+0x228>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d009      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a53      	ldr	r2, [pc, #332]	@ (8004b6c <HAL_DMA_Start_IT+0x22c>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d004      	beq.n	8004a2e <HAL_DMA_Start_IT+0xee>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a51      	ldr	r2, [pc, #324]	@ (8004b70 <HAL_DMA_Start_IT+0x230>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d108      	bne.n	8004a40 <HAL_DMA_Start_IT+0x100>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f022 0201 	bic.w	r2, r2, #1
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	e007      	b.n	8004a50 <HAL_DMA_Start_IT+0x110>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0201 	bic.w	r2, r2, #1
 8004a4e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	68b9      	ldr	r1, [r7, #8]
 8004a56:	68f8      	ldr	r0, [r7, #12]
 8004a58:	f001 fe84 	bl	8006764 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a34      	ldr	r2, [pc, #208]	@ (8004b34 <HAL_DMA_Start_IT+0x1f4>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d04a      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a33      	ldr	r2, [pc, #204]	@ (8004b38 <HAL_DMA_Start_IT+0x1f8>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d045      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a31      	ldr	r2, [pc, #196]	@ (8004b3c <HAL_DMA_Start_IT+0x1fc>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d040      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a30      	ldr	r2, [pc, #192]	@ (8004b40 <HAL_DMA_Start_IT+0x200>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d03b      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a2e      	ldr	r2, [pc, #184]	@ (8004b44 <HAL_DMA_Start_IT+0x204>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d036      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a2d      	ldr	r2, [pc, #180]	@ (8004b48 <HAL_DMA_Start_IT+0x208>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d031      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a2b      	ldr	r2, [pc, #172]	@ (8004b4c <HAL_DMA_Start_IT+0x20c>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d02c      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a2a      	ldr	r2, [pc, #168]	@ (8004b50 <HAL_DMA_Start_IT+0x210>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d027      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a28      	ldr	r2, [pc, #160]	@ (8004b54 <HAL_DMA_Start_IT+0x214>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d022      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a27      	ldr	r2, [pc, #156]	@ (8004b58 <HAL_DMA_Start_IT+0x218>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d01d      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a25      	ldr	r2, [pc, #148]	@ (8004b5c <HAL_DMA_Start_IT+0x21c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d018      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a24      	ldr	r2, [pc, #144]	@ (8004b60 <HAL_DMA_Start_IT+0x220>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d013      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a22      	ldr	r2, [pc, #136]	@ (8004b64 <HAL_DMA_Start_IT+0x224>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d00e      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a21      	ldr	r2, [pc, #132]	@ (8004b68 <HAL_DMA_Start_IT+0x228>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d009      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a1f      	ldr	r2, [pc, #124]	@ (8004b6c <HAL_DMA_Start_IT+0x22c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d004      	beq.n	8004afc <HAL_DMA_Start_IT+0x1bc>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a1e      	ldr	r2, [pc, #120]	@ (8004b70 <HAL_DMA_Start_IT+0x230>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d101      	bne.n	8004b00 <HAL_DMA_Start_IT+0x1c0>
 8004afc:	2301      	movs	r3, #1
 8004afe:	e000      	b.n	8004b02 <HAL_DMA_Start_IT+0x1c2>
 8004b00:	2300      	movs	r3, #0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d036      	beq.n	8004b74 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f023 021e 	bic.w	r2, r3, #30
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f042 0216 	orr.w	r2, r2, #22
 8004b18:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d03e      	beq.n	8004ba0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f042 0208 	orr.w	r2, r2, #8
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	e035      	b.n	8004ba0 <HAL_DMA_Start_IT+0x260>
 8004b34:	40020010 	.word	0x40020010
 8004b38:	40020028 	.word	0x40020028
 8004b3c:	40020040 	.word	0x40020040
 8004b40:	40020058 	.word	0x40020058
 8004b44:	40020070 	.word	0x40020070
 8004b48:	40020088 	.word	0x40020088
 8004b4c:	400200a0 	.word	0x400200a0
 8004b50:	400200b8 	.word	0x400200b8
 8004b54:	40020410 	.word	0x40020410
 8004b58:	40020428 	.word	0x40020428
 8004b5c:	40020440 	.word	0x40020440
 8004b60:	40020458 	.word	0x40020458
 8004b64:	40020470 	.word	0x40020470
 8004b68:	40020488 	.word	0x40020488
 8004b6c:	400204a0 	.word	0x400204a0
 8004b70:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f023 020e 	bic.w	r2, r3, #14
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f042 020a 	orr.w	r2, r2, #10
 8004b86:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d007      	beq.n	8004ba0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f042 0204 	orr.w	r2, r2, #4
 8004b9e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a83      	ldr	r2, [pc, #524]	@ (8004db4 <HAL_DMA_Start_IT+0x474>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d072      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a82      	ldr	r2, [pc, #520]	@ (8004db8 <HAL_DMA_Start_IT+0x478>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d06d      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a80      	ldr	r2, [pc, #512]	@ (8004dbc <HAL_DMA_Start_IT+0x47c>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d068      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a7f      	ldr	r2, [pc, #508]	@ (8004dc0 <HAL_DMA_Start_IT+0x480>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d063      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a7d      	ldr	r2, [pc, #500]	@ (8004dc4 <HAL_DMA_Start_IT+0x484>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d05e      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a7c      	ldr	r2, [pc, #496]	@ (8004dc8 <HAL_DMA_Start_IT+0x488>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d059      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a7a      	ldr	r2, [pc, #488]	@ (8004dcc <HAL_DMA_Start_IT+0x48c>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d054      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a79      	ldr	r2, [pc, #484]	@ (8004dd0 <HAL_DMA_Start_IT+0x490>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d04f      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a77      	ldr	r2, [pc, #476]	@ (8004dd4 <HAL_DMA_Start_IT+0x494>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d04a      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a76      	ldr	r2, [pc, #472]	@ (8004dd8 <HAL_DMA_Start_IT+0x498>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d045      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a74      	ldr	r2, [pc, #464]	@ (8004ddc <HAL_DMA_Start_IT+0x49c>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d040      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a73      	ldr	r2, [pc, #460]	@ (8004de0 <HAL_DMA_Start_IT+0x4a0>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d03b      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a71      	ldr	r2, [pc, #452]	@ (8004de4 <HAL_DMA_Start_IT+0x4a4>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d036      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a70      	ldr	r2, [pc, #448]	@ (8004de8 <HAL_DMA_Start_IT+0x4a8>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d031      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a6e      	ldr	r2, [pc, #440]	@ (8004dec <HAL_DMA_Start_IT+0x4ac>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d02c      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a6d      	ldr	r2, [pc, #436]	@ (8004df0 <HAL_DMA_Start_IT+0x4b0>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d027      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a6b      	ldr	r2, [pc, #428]	@ (8004df4 <HAL_DMA_Start_IT+0x4b4>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d022      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a6a      	ldr	r2, [pc, #424]	@ (8004df8 <HAL_DMA_Start_IT+0x4b8>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d01d      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a68      	ldr	r2, [pc, #416]	@ (8004dfc <HAL_DMA_Start_IT+0x4bc>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d018      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a67      	ldr	r2, [pc, #412]	@ (8004e00 <HAL_DMA_Start_IT+0x4c0>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d013      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a65      	ldr	r2, [pc, #404]	@ (8004e04 <HAL_DMA_Start_IT+0x4c4>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d00e      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a64      	ldr	r2, [pc, #400]	@ (8004e08 <HAL_DMA_Start_IT+0x4c8>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d009      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a62      	ldr	r2, [pc, #392]	@ (8004e0c <HAL_DMA_Start_IT+0x4cc>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d004      	beq.n	8004c90 <HAL_DMA_Start_IT+0x350>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a61      	ldr	r2, [pc, #388]	@ (8004e10 <HAL_DMA_Start_IT+0x4d0>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d101      	bne.n	8004c94 <HAL_DMA_Start_IT+0x354>
 8004c90:	2301      	movs	r3, #1
 8004c92:	e000      	b.n	8004c96 <HAL_DMA_Start_IT+0x356>
 8004c94:	2300      	movs	r3, #0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d01a      	beq.n	8004cd0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d007      	beq.n	8004cb8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cb6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d007      	beq.n	8004cd0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cce:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a37      	ldr	r2, [pc, #220]	@ (8004db4 <HAL_DMA_Start_IT+0x474>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d04a      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a36      	ldr	r2, [pc, #216]	@ (8004db8 <HAL_DMA_Start_IT+0x478>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d045      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a34      	ldr	r2, [pc, #208]	@ (8004dbc <HAL_DMA_Start_IT+0x47c>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d040      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a33      	ldr	r2, [pc, #204]	@ (8004dc0 <HAL_DMA_Start_IT+0x480>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d03b      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a31      	ldr	r2, [pc, #196]	@ (8004dc4 <HAL_DMA_Start_IT+0x484>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d036      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a30      	ldr	r2, [pc, #192]	@ (8004dc8 <HAL_DMA_Start_IT+0x488>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d031      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a2e      	ldr	r2, [pc, #184]	@ (8004dcc <HAL_DMA_Start_IT+0x48c>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d02c      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a2d      	ldr	r2, [pc, #180]	@ (8004dd0 <HAL_DMA_Start_IT+0x490>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d027      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a2b      	ldr	r2, [pc, #172]	@ (8004dd4 <HAL_DMA_Start_IT+0x494>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d022      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a2a      	ldr	r2, [pc, #168]	@ (8004dd8 <HAL_DMA_Start_IT+0x498>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d01d      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a28      	ldr	r2, [pc, #160]	@ (8004ddc <HAL_DMA_Start_IT+0x49c>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d018      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a27      	ldr	r2, [pc, #156]	@ (8004de0 <HAL_DMA_Start_IT+0x4a0>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d013      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a25      	ldr	r2, [pc, #148]	@ (8004de4 <HAL_DMA_Start_IT+0x4a4>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d00e      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a24      	ldr	r2, [pc, #144]	@ (8004de8 <HAL_DMA_Start_IT+0x4a8>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d009      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a22      	ldr	r2, [pc, #136]	@ (8004dec <HAL_DMA_Start_IT+0x4ac>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d004      	beq.n	8004d70 <HAL_DMA_Start_IT+0x430>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a21      	ldr	r2, [pc, #132]	@ (8004df0 <HAL_DMA_Start_IT+0x4b0>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d108      	bne.n	8004d82 <HAL_DMA_Start_IT+0x442>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0201 	orr.w	r2, r2, #1
 8004d7e:	601a      	str	r2, [r3, #0]
 8004d80:	e012      	b.n	8004da8 <HAL_DMA_Start_IT+0x468>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f042 0201 	orr.w	r2, r2, #1
 8004d90:	601a      	str	r2, [r3, #0]
 8004d92:	e009      	b.n	8004da8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d9a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004da8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3718      	adds	r7, #24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	40020010 	.word	0x40020010
 8004db8:	40020028 	.word	0x40020028
 8004dbc:	40020040 	.word	0x40020040
 8004dc0:	40020058 	.word	0x40020058
 8004dc4:	40020070 	.word	0x40020070
 8004dc8:	40020088 	.word	0x40020088
 8004dcc:	400200a0 	.word	0x400200a0
 8004dd0:	400200b8 	.word	0x400200b8
 8004dd4:	40020410 	.word	0x40020410
 8004dd8:	40020428 	.word	0x40020428
 8004ddc:	40020440 	.word	0x40020440
 8004de0:	40020458 	.word	0x40020458
 8004de4:	40020470 	.word	0x40020470
 8004de8:	40020488 	.word	0x40020488
 8004dec:	400204a0 	.word	0x400204a0
 8004df0:	400204b8 	.word	0x400204b8
 8004df4:	58025408 	.word	0x58025408
 8004df8:	5802541c 	.word	0x5802541c
 8004dfc:	58025430 	.word	0x58025430
 8004e00:	58025444 	.word	0x58025444
 8004e04:	58025458 	.word	0x58025458
 8004e08:	5802546c 	.word	0x5802546c
 8004e0c:	58025480 	.word	0x58025480
 8004e10:	58025494 	.word	0x58025494

08004e14 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004e1c:	f7ff f870 	bl	8003f00 <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d101      	bne.n	8004e2c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e2dc      	b.n	80053e6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d008      	beq.n	8004e4a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2280      	movs	r2, #128	@ 0x80
 8004e3c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e2cd      	b.n	80053e6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a76      	ldr	r2, [pc, #472]	@ (8005028 <HAL_DMA_Abort+0x214>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d04a      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a74      	ldr	r2, [pc, #464]	@ (800502c <HAL_DMA_Abort+0x218>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d045      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a73      	ldr	r2, [pc, #460]	@ (8005030 <HAL_DMA_Abort+0x21c>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d040      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a71      	ldr	r2, [pc, #452]	@ (8005034 <HAL_DMA_Abort+0x220>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d03b      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a70      	ldr	r2, [pc, #448]	@ (8005038 <HAL_DMA_Abort+0x224>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d036      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a6e      	ldr	r2, [pc, #440]	@ (800503c <HAL_DMA_Abort+0x228>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d031      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a6d      	ldr	r2, [pc, #436]	@ (8005040 <HAL_DMA_Abort+0x22c>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d02c      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a6b      	ldr	r2, [pc, #428]	@ (8005044 <HAL_DMA_Abort+0x230>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d027      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a6a      	ldr	r2, [pc, #424]	@ (8005048 <HAL_DMA_Abort+0x234>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d022      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a68      	ldr	r2, [pc, #416]	@ (800504c <HAL_DMA_Abort+0x238>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d01d      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a67      	ldr	r2, [pc, #412]	@ (8005050 <HAL_DMA_Abort+0x23c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d018      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a65      	ldr	r2, [pc, #404]	@ (8005054 <HAL_DMA_Abort+0x240>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d013      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a64      	ldr	r2, [pc, #400]	@ (8005058 <HAL_DMA_Abort+0x244>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d00e      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a62      	ldr	r2, [pc, #392]	@ (800505c <HAL_DMA_Abort+0x248>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d009      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a61      	ldr	r2, [pc, #388]	@ (8005060 <HAL_DMA_Abort+0x24c>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d004      	beq.n	8004eea <HAL_DMA_Abort+0xd6>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a5f      	ldr	r2, [pc, #380]	@ (8005064 <HAL_DMA_Abort+0x250>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d101      	bne.n	8004eee <HAL_DMA_Abort+0xda>
 8004eea:	2301      	movs	r3, #1
 8004eec:	e000      	b.n	8004ef0 <HAL_DMA_Abort+0xdc>
 8004eee:	2300      	movs	r3, #0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d013      	beq.n	8004f1c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f022 021e 	bic.w	r2, r2, #30
 8004f02:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695a      	ldr	r2, [r3, #20]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f12:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	617b      	str	r3, [r7, #20]
 8004f1a:	e00a      	b.n	8004f32 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f022 020e 	bic.w	r2, r2, #14
 8004f2a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a3c      	ldr	r2, [pc, #240]	@ (8005028 <HAL_DMA_Abort+0x214>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d072      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a3a      	ldr	r2, [pc, #232]	@ (800502c <HAL_DMA_Abort+0x218>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d06d      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a39      	ldr	r2, [pc, #228]	@ (8005030 <HAL_DMA_Abort+0x21c>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d068      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a37      	ldr	r2, [pc, #220]	@ (8005034 <HAL_DMA_Abort+0x220>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d063      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a36      	ldr	r2, [pc, #216]	@ (8005038 <HAL_DMA_Abort+0x224>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d05e      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a34      	ldr	r2, [pc, #208]	@ (800503c <HAL_DMA_Abort+0x228>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d059      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a33      	ldr	r2, [pc, #204]	@ (8005040 <HAL_DMA_Abort+0x22c>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d054      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a31      	ldr	r2, [pc, #196]	@ (8005044 <HAL_DMA_Abort+0x230>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d04f      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a30      	ldr	r2, [pc, #192]	@ (8005048 <HAL_DMA_Abort+0x234>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d04a      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a2e      	ldr	r2, [pc, #184]	@ (800504c <HAL_DMA_Abort+0x238>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d045      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a2d      	ldr	r2, [pc, #180]	@ (8005050 <HAL_DMA_Abort+0x23c>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d040      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a2b      	ldr	r2, [pc, #172]	@ (8005054 <HAL_DMA_Abort+0x240>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d03b      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a2a      	ldr	r2, [pc, #168]	@ (8005058 <HAL_DMA_Abort+0x244>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d036      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a28      	ldr	r2, [pc, #160]	@ (800505c <HAL_DMA_Abort+0x248>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d031      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a27      	ldr	r2, [pc, #156]	@ (8005060 <HAL_DMA_Abort+0x24c>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d02c      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a25      	ldr	r2, [pc, #148]	@ (8005064 <HAL_DMA_Abort+0x250>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d027      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a24      	ldr	r2, [pc, #144]	@ (8005068 <HAL_DMA_Abort+0x254>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d022      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a22      	ldr	r2, [pc, #136]	@ (800506c <HAL_DMA_Abort+0x258>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d01d      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a21      	ldr	r2, [pc, #132]	@ (8005070 <HAL_DMA_Abort+0x25c>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d018      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8005074 <HAL_DMA_Abort+0x260>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d013      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8005078 <HAL_DMA_Abort+0x264>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d00e      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a1c      	ldr	r2, [pc, #112]	@ (800507c <HAL_DMA_Abort+0x268>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d009      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a1b      	ldr	r2, [pc, #108]	@ (8005080 <HAL_DMA_Abort+0x26c>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d004      	beq.n	8005022 <HAL_DMA_Abort+0x20e>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a19      	ldr	r2, [pc, #100]	@ (8005084 <HAL_DMA_Abort+0x270>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d132      	bne.n	8005088 <HAL_DMA_Abort+0x274>
 8005022:	2301      	movs	r3, #1
 8005024:	e031      	b.n	800508a <HAL_DMA_Abort+0x276>
 8005026:	bf00      	nop
 8005028:	40020010 	.word	0x40020010
 800502c:	40020028 	.word	0x40020028
 8005030:	40020040 	.word	0x40020040
 8005034:	40020058 	.word	0x40020058
 8005038:	40020070 	.word	0x40020070
 800503c:	40020088 	.word	0x40020088
 8005040:	400200a0 	.word	0x400200a0
 8005044:	400200b8 	.word	0x400200b8
 8005048:	40020410 	.word	0x40020410
 800504c:	40020428 	.word	0x40020428
 8005050:	40020440 	.word	0x40020440
 8005054:	40020458 	.word	0x40020458
 8005058:	40020470 	.word	0x40020470
 800505c:	40020488 	.word	0x40020488
 8005060:	400204a0 	.word	0x400204a0
 8005064:	400204b8 	.word	0x400204b8
 8005068:	58025408 	.word	0x58025408
 800506c:	5802541c 	.word	0x5802541c
 8005070:	58025430 	.word	0x58025430
 8005074:	58025444 	.word	0x58025444
 8005078:	58025458 	.word	0x58025458
 800507c:	5802546c 	.word	0x5802546c
 8005080:	58025480 	.word	0x58025480
 8005084:	58025494 	.word	0x58025494
 8005088:	2300      	movs	r3, #0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d007      	beq.n	800509e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005098:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800509c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a6d      	ldr	r2, [pc, #436]	@ (8005258 <HAL_DMA_Abort+0x444>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d04a      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a6b      	ldr	r2, [pc, #428]	@ (800525c <HAL_DMA_Abort+0x448>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d045      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a6a      	ldr	r2, [pc, #424]	@ (8005260 <HAL_DMA_Abort+0x44c>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d040      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a68      	ldr	r2, [pc, #416]	@ (8005264 <HAL_DMA_Abort+0x450>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d03b      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a67      	ldr	r2, [pc, #412]	@ (8005268 <HAL_DMA_Abort+0x454>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d036      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a65      	ldr	r2, [pc, #404]	@ (800526c <HAL_DMA_Abort+0x458>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d031      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a64      	ldr	r2, [pc, #400]	@ (8005270 <HAL_DMA_Abort+0x45c>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d02c      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a62      	ldr	r2, [pc, #392]	@ (8005274 <HAL_DMA_Abort+0x460>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d027      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a61      	ldr	r2, [pc, #388]	@ (8005278 <HAL_DMA_Abort+0x464>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d022      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a5f      	ldr	r2, [pc, #380]	@ (800527c <HAL_DMA_Abort+0x468>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d01d      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a5e      	ldr	r2, [pc, #376]	@ (8005280 <HAL_DMA_Abort+0x46c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d018      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a5c      	ldr	r2, [pc, #368]	@ (8005284 <HAL_DMA_Abort+0x470>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d013      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a5b      	ldr	r2, [pc, #364]	@ (8005288 <HAL_DMA_Abort+0x474>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d00e      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a59      	ldr	r2, [pc, #356]	@ (800528c <HAL_DMA_Abort+0x478>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d009      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a58      	ldr	r2, [pc, #352]	@ (8005290 <HAL_DMA_Abort+0x47c>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d004      	beq.n	800513e <HAL_DMA_Abort+0x32a>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a56      	ldr	r2, [pc, #344]	@ (8005294 <HAL_DMA_Abort+0x480>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d108      	bne.n	8005150 <HAL_DMA_Abort+0x33c>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0201 	bic.w	r2, r2, #1
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	e007      	b.n	8005160 <HAL_DMA_Abort+0x34c>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f022 0201 	bic.w	r2, r2, #1
 800515e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005160:	e013      	b.n	800518a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005162:	f7fe fecd 	bl	8003f00 <HAL_GetTick>
 8005166:	4602      	mov	r2, r0
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	2b05      	cmp	r3, #5
 800516e:	d90c      	bls.n	800518a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2220      	movs	r2, #32
 8005174:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2203      	movs	r2, #3
 800517a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e12d      	b.n	80053e6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1e5      	bne.n	8005162 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a2f      	ldr	r2, [pc, #188]	@ (8005258 <HAL_DMA_Abort+0x444>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d04a      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a2d      	ldr	r2, [pc, #180]	@ (800525c <HAL_DMA_Abort+0x448>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d045      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a2c      	ldr	r2, [pc, #176]	@ (8005260 <HAL_DMA_Abort+0x44c>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d040      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a2a      	ldr	r2, [pc, #168]	@ (8005264 <HAL_DMA_Abort+0x450>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d03b      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a29      	ldr	r2, [pc, #164]	@ (8005268 <HAL_DMA_Abort+0x454>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d036      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a27      	ldr	r2, [pc, #156]	@ (800526c <HAL_DMA_Abort+0x458>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d031      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a26      	ldr	r2, [pc, #152]	@ (8005270 <HAL_DMA_Abort+0x45c>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d02c      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a24      	ldr	r2, [pc, #144]	@ (8005274 <HAL_DMA_Abort+0x460>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d027      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a23      	ldr	r2, [pc, #140]	@ (8005278 <HAL_DMA_Abort+0x464>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d022      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a21      	ldr	r2, [pc, #132]	@ (800527c <HAL_DMA_Abort+0x468>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d01d      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a20      	ldr	r2, [pc, #128]	@ (8005280 <HAL_DMA_Abort+0x46c>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d018      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a1e      	ldr	r2, [pc, #120]	@ (8005284 <HAL_DMA_Abort+0x470>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d013      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a1d      	ldr	r2, [pc, #116]	@ (8005288 <HAL_DMA_Abort+0x474>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d00e      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a1b      	ldr	r2, [pc, #108]	@ (800528c <HAL_DMA_Abort+0x478>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d009      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a1a      	ldr	r2, [pc, #104]	@ (8005290 <HAL_DMA_Abort+0x47c>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d004      	beq.n	8005236 <HAL_DMA_Abort+0x422>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a18      	ldr	r2, [pc, #96]	@ (8005294 <HAL_DMA_Abort+0x480>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d101      	bne.n	800523a <HAL_DMA_Abort+0x426>
 8005236:	2301      	movs	r3, #1
 8005238:	e000      	b.n	800523c <HAL_DMA_Abort+0x428>
 800523a:	2300      	movs	r3, #0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d02b      	beq.n	8005298 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005244:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800524a:	f003 031f 	and.w	r3, r3, #31
 800524e:	223f      	movs	r2, #63	@ 0x3f
 8005250:	409a      	lsls	r2, r3
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	609a      	str	r2, [r3, #8]
 8005256:	e02a      	b.n	80052ae <HAL_DMA_Abort+0x49a>
 8005258:	40020010 	.word	0x40020010
 800525c:	40020028 	.word	0x40020028
 8005260:	40020040 	.word	0x40020040
 8005264:	40020058 	.word	0x40020058
 8005268:	40020070 	.word	0x40020070
 800526c:	40020088 	.word	0x40020088
 8005270:	400200a0 	.word	0x400200a0
 8005274:	400200b8 	.word	0x400200b8
 8005278:	40020410 	.word	0x40020410
 800527c:	40020428 	.word	0x40020428
 8005280:	40020440 	.word	0x40020440
 8005284:	40020458 	.word	0x40020458
 8005288:	40020470 	.word	0x40020470
 800528c:	40020488 	.word	0x40020488
 8005290:	400204a0 	.word	0x400204a0
 8005294:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052a2:	f003 031f 	and.w	r3, r3, #31
 80052a6:	2201      	movs	r2, #1
 80052a8:	409a      	lsls	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a4f      	ldr	r2, [pc, #316]	@ (80053f0 <HAL_DMA_Abort+0x5dc>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d072      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a4d      	ldr	r2, [pc, #308]	@ (80053f4 <HAL_DMA_Abort+0x5e0>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d06d      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a4c      	ldr	r2, [pc, #304]	@ (80053f8 <HAL_DMA_Abort+0x5e4>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d068      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a4a      	ldr	r2, [pc, #296]	@ (80053fc <HAL_DMA_Abort+0x5e8>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d063      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a49      	ldr	r2, [pc, #292]	@ (8005400 <HAL_DMA_Abort+0x5ec>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d05e      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a47      	ldr	r2, [pc, #284]	@ (8005404 <HAL_DMA_Abort+0x5f0>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d059      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a46      	ldr	r2, [pc, #280]	@ (8005408 <HAL_DMA_Abort+0x5f4>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d054      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a44      	ldr	r2, [pc, #272]	@ (800540c <HAL_DMA_Abort+0x5f8>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d04f      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a43      	ldr	r2, [pc, #268]	@ (8005410 <HAL_DMA_Abort+0x5fc>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d04a      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a41      	ldr	r2, [pc, #260]	@ (8005414 <HAL_DMA_Abort+0x600>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d045      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a40      	ldr	r2, [pc, #256]	@ (8005418 <HAL_DMA_Abort+0x604>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d040      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a3e      	ldr	r2, [pc, #248]	@ (800541c <HAL_DMA_Abort+0x608>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d03b      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a3d      	ldr	r2, [pc, #244]	@ (8005420 <HAL_DMA_Abort+0x60c>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d036      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a3b      	ldr	r2, [pc, #236]	@ (8005424 <HAL_DMA_Abort+0x610>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d031      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a3a      	ldr	r2, [pc, #232]	@ (8005428 <HAL_DMA_Abort+0x614>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d02c      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a38      	ldr	r2, [pc, #224]	@ (800542c <HAL_DMA_Abort+0x618>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d027      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a37      	ldr	r2, [pc, #220]	@ (8005430 <HAL_DMA_Abort+0x61c>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d022      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a35      	ldr	r2, [pc, #212]	@ (8005434 <HAL_DMA_Abort+0x620>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d01d      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a34      	ldr	r2, [pc, #208]	@ (8005438 <HAL_DMA_Abort+0x624>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d018      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a32      	ldr	r2, [pc, #200]	@ (800543c <HAL_DMA_Abort+0x628>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d013      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a31      	ldr	r2, [pc, #196]	@ (8005440 <HAL_DMA_Abort+0x62c>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d00e      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a2f      	ldr	r2, [pc, #188]	@ (8005444 <HAL_DMA_Abort+0x630>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d009      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a2e      	ldr	r2, [pc, #184]	@ (8005448 <HAL_DMA_Abort+0x634>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d004      	beq.n	800539e <HAL_DMA_Abort+0x58a>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a2c      	ldr	r2, [pc, #176]	@ (800544c <HAL_DMA_Abort+0x638>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d101      	bne.n	80053a2 <HAL_DMA_Abort+0x58e>
 800539e:	2301      	movs	r3, #1
 80053a0:	e000      	b.n	80053a4 <HAL_DMA_Abort+0x590>
 80053a2:	2300      	movs	r3, #0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d015      	beq.n	80053d4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80053b0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00c      	beq.n	80053d4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053c8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80053d2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3718      	adds	r7, #24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	40020010 	.word	0x40020010
 80053f4:	40020028 	.word	0x40020028
 80053f8:	40020040 	.word	0x40020040
 80053fc:	40020058 	.word	0x40020058
 8005400:	40020070 	.word	0x40020070
 8005404:	40020088 	.word	0x40020088
 8005408:	400200a0 	.word	0x400200a0
 800540c:	400200b8 	.word	0x400200b8
 8005410:	40020410 	.word	0x40020410
 8005414:	40020428 	.word	0x40020428
 8005418:	40020440 	.word	0x40020440
 800541c:	40020458 	.word	0x40020458
 8005420:	40020470 	.word	0x40020470
 8005424:	40020488 	.word	0x40020488
 8005428:	400204a0 	.word	0x400204a0
 800542c:	400204b8 	.word	0x400204b8
 8005430:	58025408 	.word	0x58025408
 8005434:	5802541c 	.word	0x5802541c
 8005438:	58025430 	.word	0x58025430
 800543c:	58025444 	.word	0x58025444
 8005440:	58025458 	.word	0x58025458
 8005444:	5802546c 	.word	0x5802546c
 8005448:	58025480 	.word	0x58025480
 800544c:	58025494 	.word	0x58025494

08005450 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e237      	b.n	80058d2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b02      	cmp	r3, #2
 800546c:	d004      	beq.n	8005478 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2280      	movs	r2, #128	@ 0x80
 8005472:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e22c      	b.n	80058d2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a5c      	ldr	r2, [pc, #368]	@ (80055f0 <HAL_DMA_Abort_IT+0x1a0>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d04a      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a5b      	ldr	r2, [pc, #364]	@ (80055f4 <HAL_DMA_Abort_IT+0x1a4>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d045      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a59      	ldr	r2, [pc, #356]	@ (80055f8 <HAL_DMA_Abort_IT+0x1a8>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d040      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a58      	ldr	r2, [pc, #352]	@ (80055fc <HAL_DMA_Abort_IT+0x1ac>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d03b      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a56      	ldr	r2, [pc, #344]	@ (8005600 <HAL_DMA_Abort_IT+0x1b0>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d036      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a55      	ldr	r2, [pc, #340]	@ (8005604 <HAL_DMA_Abort_IT+0x1b4>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d031      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a53      	ldr	r2, [pc, #332]	@ (8005608 <HAL_DMA_Abort_IT+0x1b8>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d02c      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a52      	ldr	r2, [pc, #328]	@ (800560c <HAL_DMA_Abort_IT+0x1bc>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d027      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a50      	ldr	r2, [pc, #320]	@ (8005610 <HAL_DMA_Abort_IT+0x1c0>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d022      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a4f      	ldr	r2, [pc, #316]	@ (8005614 <HAL_DMA_Abort_IT+0x1c4>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d01d      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a4d      	ldr	r2, [pc, #308]	@ (8005618 <HAL_DMA_Abort_IT+0x1c8>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d018      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a4c      	ldr	r2, [pc, #304]	@ (800561c <HAL_DMA_Abort_IT+0x1cc>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d013      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a4a      	ldr	r2, [pc, #296]	@ (8005620 <HAL_DMA_Abort_IT+0x1d0>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d00e      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a49      	ldr	r2, [pc, #292]	@ (8005624 <HAL_DMA_Abort_IT+0x1d4>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d009      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a47      	ldr	r2, [pc, #284]	@ (8005628 <HAL_DMA_Abort_IT+0x1d8>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d004      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a46      	ldr	r2, [pc, #280]	@ (800562c <HAL_DMA_Abort_IT+0x1dc>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d101      	bne.n	800551c <HAL_DMA_Abort_IT+0xcc>
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <HAL_DMA_Abort_IT+0xce>
 800551c:	2300      	movs	r3, #0
 800551e:	2b00      	cmp	r3, #0
 8005520:	f000 8086 	beq.w	8005630 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2204      	movs	r2, #4
 8005528:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a2f      	ldr	r2, [pc, #188]	@ (80055f0 <HAL_DMA_Abort_IT+0x1a0>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d04a      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a2e      	ldr	r2, [pc, #184]	@ (80055f4 <HAL_DMA_Abort_IT+0x1a4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d045      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a2c      	ldr	r2, [pc, #176]	@ (80055f8 <HAL_DMA_Abort_IT+0x1a8>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d040      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a2b      	ldr	r2, [pc, #172]	@ (80055fc <HAL_DMA_Abort_IT+0x1ac>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d03b      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a29      	ldr	r2, [pc, #164]	@ (8005600 <HAL_DMA_Abort_IT+0x1b0>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d036      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a28      	ldr	r2, [pc, #160]	@ (8005604 <HAL_DMA_Abort_IT+0x1b4>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d031      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a26      	ldr	r2, [pc, #152]	@ (8005608 <HAL_DMA_Abort_IT+0x1b8>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d02c      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a25      	ldr	r2, [pc, #148]	@ (800560c <HAL_DMA_Abort_IT+0x1bc>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d027      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a23      	ldr	r2, [pc, #140]	@ (8005610 <HAL_DMA_Abort_IT+0x1c0>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d022      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a22      	ldr	r2, [pc, #136]	@ (8005614 <HAL_DMA_Abort_IT+0x1c4>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d01d      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a20      	ldr	r2, [pc, #128]	@ (8005618 <HAL_DMA_Abort_IT+0x1c8>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d018      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a1f      	ldr	r2, [pc, #124]	@ (800561c <HAL_DMA_Abort_IT+0x1cc>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d013      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005620 <HAL_DMA_Abort_IT+0x1d0>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d00e      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005624 <HAL_DMA_Abort_IT+0x1d4>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d009      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a1a      	ldr	r2, [pc, #104]	@ (8005628 <HAL_DMA_Abort_IT+0x1d8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d004      	beq.n	80055cc <HAL_DMA_Abort_IT+0x17c>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a19      	ldr	r2, [pc, #100]	@ (800562c <HAL_DMA_Abort_IT+0x1dc>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d108      	bne.n	80055de <HAL_DMA_Abort_IT+0x18e>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f022 0201 	bic.w	r2, r2, #1
 80055da:	601a      	str	r2, [r3, #0]
 80055dc:	e178      	b.n	80058d0 <HAL_DMA_Abort_IT+0x480>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f022 0201 	bic.w	r2, r2, #1
 80055ec:	601a      	str	r2, [r3, #0]
 80055ee:	e16f      	b.n	80058d0 <HAL_DMA_Abort_IT+0x480>
 80055f0:	40020010 	.word	0x40020010
 80055f4:	40020028 	.word	0x40020028
 80055f8:	40020040 	.word	0x40020040
 80055fc:	40020058 	.word	0x40020058
 8005600:	40020070 	.word	0x40020070
 8005604:	40020088 	.word	0x40020088
 8005608:	400200a0 	.word	0x400200a0
 800560c:	400200b8 	.word	0x400200b8
 8005610:	40020410 	.word	0x40020410
 8005614:	40020428 	.word	0x40020428
 8005618:	40020440 	.word	0x40020440
 800561c:	40020458 	.word	0x40020458
 8005620:	40020470 	.word	0x40020470
 8005624:	40020488 	.word	0x40020488
 8005628:	400204a0 	.word	0x400204a0
 800562c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f022 020e 	bic.w	r2, r2, #14
 800563e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a6c      	ldr	r2, [pc, #432]	@ (80057f8 <HAL_DMA_Abort_IT+0x3a8>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d04a      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a6b      	ldr	r2, [pc, #428]	@ (80057fc <HAL_DMA_Abort_IT+0x3ac>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d045      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a69      	ldr	r2, [pc, #420]	@ (8005800 <HAL_DMA_Abort_IT+0x3b0>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d040      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a68      	ldr	r2, [pc, #416]	@ (8005804 <HAL_DMA_Abort_IT+0x3b4>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d03b      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a66      	ldr	r2, [pc, #408]	@ (8005808 <HAL_DMA_Abort_IT+0x3b8>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d036      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a65      	ldr	r2, [pc, #404]	@ (800580c <HAL_DMA_Abort_IT+0x3bc>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d031      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a63      	ldr	r2, [pc, #396]	@ (8005810 <HAL_DMA_Abort_IT+0x3c0>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d02c      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a62      	ldr	r2, [pc, #392]	@ (8005814 <HAL_DMA_Abort_IT+0x3c4>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d027      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a60      	ldr	r2, [pc, #384]	@ (8005818 <HAL_DMA_Abort_IT+0x3c8>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d022      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a5f      	ldr	r2, [pc, #380]	@ (800581c <HAL_DMA_Abort_IT+0x3cc>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d01d      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a5d      	ldr	r2, [pc, #372]	@ (8005820 <HAL_DMA_Abort_IT+0x3d0>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d018      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a5c      	ldr	r2, [pc, #368]	@ (8005824 <HAL_DMA_Abort_IT+0x3d4>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d013      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a5a      	ldr	r2, [pc, #360]	@ (8005828 <HAL_DMA_Abort_IT+0x3d8>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d00e      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a59      	ldr	r2, [pc, #356]	@ (800582c <HAL_DMA_Abort_IT+0x3dc>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d009      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a57      	ldr	r2, [pc, #348]	@ (8005830 <HAL_DMA_Abort_IT+0x3e0>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d004      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x290>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a56      	ldr	r2, [pc, #344]	@ (8005834 <HAL_DMA_Abort_IT+0x3e4>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d108      	bne.n	80056f2 <HAL_DMA_Abort_IT+0x2a2>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f022 0201 	bic.w	r2, r2, #1
 80056ee:	601a      	str	r2, [r3, #0]
 80056f0:	e007      	b.n	8005702 <HAL_DMA_Abort_IT+0x2b2>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f022 0201 	bic.w	r2, r2, #1
 8005700:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a3c      	ldr	r2, [pc, #240]	@ (80057f8 <HAL_DMA_Abort_IT+0x3a8>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d072      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a3a      	ldr	r2, [pc, #232]	@ (80057fc <HAL_DMA_Abort_IT+0x3ac>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d06d      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a39      	ldr	r2, [pc, #228]	@ (8005800 <HAL_DMA_Abort_IT+0x3b0>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d068      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a37      	ldr	r2, [pc, #220]	@ (8005804 <HAL_DMA_Abort_IT+0x3b4>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d063      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a36      	ldr	r2, [pc, #216]	@ (8005808 <HAL_DMA_Abort_IT+0x3b8>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d05e      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a34      	ldr	r2, [pc, #208]	@ (800580c <HAL_DMA_Abort_IT+0x3bc>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d059      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a33      	ldr	r2, [pc, #204]	@ (8005810 <HAL_DMA_Abort_IT+0x3c0>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d054      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a31      	ldr	r2, [pc, #196]	@ (8005814 <HAL_DMA_Abort_IT+0x3c4>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d04f      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a30      	ldr	r2, [pc, #192]	@ (8005818 <HAL_DMA_Abort_IT+0x3c8>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d04a      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a2e      	ldr	r2, [pc, #184]	@ (800581c <HAL_DMA_Abort_IT+0x3cc>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d045      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a2d      	ldr	r2, [pc, #180]	@ (8005820 <HAL_DMA_Abort_IT+0x3d0>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d040      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a2b      	ldr	r2, [pc, #172]	@ (8005824 <HAL_DMA_Abort_IT+0x3d4>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d03b      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a2a      	ldr	r2, [pc, #168]	@ (8005828 <HAL_DMA_Abort_IT+0x3d8>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d036      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a28      	ldr	r2, [pc, #160]	@ (800582c <HAL_DMA_Abort_IT+0x3dc>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d031      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a27      	ldr	r2, [pc, #156]	@ (8005830 <HAL_DMA_Abort_IT+0x3e0>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d02c      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a25      	ldr	r2, [pc, #148]	@ (8005834 <HAL_DMA_Abort_IT+0x3e4>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d027      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a24      	ldr	r2, [pc, #144]	@ (8005838 <HAL_DMA_Abort_IT+0x3e8>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d022      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a22      	ldr	r2, [pc, #136]	@ (800583c <HAL_DMA_Abort_IT+0x3ec>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d01d      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a21      	ldr	r2, [pc, #132]	@ (8005840 <HAL_DMA_Abort_IT+0x3f0>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d018      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a1f      	ldr	r2, [pc, #124]	@ (8005844 <HAL_DMA_Abort_IT+0x3f4>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d013      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a1e      	ldr	r2, [pc, #120]	@ (8005848 <HAL_DMA_Abort_IT+0x3f8>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d00e      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a1c      	ldr	r2, [pc, #112]	@ (800584c <HAL_DMA_Abort_IT+0x3fc>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d009      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a1b      	ldr	r2, [pc, #108]	@ (8005850 <HAL_DMA_Abort_IT+0x400>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d004      	beq.n	80057f2 <HAL_DMA_Abort_IT+0x3a2>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a19      	ldr	r2, [pc, #100]	@ (8005854 <HAL_DMA_Abort_IT+0x404>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d132      	bne.n	8005858 <HAL_DMA_Abort_IT+0x408>
 80057f2:	2301      	movs	r3, #1
 80057f4:	e031      	b.n	800585a <HAL_DMA_Abort_IT+0x40a>
 80057f6:	bf00      	nop
 80057f8:	40020010 	.word	0x40020010
 80057fc:	40020028 	.word	0x40020028
 8005800:	40020040 	.word	0x40020040
 8005804:	40020058 	.word	0x40020058
 8005808:	40020070 	.word	0x40020070
 800580c:	40020088 	.word	0x40020088
 8005810:	400200a0 	.word	0x400200a0
 8005814:	400200b8 	.word	0x400200b8
 8005818:	40020410 	.word	0x40020410
 800581c:	40020428 	.word	0x40020428
 8005820:	40020440 	.word	0x40020440
 8005824:	40020458 	.word	0x40020458
 8005828:	40020470 	.word	0x40020470
 800582c:	40020488 	.word	0x40020488
 8005830:	400204a0 	.word	0x400204a0
 8005834:	400204b8 	.word	0x400204b8
 8005838:	58025408 	.word	0x58025408
 800583c:	5802541c 	.word	0x5802541c
 8005840:	58025430 	.word	0x58025430
 8005844:	58025444 	.word	0x58025444
 8005848:	58025458 	.word	0x58025458
 800584c:	5802546c 	.word	0x5802546c
 8005850:	58025480 	.word	0x58025480
 8005854:	58025494 	.word	0x58025494
 8005858:	2300      	movs	r3, #0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d028      	beq.n	80058b0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005868:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800586c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005872:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005878:	f003 031f 	and.w	r3, r3, #31
 800587c:	2201      	movs	r2, #1
 800587e:	409a      	lsls	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800588c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00c      	beq.n	80058b0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058a4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80058ae:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d003      	beq.n	80058d0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3710      	adds	r7, #16
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop

080058dc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b08a      	sub	sp, #40	@ 0x28
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80058e4:	2300      	movs	r3, #0
 80058e6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80058e8:	4b67      	ldr	r3, [pc, #412]	@ (8005a88 <HAL_DMA_IRQHandler+0x1ac>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a67      	ldr	r2, [pc, #412]	@ (8005a8c <HAL_DMA_IRQHandler+0x1b0>)
 80058ee:	fba2 2303 	umull	r2, r3, r2, r3
 80058f2:	0a9b      	lsrs	r3, r3, #10
 80058f4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058fa:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005900:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005902:	6a3b      	ldr	r3, [r7, #32]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a5f      	ldr	r2, [pc, #380]	@ (8005a90 <HAL_DMA_IRQHandler+0x1b4>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d04a      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a5d      	ldr	r2, [pc, #372]	@ (8005a94 <HAL_DMA_IRQHandler+0x1b8>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d045      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a5c      	ldr	r2, [pc, #368]	@ (8005a98 <HAL_DMA_IRQHandler+0x1bc>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d040      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a5a      	ldr	r2, [pc, #360]	@ (8005a9c <HAL_DMA_IRQHandler+0x1c0>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d03b      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a59      	ldr	r2, [pc, #356]	@ (8005aa0 <HAL_DMA_IRQHandler+0x1c4>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d036      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a57      	ldr	r2, [pc, #348]	@ (8005aa4 <HAL_DMA_IRQHandler+0x1c8>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d031      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a56      	ldr	r2, [pc, #344]	@ (8005aa8 <HAL_DMA_IRQHandler+0x1cc>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d02c      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a54      	ldr	r2, [pc, #336]	@ (8005aac <HAL_DMA_IRQHandler+0x1d0>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d027      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a53      	ldr	r2, [pc, #332]	@ (8005ab0 <HAL_DMA_IRQHandler+0x1d4>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d022      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a51      	ldr	r2, [pc, #324]	@ (8005ab4 <HAL_DMA_IRQHandler+0x1d8>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d01d      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a50      	ldr	r2, [pc, #320]	@ (8005ab8 <HAL_DMA_IRQHandler+0x1dc>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d018      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a4e      	ldr	r2, [pc, #312]	@ (8005abc <HAL_DMA_IRQHandler+0x1e0>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d013      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a4d      	ldr	r2, [pc, #308]	@ (8005ac0 <HAL_DMA_IRQHandler+0x1e4>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d00e      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a4b      	ldr	r2, [pc, #300]	@ (8005ac4 <HAL_DMA_IRQHandler+0x1e8>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d009      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a4a      	ldr	r2, [pc, #296]	@ (8005ac8 <HAL_DMA_IRQHandler+0x1ec>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d004      	beq.n	80059ae <HAL_DMA_IRQHandler+0xd2>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a48      	ldr	r2, [pc, #288]	@ (8005acc <HAL_DMA_IRQHandler+0x1f0>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d101      	bne.n	80059b2 <HAL_DMA_IRQHandler+0xd6>
 80059ae:	2301      	movs	r3, #1
 80059b0:	e000      	b.n	80059b4 <HAL_DMA_IRQHandler+0xd8>
 80059b2:	2300      	movs	r3, #0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 842b 	beq.w	8006210 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059be:	f003 031f 	and.w	r3, r3, #31
 80059c2:	2208      	movs	r2, #8
 80059c4:	409a      	lsls	r2, r3
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	4013      	ands	r3, r2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 80a2 	beq.w	8005b14 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a2e      	ldr	r2, [pc, #184]	@ (8005a90 <HAL_DMA_IRQHandler+0x1b4>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d04a      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a2d      	ldr	r2, [pc, #180]	@ (8005a94 <HAL_DMA_IRQHandler+0x1b8>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d045      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a2b      	ldr	r2, [pc, #172]	@ (8005a98 <HAL_DMA_IRQHandler+0x1bc>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d040      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a2a      	ldr	r2, [pc, #168]	@ (8005a9c <HAL_DMA_IRQHandler+0x1c0>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d03b      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a28      	ldr	r2, [pc, #160]	@ (8005aa0 <HAL_DMA_IRQHandler+0x1c4>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d036      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a27      	ldr	r2, [pc, #156]	@ (8005aa4 <HAL_DMA_IRQHandler+0x1c8>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d031      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a25      	ldr	r2, [pc, #148]	@ (8005aa8 <HAL_DMA_IRQHandler+0x1cc>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d02c      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a24      	ldr	r2, [pc, #144]	@ (8005aac <HAL_DMA_IRQHandler+0x1d0>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d027      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a22      	ldr	r2, [pc, #136]	@ (8005ab0 <HAL_DMA_IRQHandler+0x1d4>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d022      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a21      	ldr	r2, [pc, #132]	@ (8005ab4 <HAL_DMA_IRQHandler+0x1d8>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d01d      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a1f      	ldr	r2, [pc, #124]	@ (8005ab8 <HAL_DMA_IRQHandler+0x1dc>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d018      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a1e      	ldr	r2, [pc, #120]	@ (8005abc <HAL_DMA_IRQHandler+0x1e0>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d013      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8005ac0 <HAL_DMA_IRQHandler+0x1e4>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d00e      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a1b      	ldr	r2, [pc, #108]	@ (8005ac4 <HAL_DMA_IRQHandler+0x1e8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d009      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a19      	ldr	r2, [pc, #100]	@ (8005ac8 <HAL_DMA_IRQHandler+0x1ec>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d004      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x194>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a18      	ldr	r2, [pc, #96]	@ (8005acc <HAL_DMA_IRQHandler+0x1f0>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d12f      	bne.n	8005ad0 <HAL_DMA_IRQHandler+0x1f4>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0304 	and.w	r3, r3, #4
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	bf14      	ite	ne
 8005a7e:	2301      	movne	r3, #1
 8005a80:	2300      	moveq	r3, #0
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	e02e      	b.n	8005ae4 <HAL_DMA_IRQHandler+0x208>
 8005a86:	bf00      	nop
 8005a88:	24000038 	.word	0x24000038
 8005a8c:	1b4e81b5 	.word	0x1b4e81b5
 8005a90:	40020010 	.word	0x40020010
 8005a94:	40020028 	.word	0x40020028
 8005a98:	40020040 	.word	0x40020040
 8005a9c:	40020058 	.word	0x40020058
 8005aa0:	40020070 	.word	0x40020070
 8005aa4:	40020088 	.word	0x40020088
 8005aa8:	400200a0 	.word	0x400200a0
 8005aac:	400200b8 	.word	0x400200b8
 8005ab0:	40020410 	.word	0x40020410
 8005ab4:	40020428 	.word	0x40020428
 8005ab8:	40020440 	.word	0x40020440
 8005abc:	40020458 	.word	0x40020458
 8005ac0:	40020470 	.word	0x40020470
 8005ac4:	40020488 	.word	0x40020488
 8005ac8:	400204a0 	.word	0x400204a0
 8005acc:	400204b8 	.word	0x400204b8
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0308 	and.w	r3, r3, #8
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	bf14      	ite	ne
 8005ade:	2301      	movne	r3, #1
 8005ae0:	2300      	moveq	r3, #0
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d015      	beq.n	8005b14 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f022 0204 	bic.w	r2, r2, #4
 8005af6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005afc:	f003 031f 	and.w	r3, r3, #31
 8005b00:	2208      	movs	r2, #8
 8005b02:	409a      	lsls	r2, r3
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b0c:	f043 0201 	orr.w	r2, r3, #1
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b18:	f003 031f 	and.w	r3, r3, #31
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d06e      	beq.n	8005c08 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a69      	ldr	r2, [pc, #420]	@ (8005cd4 <HAL_DMA_IRQHandler+0x3f8>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d04a      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a67      	ldr	r2, [pc, #412]	@ (8005cd8 <HAL_DMA_IRQHandler+0x3fc>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d045      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a66      	ldr	r2, [pc, #408]	@ (8005cdc <HAL_DMA_IRQHandler+0x400>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d040      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a64      	ldr	r2, [pc, #400]	@ (8005ce0 <HAL_DMA_IRQHandler+0x404>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d03b      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a63      	ldr	r2, [pc, #396]	@ (8005ce4 <HAL_DMA_IRQHandler+0x408>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d036      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a61      	ldr	r2, [pc, #388]	@ (8005ce8 <HAL_DMA_IRQHandler+0x40c>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d031      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a60      	ldr	r2, [pc, #384]	@ (8005cec <HAL_DMA_IRQHandler+0x410>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d02c      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a5e      	ldr	r2, [pc, #376]	@ (8005cf0 <HAL_DMA_IRQHandler+0x414>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d027      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a5d      	ldr	r2, [pc, #372]	@ (8005cf4 <HAL_DMA_IRQHandler+0x418>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d022      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a5b      	ldr	r2, [pc, #364]	@ (8005cf8 <HAL_DMA_IRQHandler+0x41c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d01d      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a5a      	ldr	r2, [pc, #360]	@ (8005cfc <HAL_DMA_IRQHandler+0x420>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d018      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a58      	ldr	r2, [pc, #352]	@ (8005d00 <HAL_DMA_IRQHandler+0x424>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d013      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a57      	ldr	r2, [pc, #348]	@ (8005d04 <HAL_DMA_IRQHandler+0x428>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d00e      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a55      	ldr	r2, [pc, #340]	@ (8005d08 <HAL_DMA_IRQHandler+0x42c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d009      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a54      	ldr	r2, [pc, #336]	@ (8005d0c <HAL_DMA_IRQHandler+0x430>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d004      	beq.n	8005bca <HAL_DMA_IRQHandler+0x2ee>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a52      	ldr	r2, [pc, #328]	@ (8005d10 <HAL_DMA_IRQHandler+0x434>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d10a      	bne.n	8005be0 <HAL_DMA_IRQHandler+0x304>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	bf14      	ite	ne
 8005bd8:	2301      	movne	r3, #1
 8005bda:	2300      	moveq	r3, #0
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	e003      	b.n	8005be8 <HAL_DMA_IRQHandler+0x30c>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2300      	movs	r3, #0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00d      	beq.n	8005c08 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bf0:	f003 031f 	and.w	r3, r3, #31
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	409a      	lsls	r2, r3
 8005bf8:	6a3b      	ldr	r3, [r7, #32]
 8005bfa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c00:	f043 0202 	orr.w	r2, r3, #2
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c0c:	f003 031f 	and.w	r3, r3, #31
 8005c10:	2204      	movs	r2, #4
 8005c12:	409a      	lsls	r2, r3
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	4013      	ands	r3, r2
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f000 808f 	beq.w	8005d3c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a2c      	ldr	r2, [pc, #176]	@ (8005cd4 <HAL_DMA_IRQHandler+0x3f8>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d04a      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a2a      	ldr	r2, [pc, #168]	@ (8005cd8 <HAL_DMA_IRQHandler+0x3fc>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d045      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a29      	ldr	r2, [pc, #164]	@ (8005cdc <HAL_DMA_IRQHandler+0x400>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d040      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a27      	ldr	r2, [pc, #156]	@ (8005ce0 <HAL_DMA_IRQHandler+0x404>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d03b      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a26      	ldr	r2, [pc, #152]	@ (8005ce4 <HAL_DMA_IRQHandler+0x408>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d036      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a24      	ldr	r2, [pc, #144]	@ (8005ce8 <HAL_DMA_IRQHandler+0x40c>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d031      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a23      	ldr	r2, [pc, #140]	@ (8005cec <HAL_DMA_IRQHandler+0x410>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d02c      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a21      	ldr	r2, [pc, #132]	@ (8005cf0 <HAL_DMA_IRQHandler+0x414>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d027      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a20      	ldr	r2, [pc, #128]	@ (8005cf4 <HAL_DMA_IRQHandler+0x418>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d022      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a1e      	ldr	r2, [pc, #120]	@ (8005cf8 <HAL_DMA_IRQHandler+0x41c>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d01d      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a1d      	ldr	r2, [pc, #116]	@ (8005cfc <HAL_DMA_IRQHandler+0x420>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d018      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a1b      	ldr	r2, [pc, #108]	@ (8005d00 <HAL_DMA_IRQHandler+0x424>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d013      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a1a      	ldr	r2, [pc, #104]	@ (8005d04 <HAL_DMA_IRQHandler+0x428>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d00e      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a18      	ldr	r2, [pc, #96]	@ (8005d08 <HAL_DMA_IRQHandler+0x42c>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d009      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a17      	ldr	r2, [pc, #92]	@ (8005d0c <HAL_DMA_IRQHandler+0x430>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d004      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x3e2>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a15      	ldr	r2, [pc, #84]	@ (8005d10 <HAL_DMA_IRQHandler+0x434>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d12a      	bne.n	8005d14 <HAL_DMA_IRQHandler+0x438>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0302 	and.w	r3, r3, #2
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	bf14      	ite	ne
 8005ccc:	2301      	movne	r3, #1
 8005cce:	2300      	moveq	r3, #0
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	e023      	b.n	8005d1c <HAL_DMA_IRQHandler+0x440>
 8005cd4:	40020010 	.word	0x40020010
 8005cd8:	40020028 	.word	0x40020028
 8005cdc:	40020040 	.word	0x40020040
 8005ce0:	40020058 	.word	0x40020058
 8005ce4:	40020070 	.word	0x40020070
 8005ce8:	40020088 	.word	0x40020088
 8005cec:	400200a0 	.word	0x400200a0
 8005cf0:	400200b8 	.word	0x400200b8
 8005cf4:	40020410 	.word	0x40020410
 8005cf8:	40020428 	.word	0x40020428
 8005cfc:	40020440 	.word	0x40020440
 8005d00:	40020458 	.word	0x40020458
 8005d04:	40020470 	.word	0x40020470
 8005d08:	40020488 	.word	0x40020488
 8005d0c:	400204a0 	.word	0x400204a0
 8005d10:	400204b8 	.word	0x400204b8
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00d      	beq.n	8005d3c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d24:	f003 031f 	and.w	r3, r3, #31
 8005d28:	2204      	movs	r2, #4
 8005d2a:	409a      	lsls	r2, r3
 8005d2c:	6a3b      	ldr	r3, [r7, #32]
 8005d2e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d34:	f043 0204 	orr.w	r2, r3, #4
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d40:	f003 031f 	and.w	r3, r3, #31
 8005d44:	2210      	movs	r2, #16
 8005d46:	409a      	lsls	r2, r3
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	4013      	ands	r3, r2
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 80a6 	beq.w	8005e9e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a85      	ldr	r2, [pc, #532]	@ (8005f6c <HAL_DMA_IRQHandler+0x690>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d04a      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a83      	ldr	r2, [pc, #524]	@ (8005f70 <HAL_DMA_IRQHandler+0x694>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d045      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a82      	ldr	r2, [pc, #520]	@ (8005f74 <HAL_DMA_IRQHandler+0x698>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d040      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a80      	ldr	r2, [pc, #512]	@ (8005f78 <HAL_DMA_IRQHandler+0x69c>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d03b      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a7f      	ldr	r2, [pc, #508]	@ (8005f7c <HAL_DMA_IRQHandler+0x6a0>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d036      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a7d      	ldr	r2, [pc, #500]	@ (8005f80 <HAL_DMA_IRQHandler+0x6a4>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d031      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a7c      	ldr	r2, [pc, #496]	@ (8005f84 <HAL_DMA_IRQHandler+0x6a8>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d02c      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a7a      	ldr	r2, [pc, #488]	@ (8005f88 <HAL_DMA_IRQHandler+0x6ac>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d027      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a79      	ldr	r2, [pc, #484]	@ (8005f8c <HAL_DMA_IRQHandler+0x6b0>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d022      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a77      	ldr	r2, [pc, #476]	@ (8005f90 <HAL_DMA_IRQHandler+0x6b4>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d01d      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a76      	ldr	r2, [pc, #472]	@ (8005f94 <HAL_DMA_IRQHandler+0x6b8>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d018      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a74      	ldr	r2, [pc, #464]	@ (8005f98 <HAL_DMA_IRQHandler+0x6bc>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d013      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a73      	ldr	r2, [pc, #460]	@ (8005f9c <HAL_DMA_IRQHandler+0x6c0>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d00e      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a71      	ldr	r2, [pc, #452]	@ (8005fa0 <HAL_DMA_IRQHandler+0x6c4>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d009      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a70      	ldr	r2, [pc, #448]	@ (8005fa4 <HAL_DMA_IRQHandler+0x6c8>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d004      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x516>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a6e      	ldr	r2, [pc, #440]	@ (8005fa8 <HAL_DMA_IRQHandler+0x6cc>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d10a      	bne.n	8005e08 <HAL_DMA_IRQHandler+0x52c>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0308 	and.w	r3, r3, #8
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	bf14      	ite	ne
 8005e00:	2301      	movne	r3, #1
 8005e02:	2300      	moveq	r3, #0
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	e009      	b.n	8005e1c <HAL_DMA_IRQHandler+0x540>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0304 	and.w	r3, r3, #4
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	bf14      	ite	ne
 8005e16:	2301      	movne	r3, #1
 8005e18:	2300      	moveq	r3, #0
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d03e      	beq.n	8005e9e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e24:	f003 031f 	and.w	r3, r3, #31
 8005e28:	2210      	movs	r2, #16
 8005e2a:	409a      	lsls	r2, r3
 8005e2c:	6a3b      	ldr	r3, [r7, #32]
 8005e2e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d018      	beq.n	8005e70 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d108      	bne.n	8005e5e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d024      	beq.n	8005e9e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	4798      	blx	r3
 8005e5c:	e01f      	b.n	8005e9e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d01b      	beq.n	8005e9e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	4798      	blx	r3
 8005e6e:	e016      	b.n	8005e9e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d107      	bne.n	8005e8e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f022 0208 	bic.w	r2, r2, #8
 8005e8c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d003      	beq.n	8005e9e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ea2:	f003 031f 	and.w	r3, r3, #31
 8005ea6:	2220      	movs	r2, #32
 8005ea8:	409a      	lsls	r2, r3
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	4013      	ands	r3, r2
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f000 8110 	beq.w	80060d4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a2c      	ldr	r2, [pc, #176]	@ (8005f6c <HAL_DMA_IRQHandler+0x690>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d04a      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a2b      	ldr	r2, [pc, #172]	@ (8005f70 <HAL_DMA_IRQHandler+0x694>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d045      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a29      	ldr	r2, [pc, #164]	@ (8005f74 <HAL_DMA_IRQHandler+0x698>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d040      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a28      	ldr	r2, [pc, #160]	@ (8005f78 <HAL_DMA_IRQHandler+0x69c>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d03b      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a26      	ldr	r2, [pc, #152]	@ (8005f7c <HAL_DMA_IRQHandler+0x6a0>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d036      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a25      	ldr	r2, [pc, #148]	@ (8005f80 <HAL_DMA_IRQHandler+0x6a4>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d031      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a23      	ldr	r2, [pc, #140]	@ (8005f84 <HAL_DMA_IRQHandler+0x6a8>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d02c      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a22      	ldr	r2, [pc, #136]	@ (8005f88 <HAL_DMA_IRQHandler+0x6ac>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d027      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a20      	ldr	r2, [pc, #128]	@ (8005f8c <HAL_DMA_IRQHandler+0x6b0>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d022      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a1f      	ldr	r2, [pc, #124]	@ (8005f90 <HAL_DMA_IRQHandler+0x6b4>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d01d      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8005f94 <HAL_DMA_IRQHandler+0x6b8>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d018      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a1c      	ldr	r2, [pc, #112]	@ (8005f98 <HAL_DMA_IRQHandler+0x6bc>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d013      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a1a      	ldr	r2, [pc, #104]	@ (8005f9c <HAL_DMA_IRQHandler+0x6c0>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00e      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a19      	ldr	r2, [pc, #100]	@ (8005fa0 <HAL_DMA_IRQHandler+0x6c4>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d009      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a17      	ldr	r2, [pc, #92]	@ (8005fa4 <HAL_DMA_IRQHandler+0x6c8>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d004      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x678>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a16      	ldr	r2, [pc, #88]	@ (8005fa8 <HAL_DMA_IRQHandler+0x6cc>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d12b      	bne.n	8005fac <HAL_DMA_IRQHandler+0x6d0>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0310 	and.w	r3, r3, #16
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	bf14      	ite	ne
 8005f62:	2301      	movne	r3, #1
 8005f64:	2300      	moveq	r3, #0
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	e02a      	b.n	8005fc0 <HAL_DMA_IRQHandler+0x6e4>
 8005f6a:	bf00      	nop
 8005f6c:	40020010 	.word	0x40020010
 8005f70:	40020028 	.word	0x40020028
 8005f74:	40020040 	.word	0x40020040
 8005f78:	40020058 	.word	0x40020058
 8005f7c:	40020070 	.word	0x40020070
 8005f80:	40020088 	.word	0x40020088
 8005f84:	400200a0 	.word	0x400200a0
 8005f88:	400200b8 	.word	0x400200b8
 8005f8c:	40020410 	.word	0x40020410
 8005f90:	40020428 	.word	0x40020428
 8005f94:	40020440 	.word	0x40020440
 8005f98:	40020458 	.word	0x40020458
 8005f9c:	40020470 	.word	0x40020470
 8005fa0:	40020488 	.word	0x40020488
 8005fa4:	400204a0 	.word	0x400204a0
 8005fa8:	400204b8 	.word	0x400204b8
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0302 	and.w	r3, r3, #2
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	bf14      	ite	ne
 8005fba:	2301      	movne	r3, #1
 8005fbc:	2300      	moveq	r3, #0
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 8087 	beq.w	80060d4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fca:	f003 031f 	and.w	r3, r3, #31
 8005fce:	2220      	movs	r2, #32
 8005fd0:	409a      	lsls	r2, r3
 8005fd2:	6a3b      	ldr	r3, [r7, #32]
 8005fd4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b04      	cmp	r3, #4
 8005fe0:	d139      	bne.n	8006056 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f022 0216 	bic.w	r2, r2, #22
 8005ff0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	695a      	ldr	r2, [r3, #20]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006000:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006006:	2b00      	cmp	r3, #0
 8006008:	d103      	bne.n	8006012 <HAL_DMA_IRQHandler+0x736>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800600e:	2b00      	cmp	r3, #0
 8006010:	d007      	beq.n	8006022 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f022 0208 	bic.w	r2, r2, #8
 8006020:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006026:	f003 031f 	and.w	r3, r3, #31
 800602a:	223f      	movs	r2, #63	@ 0x3f
 800602c:	409a      	lsls	r2, r3
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 834a 	beq.w	80066e0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	4798      	blx	r3
          }
          return;
 8006054:	e344      	b.n	80066e0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d018      	beq.n	8006096 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d108      	bne.n	8006084 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006076:	2b00      	cmp	r3, #0
 8006078:	d02c      	beq.n	80060d4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	4798      	blx	r3
 8006082:	e027      	b.n	80060d4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006088:	2b00      	cmp	r3, #0
 800608a:	d023      	beq.n	80060d4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	4798      	blx	r3
 8006094:	e01e      	b.n	80060d4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10f      	bne.n	80060c4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f022 0210 	bic.w	r2, r2, #16
 80060b2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d003      	beq.n	80060d4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f000 8306 	beq.w	80066ea <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 8088 	beq.w	80061fc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2204      	movs	r2, #4
 80060f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a7a      	ldr	r2, [pc, #488]	@ (80062e4 <HAL_DMA_IRQHandler+0xa08>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d04a      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a79      	ldr	r2, [pc, #484]	@ (80062e8 <HAL_DMA_IRQHandler+0xa0c>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d045      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a77      	ldr	r2, [pc, #476]	@ (80062ec <HAL_DMA_IRQHandler+0xa10>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d040      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a76      	ldr	r2, [pc, #472]	@ (80062f0 <HAL_DMA_IRQHandler+0xa14>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d03b      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a74      	ldr	r2, [pc, #464]	@ (80062f4 <HAL_DMA_IRQHandler+0xa18>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d036      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a73      	ldr	r2, [pc, #460]	@ (80062f8 <HAL_DMA_IRQHandler+0xa1c>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d031      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a71      	ldr	r2, [pc, #452]	@ (80062fc <HAL_DMA_IRQHandler+0xa20>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d02c      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a70      	ldr	r2, [pc, #448]	@ (8006300 <HAL_DMA_IRQHandler+0xa24>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d027      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a6e      	ldr	r2, [pc, #440]	@ (8006304 <HAL_DMA_IRQHandler+0xa28>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d022      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a6d      	ldr	r2, [pc, #436]	@ (8006308 <HAL_DMA_IRQHandler+0xa2c>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d01d      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a6b      	ldr	r2, [pc, #428]	@ (800630c <HAL_DMA_IRQHandler+0xa30>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d018      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a6a      	ldr	r2, [pc, #424]	@ (8006310 <HAL_DMA_IRQHandler+0xa34>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d013      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a68      	ldr	r2, [pc, #416]	@ (8006314 <HAL_DMA_IRQHandler+0xa38>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d00e      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a67      	ldr	r2, [pc, #412]	@ (8006318 <HAL_DMA_IRQHandler+0xa3c>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d009      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a65      	ldr	r2, [pc, #404]	@ (800631c <HAL_DMA_IRQHandler+0xa40>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d004      	beq.n	8006194 <HAL_DMA_IRQHandler+0x8b8>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a64      	ldr	r2, [pc, #400]	@ (8006320 <HAL_DMA_IRQHandler+0xa44>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d108      	bne.n	80061a6 <HAL_DMA_IRQHandler+0x8ca>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0201 	bic.w	r2, r2, #1
 80061a2:	601a      	str	r2, [r3, #0]
 80061a4:	e007      	b.n	80061b6 <HAL_DMA_IRQHandler+0x8da>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f022 0201 	bic.w	r2, r2, #1
 80061b4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	3301      	adds	r3, #1
 80061ba:	60fb      	str	r3, [r7, #12]
 80061bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061be:	429a      	cmp	r2, r3
 80061c0:	d307      	bcc.n	80061d2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1f2      	bne.n	80061b6 <HAL_DMA_IRQHandler+0x8da>
 80061d0:	e000      	b.n	80061d4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80061d2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d004      	beq.n	80061ec <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2203      	movs	r2, #3
 80061e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80061ea:	e003      	b.n	80061f4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006200:	2b00      	cmp	r3, #0
 8006202:	f000 8272 	beq.w	80066ea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	4798      	blx	r3
 800620e:	e26c      	b.n	80066ea <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a43      	ldr	r2, [pc, #268]	@ (8006324 <HAL_DMA_IRQHandler+0xa48>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d022      	beq.n	8006260 <HAL_DMA_IRQHandler+0x984>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a42      	ldr	r2, [pc, #264]	@ (8006328 <HAL_DMA_IRQHandler+0xa4c>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d01d      	beq.n	8006260 <HAL_DMA_IRQHandler+0x984>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a40      	ldr	r2, [pc, #256]	@ (800632c <HAL_DMA_IRQHandler+0xa50>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d018      	beq.n	8006260 <HAL_DMA_IRQHandler+0x984>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a3f      	ldr	r2, [pc, #252]	@ (8006330 <HAL_DMA_IRQHandler+0xa54>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d013      	beq.n	8006260 <HAL_DMA_IRQHandler+0x984>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a3d      	ldr	r2, [pc, #244]	@ (8006334 <HAL_DMA_IRQHandler+0xa58>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d00e      	beq.n	8006260 <HAL_DMA_IRQHandler+0x984>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a3c      	ldr	r2, [pc, #240]	@ (8006338 <HAL_DMA_IRQHandler+0xa5c>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d009      	beq.n	8006260 <HAL_DMA_IRQHandler+0x984>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a3a      	ldr	r2, [pc, #232]	@ (800633c <HAL_DMA_IRQHandler+0xa60>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d004      	beq.n	8006260 <HAL_DMA_IRQHandler+0x984>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a39      	ldr	r2, [pc, #228]	@ (8006340 <HAL_DMA_IRQHandler+0xa64>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d101      	bne.n	8006264 <HAL_DMA_IRQHandler+0x988>
 8006260:	2301      	movs	r3, #1
 8006262:	e000      	b.n	8006266 <HAL_DMA_IRQHandler+0x98a>
 8006264:	2300      	movs	r3, #0
 8006266:	2b00      	cmp	r3, #0
 8006268:	f000 823f 	beq.w	80066ea <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006278:	f003 031f 	and.w	r3, r3, #31
 800627c:	2204      	movs	r2, #4
 800627e:	409a      	lsls	r2, r3
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	4013      	ands	r3, r2
 8006284:	2b00      	cmp	r3, #0
 8006286:	f000 80cd 	beq.w	8006424 <HAL_DMA_IRQHandler+0xb48>
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b00      	cmp	r3, #0
 8006292:	f000 80c7 	beq.w	8006424 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800629a:	f003 031f 	and.w	r3, r3, #31
 800629e:	2204      	movs	r2, #4
 80062a0:	409a      	lsls	r2, r3
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d049      	beq.n	8006344 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f000 8210 	beq.w	80066e4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80062cc:	e20a      	b.n	80066e4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	f000 8206 	beq.w	80066e4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80062e0:	e200      	b.n	80066e4 <HAL_DMA_IRQHandler+0xe08>
 80062e2:	bf00      	nop
 80062e4:	40020010 	.word	0x40020010
 80062e8:	40020028 	.word	0x40020028
 80062ec:	40020040 	.word	0x40020040
 80062f0:	40020058 	.word	0x40020058
 80062f4:	40020070 	.word	0x40020070
 80062f8:	40020088 	.word	0x40020088
 80062fc:	400200a0 	.word	0x400200a0
 8006300:	400200b8 	.word	0x400200b8
 8006304:	40020410 	.word	0x40020410
 8006308:	40020428 	.word	0x40020428
 800630c:	40020440 	.word	0x40020440
 8006310:	40020458 	.word	0x40020458
 8006314:	40020470 	.word	0x40020470
 8006318:	40020488 	.word	0x40020488
 800631c:	400204a0 	.word	0x400204a0
 8006320:	400204b8 	.word	0x400204b8
 8006324:	58025408 	.word	0x58025408
 8006328:	5802541c 	.word	0x5802541c
 800632c:	58025430 	.word	0x58025430
 8006330:	58025444 	.word	0x58025444
 8006334:	58025458 	.word	0x58025458
 8006338:	5802546c 	.word	0x5802546c
 800633c:	58025480 	.word	0x58025480
 8006340:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	f003 0320 	and.w	r3, r3, #32
 800634a:	2b00      	cmp	r3, #0
 800634c:	d160      	bne.n	8006410 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a7f      	ldr	r2, [pc, #508]	@ (8006550 <HAL_DMA_IRQHandler+0xc74>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d04a      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a7d      	ldr	r2, [pc, #500]	@ (8006554 <HAL_DMA_IRQHandler+0xc78>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d045      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a7c      	ldr	r2, [pc, #496]	@ (8006558 <HAL_DMA_IRQHandler+0xc7c>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d040      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a7a      	ldr	r2, [pc, #488]	@ (800655c <HAL_DMA_IRQHandler+0xc80>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d03b      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a79      	ldr	r2, [pc, #484]	@ (8006560 <HAL_DMA_IRQHandler+0xc84>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d036      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a77      	ldr	r2, [pc, #476]	@ (8006564 <HAL_DMA_IRQHandler+0xc88>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d031      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a76      	ldr	r2, [pc, #472]	@ (8006568 <HAL_DMA_IRQHandler+0xc8c>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d02c      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a74      	ldr	r2, [pc, #464]	@ (800656c <HAL_DMA_IRQHandler+0xc90>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d027      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a73      	ldr	r2, [pc, #460]	@ (8006570 <HAL_DMA_IRQHandler+0xc94>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d022      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a71      	ldr	r2, [pc, #452]	@ (8006574 <HAL_DMA_IRQHandler+0xc98>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d01d      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a70      	ldr	r2, [pc, #448]	@ (8006578 <HAL_DMA_IRQHandler+0xc9c>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d018      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a6e      	ldr	r2, [pc, #440]	@ (800657c <HAL_DMA_IRQHandler+0xca0>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d013      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a6d      	ldr	r2, [pc, #436]	@ (8006580 <HAL_DMA_IRQHandler+0xca4>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d00e      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a6b      	ldr	r2, [pc, #428]	@ (8006584 <HAL_DMA_IRQHandler+0xca8>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d009      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a6a      	ldr	r2, [pc, #424]	@ (8006588 <HAL_DMA_IRQHandler+0xcac>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d004      	beq.n	80063ee <HAL_DMA_IRQHandler+0xb12>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a68      	ldr	r2, [pc, #416]	@ (800658c <HAL_DMA_IRQHandler+0xcb0>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d108      	bne.n	8006400 <HAL_DMA_IRQHandler+0xb24>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f022 0208 	bic.w	r2, r2, #8
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	e007      	b.n	8006410 <HAL_DMA_IRQHandler+0xb34>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f022 0204 	bic.w	r2, r2, #4
 800640e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006414:	2b00      	cmp	r3, #0
 8006416:	f000 8165 	beq.w	80066e4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006422:	e15f      	b.n	80066e4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006428:	f003 031f 	and.w	r3, r3, #31
 800642c:	2202      	movs	r2, #2
 800642e:	409a      	lsls	r2, r3
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	4013      	ands	r3, r2
 8006434:	2b00      	cmp	r3, #0
 8006436:	f000 80c5 	beq.w	80065c4 <HAL_DMA_IRQHandler+0xce8>
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	f003 0302 	and.w	r3, r3, #2
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 80bf 	beq.w	80065c4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800644a:	f003 031f 	and.w	r3, r3, #31
 800644e:	2202      	movs	r2, #2
 8006450:	409a      	lsls	r2, r3
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d018      	beq.n	8006492 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d109      	bne.n	800647e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800646e:	2b00      	cmp	r3, #0
 8006470:	f000 813a 	beq.w	80066e8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800647c:	e134      	b.n	80066e8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006482:	2b00      	cmp	r3, #0
 8006484:	f000 8130 	beq.w	80066e8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006490:	e12a      	b.n	80066e8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	f003 0320 	and.w	r3, r3, #32
 8006498:	2b00      	cmp	r3, #0
 800649a:	f040 8089 	bne.w	80065b0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a2b      	ldr	r2, [pc, #172]	@ (8006550 <HAL_DMA_IRQHandler+0xc74>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d04a      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a29      	ldr	r2, [pc, #164]	@ (8006554 <HAL_DMA_IRQHandler+0xc78>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d045      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a28      	ldr	r2, [pc, #160]	@ (8006558 <HAL_DMA_IRQHandler+0xc7c>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d040      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a26      	ldr	r2, [pc, #152]	@ (800655c <HAL_DMA_IRQHandler+0xc80>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d03b      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a25      	ldr	r2, [pc, #148]	@ (8006560 <HAL_DMA_IRQHandler+0xc84>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d036      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a23      	ldr	r2, [pc, #140]	@ (8006564 <HAL_DMA_IRQHandler+0xc88>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d031      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a22      	ldr	r2, [pc, #136]	@ (8006568 <HAL_DMA_IRQHandler+0xc8c>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d02c      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a20      	ldr	r2, [pc, #128]	@ (800656c <HAL_DMA_IRQHandler+0xc90>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d027      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a1f      	ldr	r2, [pc, #124]	@ (8006570 <HAL_DMA_IRQHandler+0xc94>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d022      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a1d      	ldr	r2, [pc, #116]	@ (8006574 <HAL_DMA_IRQHandler+0xc98>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d01d      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a1c      	ldr	r2, [pc, #112]	@ (8006578 <HAL_DMA_IRQHandler+0xc9c>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d018      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a1a      	ldr	r2, [pc, #104]	@ (800657c <HAL_DMA_IRQHandler+0xca0>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d013      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a19      	ldr	r2, [pc, #100]	@ (8006580 <HAL_DMA_IRQHandler+0xca4>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d00e      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a17      	ldr	r2, [pc, #92]	@ (8006584 <HAL_DMA_IRQHandler+0xca8>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d009      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a16      	ldr	r2, [pc, #88]	@ (8006588 <HAL_DMA_IRQHandler+0xcac>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d004      	beq.n	800653e <HAL_DMA_IRQHandler+0xc62>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a14      	ldr	r2, [pc, #80]	@ (800658c <HAL_DMA_IRQHandler+0xcb0>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d128      	bne.n	8006590 <HAL_DMA_IRQHandler+0xcb4>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0214 	bic.w	r2, r2, #20
 800654c:	601a      	str	r2, [r3, #0]
 800654e:	e027      	b.n	80065a0 <HAL_DMA_IRQHandler+0xcc4>
 8006550:	40020010 	.word	0x40020010
 8006554:	40020028 	.word	0x40020028
 8006558:	40020040 	.word	0x40020040
 800655c:	40020058 	.word	0x40020058
 8006560:	40020070 	.word	0x40020070
 8006564:	40020088 	.word	0x40020088
 8006568:	400200a0 	.word	0x400200a0
 800656c:	400200b8 	.word	0x400200b8
 8006570:	40020410 	.word	0x40020410
 8006574:	40020428 	.word	0x40020428
 8006578:	40020440 	.word	0x40020440
 800657c:	40020458 	.word	0x40020458
 8006580:	40020470 	.word	0x40020470
 8006584:	40020488 	.word	0x40020488
 8006588:	400204a0 	.word	0x400204a0
 800658c:	400204b8 	.word	0x400204b8
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 020a 	bic.w	r2, r2, #10
 800659e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f000 8097 	beq.w	80066e8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80065c2:	e091      	b.n	80066e8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065c8:	f003 031f 	and.w	r3, r3, #31
 80065cc:	2208      	movs	r2, #8
 80065ce:	409a      	lsls	r2, r3
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	4013      	ands	r3, r2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 8088 	beq.w	80066ea <HAL_DMA_IRQHandler+0xe0e>
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	f003 0308 	and.w	r3, r3, #8
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	f000 8082 	beq.w	80066ea <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a41      	ldr	r2, [pc, #260]	@ (80066f0 <HAL_DMA_IRQHandler+0xe14>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d04a      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a3f      	ldr	r2, [pc, #252]	@ (80066f4 <HAL_DMA_IRQHandler+0xe18>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d045      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a3e      	ldr	r2, [pc, #248]	@ (80066f8 <HAL_DMA_IRQHandler+0xe1c>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d040      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a3c      	ldr	r2, [pc, #240]	@ (80066fc <HAL_DMA_IRQHandler+0xe20>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d03b      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a3b      	ldr	r2, [pc, #236]	@ (8006700 <HAL_DMA_IRQHandler+0xe24>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d036      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a39      	ldr	r2, [pc, #228]	@ (8006704 <HAL_DMA_IRQHandler+0xe28>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d031      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a38      	ldr	r2, [pc, #224]	@ (8006708 <HAL_DMA_IRQHandler+0xe2c>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d02c      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a36      	ldr	r2, [pc, #216]	@ (800670c <HAL_DMA_IRQHandler+0xe30>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d027      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a35      	ldr	r2, [pc, #212]	@ (8006710 <HAL_DMA_IRQHandler+0xe34>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d022      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a33      	ldr	r2, [pc, #204]	@ (8006714 <HAL_DMA_IRQHandler+0xe38>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d01d      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a32      	ldr	r2, [pc, #200]	@ (8006718 <HAL_DMA_IRQHandler+0xe3c>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d018      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a30      	ldr	r2, [pc, #192]	@ (800671c <HAL_DMA_IRQHandler+0xe40>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d013      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a2f      	ldr	r2, [pc, #188]	@ (8006720 <HAL_DMA_IRQHandler+0xe44>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d00e      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a2d      	ldr	r2, [pc, #180]	@ (8006724 <HAL_DMA_IRQHandler+0xe48>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d009      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a2c      	ldr	r2, [pc, #176]	@ (8006728 <HAL_DMA_IRQHandler+0xe4c>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d004      	beq.n	8006686 <HAL_DMA_IRQHandler+0xdaa>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a2a      	ldr	r2, [pc, #168]	@ (800672c <HAL_DMA_IRQHandler+0xe50>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d108      	bne.n	8006698 <HAL_DMA_IRQHandler+0xdbc>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 021c 	bic.w	r2, r2, #28
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	e007      	b.n	80066a8 <HAL_DMA_IRQHandler+0xdcc>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f022 020e 	bic.w	r2, r2, #14
 80066a6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ac:	f003 031f 	and.w	r3, r3, #31
 80066b0:	2201      	movs	r2, #1
 80066b2:	409a      	lsls	r2, r3
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d009      	beq.n	80066ea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	4798      	blx	r3
 80066de:	e004      	b.n	80066ea <HAL_DMA_IRQHandler+0xe0e>
          return;
 80066e0:	bf00      	nop
 80066e2:	e002      	b.n	80066ea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80066e4:	bf00      	nop
 80066e6:	e000      	b.n	80066ea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80066e8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80066ea:	3728      	adds	r7, #40	@ 0x28
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	40020010 	.word	0x40020010
 80066f4:	40020028 	.word	0x40020028
 80066f8:	40020040 	.word	0x40020040
 80066fc:	40020058 	.word	0x40020058
 8006700:	40020070 	.word	0x40020070
 8006704:	40020088 	.word	0x40020088
 8006708:	400200a0 	.word	0x400200a0
 800670c:	400200b8 	.word	0x400200b8
 8006710:	40020410 	.word	0x40020410
 8006714:	40020428 	.word	0x40020428
 8006718:	40020440 	.word	0x40020440
 800671c:	40020458 	.word	0x40020458
 8006720:	40020470 	.word	0x40020470
 8006724:	40020488 	.word	0x40020488
 8006728:	400204a0 	.word	0x400204a0
 800672c:	400204b8 	.word	0x400204b8

08006730 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800673e:	b2db      	uxtb	r3, r3
}
 8006740:	4618      	mov	r0, r3
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006758:	4618      	mov	r0, r3
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006764:	b480      	push	{r7}
 8006766:	b087      	sub	sp, #28
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	607a      	str	r2, [r7, #4]
 8006770:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006776:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800677c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a7f      	ldr	r2, [pc, #508]	@ (8006980 <DMA_SetConfig+0x21c>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d072      	beq.n	800686e <DMA_SetConfig+0x10a>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a7d      	ldr	r2, [pc, #500]	@ (8006984 <DMA_SetConfig+0x220>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d06d      	beq.n	800686e <DMA_SetConfig+0x10a>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a7c      	ldr	r2, [pc, #496]	@ (8006988 <DMA_SetConfig+0x224>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d068      	beq.n	800686e <DMA_SetConfig+0x10a>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a7a      	ldr	r2, [pc, #488]	@ (800698c <DMA_SetConfig+0x228>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d063      	beq.n	800686e <DMA_SetConfig+0x10a>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a79      	ldr	r2, [pc, #484]	@ (8006990 <DMA_SetConfig+0x22c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d05e      	beq.n	800686e <DMA_SetConfig+0x10a>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a77      	ldr	r2, [pc, #476]	@ (8006994 <DMA_SetConfig+0x230>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d059      	beq.n	800686e <DMA_SetConfig+0x10a>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a76      	ldr	r2, [pc, #472]	@ (8006998 <DMA_SetConfig+0x234>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d054      	beq.n	800686e <DMA_SetConfig+0x10a>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a74      	ldr	r2, [pc, #464]	@ (800699c <DMA_SetConfig+0x238>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d04f      	beq.n	800686e <DMA_SetConfig+0x10a>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a73      	ldr	r2, [pc, #460]	@ (80069a0 <DMA_SetConfig+0x23c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d04a      	beq.n	800686e <DMA_SetConfig+0x10a>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a71      	ldr	r2, [pc, #452]	@ (80069a4 <DMA_SetConfig+0x240>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d045      	beq.n	800686e <DMA_SetConfig+0x10a>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a70      	ldr	r2, [pc, #448]	@ (80069a8 <DMA_SetConfig+0x244>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d040      	beq.n	800686e <DMA_SetConfig+0x10a>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a6e      	ldr	r2, [pc, #440]	@ (80069ac <DMA_SetConfig+0x248>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d03b      	beq.n	800686e <DMA_SetConfig+0x10a>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a6d      	ldr	r2, [pc, #436]	@ (80069b0 <DMA_SetConfig+0x24c>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d036      	beq.n	800686e <DMA_SetConfig+0x10a>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a6b      	ldr	r2, [pc, #428]	@ (80069b4 <DMA_SetConfig+0x250>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d031      	beq.n	800686e <DMA_SetConfig+0x10a>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a6a      	ldr	r2, [pc, #424]	@ (80069b8 <DMA_SetConfig+0x254>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d02c      	beq.n	800686e <DMA_SetConfig+0x10a>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a68      	ldr	r2, [pc, #416]	@ (80069bc <DMA_SetConfig+0x258>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d027      	beq.n	800686e <DMA_SetConfig+0x10a>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a67      	ldr	r2, [pc, #412]	@ (80069c0 <DMA_SetConfig+0x25c>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d022      	beq.n	800686e <DMA_SetConfig+0x10a>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a65      	ldr	r2, [pc, #404]	@ (80069c4 <DMA_SetConfig+0x260>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d01d      	beq.n	800686e <DMA_SetConfig+0x10a>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a64      	ldr	r2, [pc, #400]	@ (80069c8 <DMA_SetConfig+0x264>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d018      	beq.n	800686e <DMA_SetConfig+0x10a>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a62      	ldr	r2, [pc, #392]	@ (80069cc <DMA_SetConfig+0x268>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d013      	beq.n	800686e <DMA_SetConfig+0x10a>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a61      	ldr	r2, [pc, #388]	@ (80069d0 <DMA_SetConfig+0x26c>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d00e      	beq.n	800686e <DMA_SetConfig+0x10a>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a5f      	ldr	r2, [pc, #380]	@ (80069d4 <DMA_SetConfig+0x270>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d009      	beq.n	800686e <DMA_SetConfig+0x10a>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a5e      	ldr	r2, [pc, #376]	@ (80069d8 <DMA_SetConfig+0x274>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d004      	beq.n	800686e <DMA_SetConfig+0x10a>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a5c      	ldr	r2, [pc, #368]	@ (80069dc <DMA_SetConfig+0x278>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d101      	bne.n	8006872 <DMA_SetConfig+0x10e>
 800686e:	2301      	movs	r3, #1
 8006870:	e000      	b.n	8006874 <DMA_SetConfig+0x110>
 8006872:	2300      	movs	r3, #0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00d      	beq.n	8006894 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006880:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006886:	2b00      	cmp	r3, #0
 8006888:	d004      	beq.n	8006894 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006892:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a39      	ldr	r2, [pc, #228]	@ (8006980 <DMA_SetConfig+0x21c>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d04a      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a38      	ldr	r2, [pc, #224]	@ (8006984 <DMA_SetConfig+0x220>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d045      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a36      	ldr	r2, [pc, #216]	@ (8006988 <DMA_SetConfig+0x224>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d040      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a35      	ldr	r2, [pc, #212]	@ (800698c <DMA_SetConfig+0x228>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d03b      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a33      	ldr	r2, [pc, #204]	@ (8006990 <DMA_SetConfig+0x22c>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d036      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a32      	ldr	r2, [pc, #200]	@ (8006994 <DMA_SetConfig+0x230>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d031      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a30      	ldr	r2, [pc, #192]	@ (8006998 <DMA_SetConfig+0x234>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d02c      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a2f      	ldr	r2, [pc, #188]	@ (800699c <DMA_SetConfig+0x238>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d027      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a2d      	ldr	r2, [pc, #180]	@ (80069a0 <DMA_SetConfig+0x23c>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d022      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a2c      	ldr	r2, [pc, #176]	@ (80069a4 <DMA_SetConfig+0x240>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d01d      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a2a      	ldr	r2, [pc, #168]	@ (80069a8 <DMA_SetConfig+0x244>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d018      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a29      	ldr	r2, [pc, #164]	@ (80069ac <DMA_SetConfig+0x248>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d013      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a27      	ldr	r2, [pc, #156]	@ (80069b0 <DMA_SetConfig+0x24c>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00e      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a26      	ldr	r2, [pc, #152]	@ (80069b4 <DMA_SetConfig+0x250>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d009      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a24      	ldr	r2, [pc, #144]	@ (80069b8 <DMA_SetConfig+0x254>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d004      	beq.n	8006934 <DMA_SetConfig+0x1d0>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a23      	ldr	r2, [pc, #140]	@ (80069bc <DMA_SetConfig+0x258>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d101      	bne.n	8006938 <DMA_SetConfig+0x1d4>
 8006934:	2301      	movs	r3, #1
 8006936:	e000      	b.n	800693a <DMA_SetConfig+0x1d6>
 8006938:	2300      	movs	r3, #0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d059      	beq.n	80069f2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006942:	f003 031f 	and.w	r3, r3, #31
 8006946:	223f      	movs	r2, #63	@ 0x3f
 8006948:	409a      	lsls	r2, r3
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800695c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	683a      	ldr	r2, [r7, #0]
 8006964:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	2b40      	cmp	r3, #64	@ 0x40
 800696c:	d138      	bne.n	80069e0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68ba      	ldr	r2, [r7, #8]
 800697c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800697e:	e086      	b.n	8006a8e <DMA_SetConfig+0x32a>
 8006980:	40020010 	.word	0x40020010
 8006984:	40020028 	.word	0x40020028
 8006988:	40020040 	.word	0x40020040
 800698c:	40020058 	.word	0x40020058
 8006990:	40020070 	.word	0x40020070
 8006994:	40020088 	.word	0x40020088
 8006998:	400200a0 	.word	0x400200a0
 800699c:	400200b8 	.word	0x400200b8
 80069a0:	40020410 	.word	0x40020410
 80069a4:	40020428 	.word	0x40020428
 80069a8:	40020440 	.word	0x40020440
 80069ac:	40020458 	.word	0x40020458
 80069b0:	40020470 	.word	0x40020470
 80069b4:	40020488 	.word	0x40020488
 80069b8:	400204a0 	.word	0x400204a0
 80069bc:	400204b8 	.word	0x400204b8
 80069c0:	58025408 	.word	0x58025408
 80069c4:	5802541c 	.word	0x5802541c
 80069c8:	58025430 	.word	0x58025430
 80069cc:	58025444 	.word	0x58025444
 80069d0:	58025458 	.word	0x58025458
 80069d4:	5802546c 	.word	0x5802546c
 80069d8:	58025480 	.word	0x58025480
 80069dc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	60da      	str	r2, [r3, #12]
}
 80069f0:	e04d      	b.n	8006a8e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a29      	ldr	r2, [pc, #164]	@ (8006a9c <DMA_SetConfig+0x338>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d022      	beq.n	8006a42 <DMA_SetConfig+0x2de>
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a27      	ldr	r2, [pc, #156]	@ (8006aa0 <DMA_SetConfig+0x33c>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d01d      	beq.n	8006a42 <DMA_SetConfig+0x2de>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a26      	ldr	r2, [pc, #152]	@ (8006aa4 <DMA_SetConfig+0x340>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d018      	beq.n	8006a42 <DMA_SetConfig+0x2de>
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a24      	ldr	r2, [pc, #144]	@ (8006aa8 <DMA_SetConfig+0x344>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d013      	beq.n	8006a42 <DMA_SetConfig+0x2de>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a23      	ldr	r2, [pc, #140]	@ (8006aac <DMA_SetConfig+0x348>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d00e      	beq.n	8006a42 <DMA_SetConfig+0x2de>
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a21      	ldr	r2, [pc, #132]	@ (8006ab0 <DMA_SetConfig+0x34c>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d009      	beq.n	8006a42 <DMA_SetConfig+0x2de>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a20      	ldr	r2, [pc, #128]	@ (8006ab4 <DMA_SetConfig+0x350>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d004      	beq.n	8006a42 <DMA_SetConfig+0x2de>
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8006ab8 <DMA_SetConfig+0x354>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d101      	bne.n	8006a46 <DMA_SetConfig+0x2e2>
 8006a42:	2301      	movs	r3, #1
 8006a44:	e000      	b.n	8006a48 <DMA_SetConfig+0x2e4>
 8006a46:	2300      	movs	r3, #0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d020      	beq.n	8006a8e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a50:	f003 031f 	and.w	r3, r3, #31
 8006a54:	2201      	movs	r2, #1
 8006a56:	409a      	lsls	r2, r3
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	683a      	ldr	r2, [r7, #0]
 8006a62:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	2b40      	cmp	r3, #64	@ 0x40
 8006a6a:	d108      	bne.n	8006a7e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	68ba      	ldr	r2, [r7, #8]
 8006a7a:	60da      	str	r2, [r3, #12]
}
 8006a7c:	e007      	b.n	8006a8e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	68ba      	ldr	r2, [r7, #8]
 8006a84:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	60da      	str	r2, [r3, #12]
}
 8006a8e:	bf00      	nop
 8006a90:	371c      	adds	r7, #28
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr
 8006a9a:	bf00      	nop
 8006a9c:	58025408 	.word	0x58025408
 8006aa0:	5802541c 	.word	0x5802541c
 8006aa4:	58025430 	.word	0x58025430
 8006aa8:	58025444 	.word	0x58025444
 8006aac:	58025458 	.word	0x58025458
 8006ab0:	5802546c 	.word	0x5802546c
 8006ab4:	58025480 	.word	0x58025480
 8006ab8:	58025494 	.word	0x58025494

08006abc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b085      	sub	sp, #20
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a42      	ldr	r2, [pc, #264]	@ (8006bd4 <DMA_CalcBaseAndBitshift+0x118>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d04a      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a41      	ldr	r2, [pc, #260]	@ (8006bd8 <DMA_CalcBaseAndBitshift+0x11c>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d045      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a3f      	ldr	r2, [pc, #252]	@ (8006bdc <DMA_CalcBaseAndBitshift+0x120>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d040      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a3e      	ldr	r2, [pc, #248]	@ (8006be0 <DMA_CalcBaseAndBitshift+0x124>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d03b      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a3c      	ldr	r2, [pc, #240]	@ (8006be4 <DMA_CalcBaseAndBitshift+0x128>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d036      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a3b      	ldr	r2, [pc, #236]	@ (8006be8 <DMA_CalcBaseAndBitshift+0x12c>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d031      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a39      	ldr	r2, [pc, #228]	@ (8006bec <DMA_CalcBaseAndBitshift+0x130>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d02c      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a38      	ldr	r2, [pc, #224]	@ (8006bf0 <DMA_CalcBaseAndBitshift+0x134>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d027      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a36      	ldr	r2, [pc, #216]	@ (8006bf4 <DMA_CalcBaseAndBitshift+0x138>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d022      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a35      	ldr	r2, [pc, #212]	@ (8006bf8 <DMA_CalcBaseAndBitshift+0x13c>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d01d      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a33      	ldr	r2, [pc, #204]	@ (8006bfc <DMA_CalcBaseAndBitshift+0x140>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d018      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a32      	ldr	r2, [pc, #200]	@ (8006c00 <DMA_CalcBaseAndBitshift+0x144>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d013      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a30      	ldr	r2, [pc, #192]	@ (8006c04 <DMA_CalcBaseAndBitshift+0x148>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d00e      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a2f      	ldr	r2, [pc, #188]	@ (8006c08 <DMA_CalcBaseAndBitshift+0x14c>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d009      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a2d      	ldr	r2, [pc, #180]	@ (8006c0c <DMA_CalcBaseAndBitshift+0x150>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d004      	beq.n	8006b64 <DMA_CalcBaseAndBitshift+0xa8>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a2c      	ldr	r2, [pc, #176]	@ (8006c10 <DMA_CalcBaseAndBitshift+0x154>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d101      	bne.n	8006b68 <DMA_CalcBaseAndBitshift+0xac>
 8006b64:	2301      	movs	r3, #1
 8006b66:	e000      	b.n	8006b6a <DMA_CalcBaseAndBitshift+0xae>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d024      	beq.n	8006bb8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	3b10      	subs	r3, #16
 8006b76:	4a27      	ldr	r2, [pc, #156]	@ (8006c14 <DMA_CalcBaseAndBitshift+0x158>)
 8006b78:	fba2 2303 	umull	r2, r3, r2, r3
 8006b7c:	091b      	lsrs	r3, r3, #4
 8006b7e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f003 0307 	and.w	r3, r3, #7
 8006b86:	4a24      	ldr	r2, [pc, #144]	@ (8006c18 <DMA_CalcBaseAndBitshift+0x15c>)
 8006b88:	5cd3      	ldrb	r3, [r2, r3]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2b03      	cmp	r3, #3
 8006b94:	d908      	bls.n	8006ba8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	4b1f      	ldr	r3, [pc, #124]	@ (8006c1c <DMA_CalcBaseAndBitshift+0x160>)
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	1d1a      	adds	r2, r3, #4
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	659a      	str	r2, [r3, #88]	@ 0x58
 8006ba6:	e00d      	b.n	8006bc4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	461a      	mov	r2, r3
 8006bae:	4b1b      	ldr	r3, [pc, #108]	@ (8006c1c <DMA_CalcBaseAndBitshift+0x160>)
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006bb6:	e005      	b.n	8006bc4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3714      	adds	r7, #20
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr
 8006bd4:	40020010 	.word	0x40020010
 8006bd8:	40020028 	.word	0x40020028
 8006bdc:	40020040 	.word	0x40020040
 8006be0:	40020058 	.word	0x40020058
 8006be4:	40020070 	.word	0x40020070
 8006be8:	40020088 	.word	0x40020088
 8006bec:	400200a0 	.word	0x400200a0
 8006bf0:	400200b8 	.word	0x400200b8
 8006bf4:	40020410 	.word	0x40020410
 8006bf8:	40020428 	.word	0x40020428
 8006bfc:	40020440 	.word	0x40020440
 8006c00:	40020458 	.word	0x40020458
 8006c04:	40020470 	.word	0x40020470
 8006c08:	40020488 	.word	0x40020488
 8006c0c:	400204a0 	.word	0x400204a0
 8006c10:	400204b8 	.word	0x400204b8
 8006c14:	aaaaaaab 	.word	0xaaaaaaab
 8006c18:	08015ae8 	.word	0x08015ae8
 8006c1c:	fffffc00 	.word	0xfffffc00

08006c20 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d120      	bne.n	8006c76 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c38:	2b03      	cmp	r3, #3
 8006c3a:	d858      	bhi.n	8006cee <DMA_CheckFifoParam+0xce>
 8006c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c44 <DMA_CheckFifoParam+0x24>)
 8006c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c42:	bf00      	nop
 8006c44:	08006c55 	.word	0x08006c55
 8006c48:	08006c67 	.word	0x08006c67
 8006c4c:	08006c55 	.word	0x08006c55
 8006c50:	08006cef 	.word	0x08006cef
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d048      	beq.n	8006cf2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006c64:	e045      	b.n	8006cf2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c6a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006c6e:	d142      	bne.n	8006cf6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006c74:	e03f      	b.n	8006cf6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	699b      	ldr	r3, [r3, #24]
 8006c7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c7e:	d123      	bne.n	8006cc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c84:	2b03      	cmp	r3, #3
 8006c86:	d838      	bhi.n	8006cfa <DMA_CheckFifoParam+0xda>
 8006c88:	a201      	add	r2, pc, #4	@ (adr r2, 8006c90 <DMA_CheckFifoParam+0x70>)
 8006c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8e:	bf00      	nop
 8006c90:	08006ca1 	.word	0x08006ca1
 8006c94:	08006ca7 	.word	0x08006ca7
 8006c98:	08006ca1 	.word	0x08006ca1
 8006c9c:	08006cb9 	.word	0x08006cb9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	73fb      	strb	r3, [r7, #15]
        break;
 8006ca4:	e030      	b.n	8006d08 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006caa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d025      	beq.n	8006cfe <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006cb6:	e022      	b.n	8006cfe <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cbc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006cc0:	d11f      	bne.n	8006d02 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006cc6:	e01c      	b.n	8006d02 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ccc:	2b02      	cmp	r3, #2
 8006cce:	d902      	bls.n	8006cd6 <DMA_CheckFifoParam+0xb6>
 8006cd0:	2b03      	cmp	r3, #3
 8006cd2:	d003      	beq.n	8006cdc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006cd4:	e018      	b.n	8006d08 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	73fb      	strb	r3, [r7, #15]
        break;
 8006cda:	e015      	b.n	8006d08 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d00e      	beq.n	8006d06 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	73fb      	strb	r3, [r7, #15]
    break;
 8006cec:	e00b      	b.n	8006d06 <DMA_CheckFifoParam+0xe6>
        break;
 8006cee:	bf00      	nop
 8006cf0:	e00a      	b.n	8006d08 <DMA_CheckFifoParam+0xe8>
        break;
 8006cf2:	bf00      	nop
 8006cf4:	e008      	b.n	8006d08 <DMA_CheckFifoParam+0xe8>
        break;
 8006cf6:	bf00      	nop
 8006cf8:	e006      	b.n	8006d08 <DMA_CheckFifoParam+0xe8>
        break;
 8006cfa:	bf00      	nop
 8006cfc:	e004      	b.n	8006d08 <DMA_CheckFifoParam+0xe8>
        break;
 8006cfe:	bf00      	nop
 8006d00:	e002      	b.n	8006d08 <DMA_CheckFifoParam+0xe8>
        break;
 8006d02:	bf00      	nop
 8006d04:	e000      	b.n	8006d08 <DMA_CheckFifoParam+0xe8>
    break;
 8006d06:	bf00      	nop
    }
  }

  return status;
 8006d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop

08006d18 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a38      	ldr	r2, [pc, #224]	@ (8006e0c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d022      	beq.n	8006d76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a36      	ldr	r2, [pc, #216]	@ (8006e10 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d01d      	beq.n	8006d76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a35      	ldr	r2, [pc, #212]	@ (8006e14 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d018      	beq.n	8006d76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a33      	ldr	r2, [pc, #204]	@ (8006e18 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d013      	beq.n	8006d76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a32      	ldr	r2, [pc, #200]	@ (8006e1c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d00e      	beq.n	8006d76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a30      	ldr	r2, [pc, #192]	@ (8006e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d009      	beq.n	8006d76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a2f      	ldr	r2, [pc, #188]	@ (8006e24 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d004      	beq.n	8006d76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a2d      	ldr	r2, [pc, #180]	@ (8006e28 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d101      	bne.n	8006d7a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006d76:	2301      	movs	r3, #1
 8006d78:	e000      	b.n	8006d7c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d01a      	beq.n	8006db6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	3b08      	subs	r3, #8
 8006d88:	4a28      	ldr	r2, [pc, #160]	@ (8006e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d8e:	091b      	lsrs	r3, r3, #4
 8006d90:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	4b26      	ldr	r3, [pc, #152]	@ (8006e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006d96:	4413      	add	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a24      	ldr	r2, [pc, #144]	@ (8006e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006da4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f003 031f 	and.w	r3, r3, #31
 8006dac:	2201      	movs	r2, #1
 8006dae:	409a      	lsls	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006db4:	e024      	b.n	8006e00 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	3b10      	subs	r3, #16
 8006dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8006e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc4:	091b      	lsrs	r3, r3, #4
 8006dc6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	4a1c      	ldr	r2, [pc, #112]	@ (8006e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d806      	bhi.n	8006dde <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	4a1b      	ldr	r2, [pc, #108]	@ (8006e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d902      	bls.n	8006dde <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	3308      	adds	r3, #8
 8006ddc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	4b18      	ldr	r3, [pc, #96]	@ (8006e44 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006de2:	4413      	add	r3, r2
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	461a      	mov	r2, r3
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4a16      	ldr	r2, [pc, #88]	@ (8006e48 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006df0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f003 031f 	and.w	r3, r3, #31
 8006df8:	2201      	movs	r2, #1
 8006dfa:	409a      	lsls	r2, r3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006e00:	bf00      	nop
 8006e02:	3714      	adds	r7, #20
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr
 8006e0c:	58025408 	.word	0x58025408
 8006e10:	5802541c 	.word	0x5802541c
 8006e14:	58025430 	.word	0x58025430
 8006e18:	58025444 	.word	0x58025444
 8006e1c:	58025458 	.word	0x58025458
 8006e20:	5802546c 	.word	0x5802546c
 8006e24:	58025480 	.word	0x58025480
 8006e28:	58025494 	.word	0x58025494
 8006e2c:	cccccccd 	.word	0xcccccccd
 8006e30:	16009600 	.word	0x16009600
 8006e34:	58025880 	.word	0x58025880
 8006e38:	aaaaaaab 	.word	0xaaaaaaab
 8006e3c:	400204b8 	.word	0x400204b8
 8006e40:	4002040f 	.word	0x4002040f
 8006e44:	10008200 	.word	0x10008200
 8006e48:	40020880 	.word	0x40020880

08006e4c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b085      	sub	sp, #20
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d04a      	beq.n	8006ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2b08      	cmp	r3, #8
 8006e66:	d847      	bhi.n	8006ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a25      	ldr	r2, [pc, #148]	@ (8006f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d022      	beq.n	8006eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a24      	ldr	r2, [pc, #144]	@ (8006f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d01d      	beq.n	8006eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a22      	ldr	r2, [pc, #136]	@ (8006f0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d018      	beq.n	8006eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a21      	ldr	r2, [pc, #132]	@ (8006f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d013      	beq.n	8006eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a1f      	ldr	r2, [pc, #124]	@ (8006f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d00e      	beq.n	8006eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a1e      	ldr	r2, [pc, #120]	@ (8006f18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d009      	beq.n	8006eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a1c      	ldr	r2, [pc, #112]	@ (8006f1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d004      	beq.n	8006eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a1b      	ldr	r2, [pc, #108]	@ (8006f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d101      	bne.n	8006ebc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e000      	b.n	8006ebe <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00a      	beq.n	8006ed8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	4b17      	ldr	r3, [pc, #92]	@ (8006f24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006ec6:	4413      	add	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	461a      	mov	r2, r3
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	4a15      	ldr	r2, [pc, #84]	@ (8006f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006ed4:	671a      	str	r2, [r3, #112]	@ 0x70
 8006ed6:	e009      	b.n	8006eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	4b14      	ldr	r3, [pc, #80]	@ (8006f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006edc:	4413      	add	r3, r2
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a11      	ldr	r2, [pc, #68]	@ (8006f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006eea:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	409a      	lsls	r2, r3
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006ef8:	bf00      	nop
 8006efa:	3714      	adds	r7, #20
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr
 8006f04:	58025408 	.word	0x58025408
 8006f08:	5802541c 	.word	0x5802541c
 8006f0c:	58025430 	.word	0x58025430
 8006f10:	58025444 	.word	0x58025444
 8006f14:	58025458 	.word	0x58025458
 8006f18:	5802546c 	.word	0x5802546c
 8006f1c:	58025480 	.word	0x58025480
 8006f20:	58025494 	.word	0x58025494
 8006f24:	1600963f 	.word	0x1600963f
 8006f28:	58025940 	.word	0x58025940
 8006f2c:	1000823f 	.word	0x1000823f
 8006f30:	40020940 	.word	0x40020940

08006f34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b089      	sub	sp, #36	@ 0x24
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006f42:	4b89      	ldr	r3, [pc, #548]	@ (8007168 <HAL_GPIO_Init+0x234>)
 8006f44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006f46:	e194      	b.n	8007272 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	2101      	movs	r1, #1
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	fa01 f303 	lsl.w	r3, r1, r3
 8006f54:	4013      	ands	r3, r2
 8006f56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f000 8186 	beq.w	800726c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	f003 0303 	and.w	r3, r3, #3
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d005      	beq.n	8006f78 <HAL_GPIO_Init+0x44>
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f003 0303 	and.w	r3, r3, #3
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d130      	bne.n	8006fda <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	005b      	lsls	r3, r3, #1
 8006f82:	2203      	movs	r2, #3
 8006f84:	fa02 f303 	lsl.w	r3, r2, r3
 8006f88:	43db      	mvns	r3, r3
 8006f8a:	69ba      	ldr	r2, [r7, #24]
 8006f8c:	4013      	ands	r3, r2
 8006f8e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	68da      	ldr	r2, [r3, #12]
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	005b      	lsls	r3, r3, #1
 8006f98:	fa02 f303 	lsl.w	r3, r2, r3
 8006f9c:	69ba      	ldr	r2, [r7, #24]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	69ba      	ldr	r2, [r7, #24]
 8006fa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006fae:	2201      	movs	r2, #1
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fb6:	43db      	mvns	r3, r3
 8006fb8:	69ba      	ldr	r2, [r7, #24]
 8006fba:	4013      	ands	r3, r2
 8006fbc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	091b      	lsrs	r3, r3, #4
 8006fc4:	f003 0201 	and.w	r2, r3, #1
 8006fc8:	69fb      	ldr	r3, [r7, #28]
 8006fca:	fa02 f303 	lsl.w	r3, r2, r3
 8006fce:	69ba      	ldr	r2, [r7, #24]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	69ba      	ldr	r2, [r7, #24]
 8006fd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	f003 0303 	and.w	r3, r3, #3
 8006fe2:	2b03      	cmp	r3, #3
 8006fe4:	d017      	beq.n	8007016 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006fec:	69fb      	ldr	r3, [r7, #28]
 8006fee:	005b      	lsls	r3, r3, #1
 8006ff0:	2203      	movs	r2, #3
 8006ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff6:	43db      	mvns	r3, r3
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	689a      	ldr	r2, [r3, #8]
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	005b      	lsls	r3, r3, #1
 8007006:	fa02 f303 	lsl.w	r3, r2, r3
 800700a:	69ba      	ldr	r2, [r7, #24]
 800700c:	4313      	orrs	r3, r2
 800700e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	69ba      	ldr	r2, [r7, #24]
 8007014:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f003 0303 	and.w	r3, r3, #3
 800701e:	2b02      	cmp	r3, #2
 8007020:	d123      	bne.n	800706a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	08da      	lsrs	r2, r3, #3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	3208      	adds	r2, #8
 800702a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800702e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007030:	69fb      	ldr	r3, [r7, #28]
 8007032:	f003 0307 	and.w	r3, r3, #7
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	220f      	movs	r2, #15
 800703a:	fa02 f303 	lsl.w	r3, r2, r3
 800703e:	43db      	mvns	r3, r3
 8007040:	69ba      	ldr	r2, [r7, #24]
 8007042:	4013      	ands	r3, r2
 8007044:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	691a      	ldr	r2, [r3, #16]
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	f003 0307 	and.w	r3, r3, #7
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	fa02 f303 	lsl.w	r3, r2, r3
 8007056:	69ba      	ldr	r2, [r7, #24]
 8007058:	4313      	orrs	r3, r2
 800705a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	08da      	lsrs	r2, r3, #3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	3208      	adds	r2, #8
 8007064:	69b9      	ldr	r1, [r7, #24]
 8007066:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	005b      	lsls	r3, r3, #1
 8007074:	2203      	movs	r2, #3
 8007076:	fa02 f303 	lsl.w	r3, r2, r3
 800707a:	43db      	mvns	r3, r3
 800707c:	69ba      	ldr	r2, [r7, #24]
 800707e:	4013      	ands	r3, r2
 8007080:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	f003 0203 	and.w	r2, r3, #3
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	005b      	lsls	r3, r3, #1
 800708e:	fa02 f303 	lsl.w	r3, r2, r3
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	4313      	orrs	r3, r2
 8007096:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f000 80e0 	beq.w	800726c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070ac:	4b2f      	ldr	r3, [pc, #188]	@ (800716c <HAL_GPIO_Init+0x238>)
 80070ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80070b2:	4a2e      	ldr	r2, [pc, #184]	@ (800716c <HAL_GPIO_Init+0x238>)
 80070b4:	f043 0302 	orr.w	r3, r3, #2
 80070b8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80070bc:	4b2b      	ldr	r3, [pc, #172]	@ (800716c <HAL_GPIO_Init+0x238>)
 80070be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80070c2:	f003 0302 	and.w	r3, r3, #2
 80070c6:	60fb      	str	r3, [r7, #12]
 80070c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80070ca:	4a29      	ldr	r2, [pc, #164]	@ (8007170 <HAL_GPIO_Init+0x23c>)
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	089b      	lsrs	r3, r3, #2
 80070d0:	3302      	adds	r3, #2
 80070d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	f003 0303 	and.w	r3, r3, #3
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	220f      	movs	r2, #15
 80070e2:	fa02 f303 	lsl.w	r3, r2, r3
 80070e6:	43db      	mvns	r3, r3
 80070e8:	69ba      	ldr	r2, [r7, #24]
 80070ea:	4013      	ands	r3, r2
 80070ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4a20      	ldr	r2, [pc, #128]	@ (8007174 <HAL_GPIO_Init+0x240>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d052      	beq.n	800719c <HAL_GPIO_Init+0x268>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007178 <HAL_GPIO_Init+0x244>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d031      	beq.n	8007162 <HAL_GPIO_Init+0x22e>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4a1e      	ldr	r2, [pc, #120]	@ (800717c <HAL_GPIO_Init+0x248>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d02b      	beq.n	800715e <HAL_GPIO_Init+0x22a>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4a1d      	ldr	r2, [pc, #116]	@ (8007180 <HAL_GPIO_Init+0x24c>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d025      	beq.n	800715a <HAL_GPIO_Init+0x226>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a1c      	ldr	r2, [pc, #112]	@ (8007184 <HAL_GPIO_Init+0x250>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d01f      	beq.n	8007156 <HAL_GPIO_Init+0x222>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4a1b      	ldr	r2, [pc, #108]	@ (8007188 <HAL_GPIO_Init+0x254>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d019      	beq.n	8007152 <HAL_GPIO_Init+0x21e>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a1a      	ldr	r2, [pc, #104]	@ (800718c <HAL_GPIO_Init+0x258>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d013      	beq.n	800714e <HAL_GPIO_Init+0x21a>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a19      	ldr	r2, [pc, #100]	@ (8007190 <HAL_GPIO_Init+0x25c>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d00d      	beq.n	800714a <HAL_GPIO_Init+0x216>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	4a18      	ldr	r2, [pc, #96]	@ (8007194 <HAL_GPIO_Init+0x260>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d007      	beq.n	8007146 <HAL_GPIO_Init+0x212>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4a17      	ldr	r2, [pc, #92]	@ (8007198 <HAL_GPIO_Init+0x264>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d101      	bne.n	8007142 <HAL_GPIO_Init+0x20e>
 800713e:	2309      	movs	r3, #9
 8007140:	e02d      	b.n	800719e <HAL_GPIO_Init+0x26a>
 8007142:	230a      	movs	r3, #10
 8007144:	e02b      	b.n	800719e <HAL_GPIO_Init+0x26a>
 8007146:	2308      	movs	r3, #8
 8007148:	e029      	b.n	800719e <HAL_GPIO_Init+0x26a>
 800714a:	2307      	movs	r3, #7
 800714c:	e027      	b.n	800719e <HAL_GPIO_Init+0x26a>
 800714e:	2306      	movs	r3, #6
 8007150:	e025      	b.n	800719e <HAL_GPIO_Init+0x26a>
 8007152:	2305      	movs	r3, #5
 8007154:	e023      	b.n	800719e <HAL_GPIO_Init+0x26a>
 8007156:	2304      	movs	r3, #4
 8007158:	e021      	b.n	800719e <HAL_GPIO_Init+0x26a>
 800715a:	2303      	movs	r3, #3
 800715c:	e01f      	b.n	800719e <HAL_GPIO_Init+0x26a>
 800715e:	2302      	movs	r3, #2
 8007160:	e01d      	b.n	800719e <HAL_GPIO_Init+0x26a>
 8007162:	2301      	movs	r3, #1
 8007164:	e01b      	b.n	800719e <HAL_GPIO_Init+0x26a>
 8007166:	bf00      	nop
 8007168:	58000080 	.word	0x58000080
 800716c:	58024400 	.word	0x58024400
 8007170:	58000400 	.word	0x58000400
 8007174:	58020000 	.word	0x58020000
 8007178:	58020400 	.word	0x58020400
 800717c:	58020800 	.word	0x58020800
 8007180:	58020c00 	.word	0x58020c00
 8007184:	58021000 	.word	0x58021000
 8007188:	58021400 	.word	0x58021400
 800718c:	58021800 	.word	0x58021800
 8007190:	58021c00 	.word	0x58021c00
 8007194:	58022000 	.word	0x58022000
 8007198:	58022400 	.word	0x58022400
 800719c:	2300      	movs	r3, #0
 800719e:	69fa      	ldr	r2, [r7, #28]
 80071a0:	f002 0203 	and.w	r2, r2, #3
 80071a4:	0092      	lsls	r2, r2, #2
 80071a6:	4093      	lsls	r3, r2
 80071a8:	69ba      	ldr	r2, [r7, #24]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071ae:	4938      	ldr	r1, [pc, #224]	@ (8007290 <HAL_GPIO_Init+0x35c>)
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	089b      	lsrs	r3, r3, #2
 80071b4:	3302      	adds	r3, #2
 80071b6:	69ba      	ldr	r2, [r7, #24]
 80071b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80071bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	43db      	mvns	r3, r3
 80071c8:	69ba      	ldr	r2, [r7, #24]
 80071ca:	4013      	ands	r3, r2
 80071cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d003      	beq.n	80071e2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80071da:	69ba      	ldr	r2, [r7, #24]
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	4313      	orrs	r3, r2
 80071e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80071e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80071ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	43db      	mvns	r3, r3
 80071f6:	69ba      	ldr	r2, [r7, #24]
 80071f8:	4013      	ands	r3, r2
 80071fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007204:	2b00      	cmp	r3, #0
 8007206:	d003      	beq.n	8007210 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007208:	69ba      	ldr	r2, [r7, #24]
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	4313      	orrs	r3, r2
 800720e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007210:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	43db      	mvns	r3, r3
 8007222:	69ba      	ldr	r2, [r7, #24]
 8007224:	4013      	ands	r3, r2
 8007226:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d003      	beq.n	800723c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007234:	69ba      	ldr	r2, [r7, #24]
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	4313      	orrs	r3, r2
 800723a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	69ba      	ldr	r2, [r7, #24]
 8007240:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	43db      	mvns	r3, r3
 800724c:	69ba      	ldr	r2, [r7, #24]
 800724e:	4013      	ands	r3, r2
 8007250:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800725a:	2b00      	cmp	r3, #0
 800725c:	d003      	beq.n	8007266 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800725e:	69ba      	ldr	r2, [r7, #24]
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	4313      	orrs	r3, r2
 8007264:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	3301      	adds	r3, #1
 8007270:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	69fb      	ldr	r3, [r7, #28]
 8007278:	fa22 f303 	lsr.w	r3, r2, r3
 800727c:	2b00      	cmp	r3, #0
 800727e:	f47f ae63 	bne.w	8006f48 <HAL_GPIO_Init+0x14>
  }
}
 8007282:	bf00      	nop
 8007284:	bf00      	nop
 8007286:	3724      	adds	r7, #36	@ 0x24
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr
 8007290:	58000400 	.word	0x58000400

08007294 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007294:	b480      	push	{r7}
 8007296:	b085      	sub	sp, #20
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	460b      	mov	r3, r1
 800729e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	691a      	ldr	r2, [r3, #16]
 80072a4:	887b      	ldrh	r3, [r7, #2]
 80072a6:	4013      	ands	r3, r2
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d002      	beq.n	80072b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80072ac:	2301      	movs	r3, #1
 80072ae:	73fb      	strb	r3, [r7, #15]
 80072b0:	e001      	b.n	80072b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80072b2:	2300      	movs	r3, #0
 80072b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80072b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3714      	adds	r7, #20
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	460b      	mov	r3, r1
 80072ce:	807b      	strh	r3, [r7, #2]
 80072d0:	4613      	mov	r3, r2
 80072d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80072d4:	787b      	ldrb	r3, [r7, #1]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d003      	beq.n	80072e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80072da:	887a      	ldrh	r2, [r7, #2]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80072e0:	e003      	b.n	80072ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80072e2:	887b      	ldrh	r3, [r7, #2]
 80072e4:	041a      	lsls	r2, r3, #16
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	619a      	str	r2, [r3, #24]
}
 80072ea:	bf00      	nop
 80072ec:	370c      	adds	r7, #12
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr
	...

080072f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d101      	bne.n	800730a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e08b      	b.n	8007422 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007310:	b2db      	uxtb	r3, r3
 8007312:	2b00      	cmp	r3, #0
 8007314:	d106      	bne.n	8007324 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f7fa f9e4 	bl	80016ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2224      	movs	r2, #36	@ 0x24
 8007328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f022 0201 	bic.w	r2, r2, #1
 800733a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	685a      	ldr	r2, [r3, #4]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007348:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	689a      	ldr	r2, [r3, #8]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007358:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	2b01      	cmp	r3, #1
 8007360:	d107      	bne.n	8007372 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	689a      	ldr	r2, [r3, #8]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800736e:	609a      	str	r2, [r3, #8]
 8007370:	e006      	b.n	8007380 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	689a      	ldr	r2, [r3, #8]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800737e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	2b02      	cmp	r3, #2
 8007386:	d108      	bne.n	800739a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	685a      	ldr	r2, [r3, #4]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007396:	605a      	str	r2, [r3, #4]
 8007398:	e007      	b.n	80073aa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	685a      	ldr	r2, [r3, #4]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	6859      	ldr	r1, [r3, #4]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	4b1d      	ldr	r3, [pc, #116]	@ (800742c <HAL_I2C_Init+0x134>)
 80073b6:	430b      	orrs	r3, r1
 80073b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68da      	ldr	r2, [r3, #12]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80073c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	691a      	ldr	r2, [r3, #16]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	699b      	ldr	r3, [r3, #24]
 80073da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	430a      	orrs	r2, r1
 80073e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	69d9      	ldr	r1, [r3, #28]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6a1a      	ldr	r2, [r3, #32]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	430a      	orrs	r2, r1
 80073f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f042 0201 	orr.w	r2, r2, #1
 8007402:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2220      	movs	r2, #32
 800740e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3708      	adds	r7, #8
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop
 800742c:	02008000 	.word	0x02008000

08007430 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b088      	sub	sp, #32
 8007434:	af02      	add	r7, sp, #8
 8007436:	60f8      	str	r0, [r7, #12]
 8007438:	4608      	mov	r0, r1
 800743a:	4611      	mov	r1, r2
 800743c:	461a      	mov	r2, r3
 800743e:	4603      	mov	r3, r0
 8007440:	817b      	strh	r3, [r7, #10]
 8007442:	460b      	mov	r3, r1
 8007444:	813b      	strh	r3, [r7, #8]
 8007446:	4613      	mov	r3, r2
 8007448:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007450:	b2db      	uxtb	r3, r3
 8007452:	2b20      	cmp	r3, #32
 8007454:	f040 80f9 	bne.w	800764a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007458:	6a3b      	ldr	r3, [r7, #32]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d002      	beq.n	8007464 <HAL_I2C_Mem_Write+0x34>
 800745e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007460:	2b00      	cmp	r3, #0
 8007462:	d105      	bne.n	8007470 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800746a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e0ed      	b.n	800764c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007476:	2b01      	cmp	r3, #1
 8007478:	d101      	bne.n	800747e <HAL_I2C_Mem_Write+0x4e>
 800747a:	2302      	movs	r3, #2
 800747c:	e0e6      	b.n	800764c <HAL_I2C_Mem_Write+0x21c>
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007486:	f7fc fd3b 	bl	8003f00 <HAL_GetTick>
 800748a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	9300      	str	r3, [sp, #0]
 8007490:	2319      	movs	r3, #25
 8007492:	2201      	movs	r2, #1
 8007494:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	f001 f94a 	bl	8008732 <I2C_WaitOnFlagUntilTimeout>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d001      	beq.n	80074a8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	e0d1      	b.n	800764c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2221      	movs	r2, #33	@ 0x21
 80074ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2240      	movs	r2, #64	@ 0x40
 80074b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	6a3a      	ldr	r2, [r7, #32]
 80074c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80074c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80074d0:	88f8      	ldrh	r0, [r7, #6]
 80074d2:	893a      	ldrh	r2, [r7, #8]
 80074d4:	8979      	ldrh	r1, [r7, #10]
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	9301      	str	r3, [sp, #4]
 80074da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074dc:	9300      	str	r3, [sp, #0]
 80074de:	4603      	mov	r3, r0
 80074e0:	68f8      	ldr	r0, [r7, #12]
 80074e2:	f000 fb93 	bl	8007c0c <I2C_RequestMemoryWrite>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d005      	beq.n	80074f8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e0a9      	b.n	800764c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	2bff      	cmp	r3, #255	@ 0xff
 8007500:	d90e      	bls.n	8007520 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	22ff      	movs	r2, #255	@ 0xff
 8007506:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800750c:	b2da      	uxtb	r2, r3
 800750e:	8979      	ldrh	r1, [r7, #10]
 8007510:	2300      	movs	r3, #0
 8007512:	9300      	str	r3, [sp, #0]
 8007514:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f001 facd 	bl	8008ab8 <I2C_TransferConfig>
 800751e:	e00f      	b.n	8007540 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007524:	b29a      	uxth	r2, r3
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800752e:	b2da      	uxtb	r2, r3
 8007530:	8979      	ldrh	r1, [r7, #10]
 8007532:	2300      	movs	r3, #0
 8007534:	9300      	str	r3, [sp, #0]
 8007536:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f001 fabc 	bl	8008ab8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007540:	697a      	ldr	r2, [r7, #20]
 8007542:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f001 f94d 	bl	80087e4 <I2C_WaitOnTXISFlagUntilTimeout>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d001      	beq.n	8007554 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e07b      	b.n	800764c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007558:	781a      	ldrb	r2, [r3, #0]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007564:	1c5a      	adds	r2, r3, #1
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800756e:	b29b      	uxth	r3, r3
 8007570:	3b01      	subs	r3, #1
 8007572:	b29a      	uxth	r2, r3
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800757c:	3b01      	subs	r3, #1
 800757e:	b29a      	uxth	r2, r3
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007588:	b29b      	uxth	r3, r3
 800758a:	2b00      	cmp	r3, #0
 800758c:	d034      	beq.n	80075f8 <HAL_I2C_Mem_Write+0x1c8>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007592:	2b00      	cmp	r3, #0
 8007594:	d130      	bne.n	80075f8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800759c:	2200      	movs	r2, #0
 800759e:	2180      	movs	r1, #128	@ 0x80
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f001 f8c6 	bl	8008732 <I2C_WaitOnFlagUntilTimeout>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d001      	beq.n	80075b0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e04d      	b.n	800764c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	2bff      	cmp	r3, #255	@ 0xff
 80075b8:	d90e      	bls.n	80075d8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	22ff      	movs	r2, #255	@ 0xff
 80075be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075c4:	b2da      	uxtb	r2, r3
 80075c6:	8979      	ldrh	r1, [r7, #10]
 80075c8:	2300      	movs	r3, #0
 80075ca:	9300      	str	r3, [sp, #0]
 80075cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80075d0:	68f8      	ldr	r0, [r7, #12]
 80075d2:	f001 fa71 	bl	8008ab8 <I2C_TransferConfig>
 80075d6:	e00f      	b.n	80075f8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075dc:	b29a      	uxth	r2, r3
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075e6:	b2da      	uxtb	r2, r3
 80075e8:	8979      	ldrh	r1, [r7, #10]
 80075ea:	2300      	movs	r3, #0
 80075ec:	9300      	str	r3, [sp, #0]
 80075ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	f001 fa60 	bl	8008ab8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d19e      	bne.n	8007540 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007606:	68f8      	ldr	r0, [r7, #12]
 8007608:	f001 f933 	bl	8008872 <I2C_WaitOnSTOPFlagUntilTimeout>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d001      	beq.n	8007616 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e01a      	b.n	800764c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2220      	movs	r2, #32
 800761c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	6859      	ldr	r1, [r3, #4]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	4b0a      	ldr	r3, [pc, #40]	@ (8007654 <HAL_I2C_Mem_Write+0x224>)
 800762a:	400b      	ands	r3, r1
 800762c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2220      	movs	r2, #32
 8007632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007646:	2300      	movs	r3, #0
 8007648:	e000      	b.n	800764c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800764a:	2302      	movs	r3, #2
  }
}
 800764c:	4618      	mov	r0, r3
 800764e:	3718      	adds	r7, #24
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}
 8007654:	fe00e800 	.word	0xfe00e800

08007658 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b088      	sub	sp, #32
 800765c:	af02      	add	r7, sp, #8
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	4608      	mov	r0, r1
 8007662:	4611      	mov	r1, r2
 8007664:	461a      	mov	r2, r3
 8007666:	4603      	mov	r3, r0
 8007668:	817b      	strh	r3, [r7, #10]
 800766a:	460b      	mov	r3, r1
 800766c:	813b      	strh	r3, [r7, #8]
 800766e:	4613      	mov	r3, r2
 8007670:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b20      	cmp	r3, #32
 800767c:	f040 80fd 	bne.w	800787a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007680:	6a3b      	ldr	r3, [r7, #32]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d002      	beq.n	800768c <HAL_I2C_Mem_Read+0x34>
 8007686:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007688:	2b00      	cmp	r3, #0
 800768a:	d105      	bne.n	8007698 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007692:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	e0f1      	b.n	800787c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d101      	bne.n	80076a6 <HAL_I2C_Mem_Read+0x4e>
 80076a2:	2302      	movs	r3, #2
 80076a4:	e0ea      	b.n	800787c <HAL_I2C_Mem_Read+0x224>
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2201      	movs	r2, #1
 80076aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80076ae:	f7fc fc27 	bl	8003f00 <HAL_GetTick>
 80076b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	9300      	str	r3, [sp, #0]
 80076b8:	2319      	movs	r3, #25
 80076ba:	2201      	movs	r2, #1
 80076bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80076c0:	68f8      	ldr	r0, [r7, #12]
 80076c2:	f001 f836 	bl	8008732 <I2C_WaitOnFlagUntilTimeout>
 80076c6:	4603      	mov	r3, r0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d001      	beq.n	80076d0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e0d5      	b.n	800787c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2222      	movs	r2, #34	@ 0x22
 80076d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2240      	movs	r2, #64	@ 0x40
 80076dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2200      	movs	r2, #0
 80076e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6a3a      	ldr	r2, [r7, #32]
 80076ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80076f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80076f8:	88f8      	ldrh	r0, [r7, #6]
 80076fa:	893a      	ldrh	r2, [r7, #8]
 80076fc:	8979      	ldrh	r1, [r7, #10]
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	9301      	str	r3, [sp, #4]
 8007702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007704:	9300      	str	r3, [sp, #0]
 8007706:	4603      	mov	r3, r0
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f000 fad3 	bl	8007cb4 <I2C_RequestMemoryRead>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d005      	beq.n	8007720 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2200      	movs	r2, #0
 8007718:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e0ad      	b.n	800787c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007724:	b29b      	uxth	r3, r3
 8007726:	2bff      	cmp	r3, #255	@ 0xff
 8007728:	d90e      	bls.n	8007748 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	22ff      	movs	r2, #255	@ 0xff
 800772e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007734:	b2da      	uxtb	r2, r3
 8007736:	8979      	ldrh	r1, [r7, #10]
 8007738:	4b52      	ldr	r3, [pc, #328]	@ (8007884 <HAL_I2C_Mem_Read+0x22c>)
 800773a:	9300      	str	r3, [sp, #0]
 800773c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007740:	68f8      	ldr	r0, [r7, #12]
 8007742:	f001 f9b9 	bl	8008ab8 <I2C_TransferConfig>
 8007746:	e00f      	b.n	8007768 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800774c:	b29a      	uxth	r2, r3
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007756:	b2da      	uxtb	r2, r3
 8007758:	8979      	ldrh	r1, [r7, #10]
 800775a:	4b4a      	ldr	r3, [pc, #296]	@ (8007884 <HAL_I2C_Mem_Read+0x22c>)
 800775c:	9300      	str	r3, [sp, #0]
 800775e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007762:	68f8      	ldr	r0, [r7, #12]
 8007764:	f001 f9a8 	bl	8008ab8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	9300      	str	r3, [sp, #0]
 800776c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776e:	2200      	movs	r2, #0
 8007770:	2104      	movs	r1, #4
 8007772:	68f8      	ldr	r0, [r7, #12]
 8007774:	f000 ffdd 	bl	8008732 <I2C_WaitOnFlagUntilTimeout>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d001      	beq.n	8007782 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	e07c      	b.n	800787c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778c:	b2d2      	uxtb	r2, r2
 800778e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007794:	1c5a      	adds	r2, r3, #1
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800779e:	3b01      	subs	r3, #1
 80077a0:	b29a      	uxth	r2, r3
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	3b01      	subs	r3, #1
 80077ae:	b29a      	uxth	r2, r3
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d034      	beq.n	8007828 <HAL_I2C_Mem_Read+0x1d0>
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d130      	bne.n	8007828 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	9300      	str	r3, [sp, #0]
 80077ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077cc:	2200      	movs	r2, #0
 80077ce:	2180      	movs	r1, #128	@ 0x80
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f000 ffae 	bl	8008732 <I2C_WaitOnFlagUntilTimeout>
 80077d6:	4603      	mov	r3, r0
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d001      	beq.n	80077e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80077dc:	2301      	movs	r3, #1
 80077de:	e04d      	b.n	800787c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	2bff      	cmp	r3, #255	@ 0xff
 80077e8:	d90e      	bls.n	8007808 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	22ff      	movs	r2, #255	@ 0xff
 80077ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077f4:	b2da      	uxtb	r2, r3
 80077f6:	8979      	ldrh	r1, [r7, #10]
 80077f8:	2300      	movs	r3, #0
 80077fa:	9300      	str	r3, [sp, #0]
 80077fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007800:	68f8      	ldr	r0, [r7, #12]
 8007802:	f001 f959 	bl	8008ab8 <I2C_TransferConfig>
 8007806:	e00f      	b.n	8007828 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800780c:	b29a      	uxth	r2, r3
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007816:	b2da      	uxtb	r2, r3
 8007818:	8979      	ldrh	r1, [r7, #10]
 800781a:	2300      	movs	r3, #0
 800781c:	9300      	str	r3, [sp, #0]
 800781e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	f001 f948 	bl	8008ab8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800782c:	b29b      	uxth	r3, r3
 800782e:	2b00      	cmp	r3, #0
 8007830:	d19a      	bne.n	8007768 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007836:	68f8      	ldr	r0, [r7, #12]
 8007838:	f001 f81b 	bl	8008872 <I2C_WaitOnSTOPFlagUntilTimeout>
 800783c:	4603      	mov	r3, r0
 800783e:	2b00      	cmp	r3, #0
 8007840:	d001      	beq.n	8007846 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e01a      	b.n	800787c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2220      	movs	r2, #32
 800784c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	6859      	ldr	r1, [r3, #4]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681a      	ldr	r2, [r3, #0]
 8007858:	4b0b      	ldr	r3, [pc, #44]	@ (8007888 <HAL_I2C_Mem_Read+0x230>)
 800785a:	400b      	ands	r3, r1
 800785c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2220      	movs	r2, #32
 8007862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007876:	2300      	movs	r3, #0
 8007878:	e000      	b.n	800787c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800787a:	2302      	movs	r3, #2
  }
}
 800787c:	4618      	mov	r0, r3
 800787e:	3718      	adds	r7, #24
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}
 8007884:	80002400 	.word	0x80002400
 8007888:	fe00e800 	.word	0xfe00e800

0800788c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	699b      	ldr	r3, [r3, #24]
 800789a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d005      	beq.n	80078b8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078b0:	68ba      	ldr	r2, [r7, #8]
 80078b2:	68f9      	ldr	r1, [r7, #12]
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	4798      	blx	r3
  }
}
 80078b8:	bf00      	nop
 80078ba:	3710      	adds	r7, #16
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b086      	sub	sp, #24
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	0a1b      	lsrs	r3, r3, #8
 80078dc:	f003 0301 	and.w	r3, r3, #1
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d010      	beq.n	8007906 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	09db      	lsrs	r3, r3, #7
 80078e8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00a      	beq.n	8007906 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078f4:	f043 0201 	orr.w	r2, r3, #1
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007904:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	0a9b      	lsrs	r3, r3, #10
 800790a:	f003 0301 	and.w	r3, r3, #1
 800790e:	2b00      	cmp	r3, #0
 8007910:	d010      	beq.n	8007934 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	09db      	lsrs	r3, r3, #7
 8007916:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800791a:	2b00      	cmp	r3, #0
 800791c:	d00a      	beq.n	8007934 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007922:	f043 0208 	orr.w	r2, r3, #8
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007932:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	0a5b      	lsrs	r3, r3, #9
 8007938:	f003 0301 	and.w	r3, r3, #1
 800793c:	2b00      	cmp	r3, #0
 800793e:	d010      	beq.n	8007962 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	09db      	lsrs	r3, r3, #7
 8007944:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00a      	beq.n	8007962 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007950:	f043 0202 	orr.w	r2, r3, #2
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007960:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007966:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f003 030b 	and.w	r3, r3, #11
 800796e:	2b00      	cmp	r3, #0
 8007970:	d003      	beq.n	800797a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8007972:	68f9      	ldr	r1, [r7, #12]
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 fd83 	bl	8008480 <I2C_ITError>
  }
}
 800797a:	bf00      	nop
 800797c:	3718      	adds	r7, #24
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007982:	b480      	push	{r7}
 8007984:	b083      	sub	sp, #12
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800798a:	bf00      	nop
 800798c:	370c      	adds	r7, #12
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007996:	b480      	push	{r7}
 8007998:	b083      	sub	sp, #12
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800799e:	bf00      	nop
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr

080079aa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80079aa:	b480      	push	{r7}
 80079ac:	b083      	sub	sp, #12
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	6078      	str	r0, [r7, #4]
 80079b2:	460b      	mov	r3, r1
 80079b4:	70fb      	strb	r3, [r7, #3]
 80079b6:	4613      	mov	r3, r2
 80079b8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80079ba:	bf00      	nop
 80079bc:	370c      	adds	r7, #12
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr

080079c6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80079c6:	b480      	push	{r7}
 80079c8:	b083      	sub	sp, #12
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80079ce:	bf00      	nop
 80079d0:	370c      	adds	r7, #12
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr

080079da <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80079da:	b480      	push	{r7}
 80079dc:	b083      	sub	sp, #12
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80079e2:	bf00      	nop
 80079e4:	370c      	adds	r7, #12
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr

080079ee <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80079ee:	b480      	push	{r7}
 80079f0:	b083      	sub	sp, #12
 80079f2:	af00      	add	r7, sp, #0
 80079f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80079f6:	bf00      	nop
 80079f8:	370c      	adds	r7, #12
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr

08007a02 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007a02:	b580      	push	{r7, lr}
 8007a04:	b086      	sub	sp, #24
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	60f8      	str	r0, [r7, #12]
 8007a0a:	60b9      	str	r1, [r7, #8]
 8007a0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a12:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d101      	bne.n	8007a26 <I2C_Slave_ISR_IT+0x24>
 8007a22:	2302      	movs	r3, #2
 8007a24:	e0ed      	b.n	8007c02 <I2C_Slave_ISR_IT+0x200>
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2201      	movs	r2, #1
 8007a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	095b      	lsrs	r3, r3, #5
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00a      	beq.n	8007a50 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	095b      	lsrs	r3, r3, #5
 8007a3e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d004      	beq.n	8007a50 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007a46:	6939      	ldr	r1, [r7, #16]
 8007a48:	68f8      	ldr	r0, [r7, #12]
 8007a4a:	f000 fa69 	bl	8007f20 <I2C_ITSlaveCplt>
 8007a4e:	e0d3      	b.n	8007bf8 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	091b      	lsrs	r3, r3, #4
 8007a54:	f003 0301 	and.w	r3, r3, #1
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d04d      	beq.n	8007af8 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	091b      	lsrs	r3, r3, #4
 8007a60:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d047      	beq.n	8007af8 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d128      	bne.n	8007ac4 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	2b28      	cmp	r3, #40	@ 0x28
 8007a7c:	d108      	bne.n	8007a90 <I2C_Slave_ISR_IT+0x8e>
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a84:	d104      	bne.n	8007a90 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007a86:	6939      	ldr	r1, [r7, #16]
 8007a88:	68f8      	ldr	r0, [r7, #12]
 8007a8a:	f000 fca3 	bl	80083d4 <I2C_ITListenCplt>
 8007a8e:	e032      	b.n	8007af6 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	2b29      	cmp	r3, #41	@ 0x29
 8007a9a:	d10e      	bne.n	8007aba <I2C_Slave_ISR_IT+0xb8>
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007aa2:	d00a      	beq.n	8007aba <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2210      	movs	r2, #16
 8007aaa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007aac:	68f8      	ldr	r0, [r7, #12]
 8007aae:	f000 fdfe 	bl	80086ae <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f000 f9d6 	bl	8007e64 <I2C_ITSlaveSeqCplt>
 8007ab8:	e01d      	b.n	8007af6 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	2210      	movs	r2, #16
 8007ac0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8007ac2:	e096      	b.n	8007bf2 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2210      	movs	r2, #16
 8007aca:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ad0:	f043 0204 	orr.w	r2, r3, #4
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d004      	beq.n	8007ae8 <I2C_Slave_ISR_IT+0xe6>
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ae4:	f040 8085 	bne.w	8007bf2 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aec:	4619      	mov	r1, r3
 8007aee:	68f8      	ldr	r0, [r7, #12]
 8007af0:	f000 fcc6 	bl	8008480 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007af4:	e07d      	b.n	8007bf2 <I2C_Slave_ISR_IT+0x1f0>
 8007af6:	e07c      	b.n	8007bf2 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	089b      	lsrs	r3, r3, #2
 8007afc:	f003 0301 	and.w	r3, r3, #1
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d030      	beq.n	8007b66 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	089b      	lsrs	r3, r3, #2
 8007b08:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d02a      	beq.n	8007b66 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d018      	beq.n	8007b4c <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b24:	b2d2      	uxtb	r2, r2
 8007b26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b2c:	1c5a      	adds	r2, r3, #1
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b36:	3b01      	subs	r3, #1
 8007b38:	b29a      	uxth	r2, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	3b01      	subs	r3, #1
 8007b46:	b29a      	uxth	r2, r3
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d14f      	bne.n	8007bf6 <I2C_Slave_ISR_IT+0x1f4>
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007b5c:	d04b      	beq.n	8007bf6 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8007b5e:	68f8      	ldr	r0, [r7, #12]
 8007b60:	f000 f980 	bl	8007e64 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8007b64:	e047      	b.n	8007bf6 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	08db      	lsrs	r3, r3, #3
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00a      	beq.n	8007b88 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	08db      	lsrs	r3, r3, #3
 8007b76:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d004      	beq.n	8007b88 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007b7e:	6939      	ldr	r1, [r7, #16]
 8007b80:	68f8      	ldr	r0, [r7, #12]
 8007b82:	f000 f8eb 	bl	8007d5c <I2C_ITAddrCplt>
 8007b86:	e037      	b.n	8007bf8 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	085b      	lsrs	r3, r3, #1
 8007b8c:	f003 0301 	and.w	r3, r3, #1
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d031      	beq.n	8007bf8 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	085b      	lsrs	r3, r3, #1
 8007b98:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d02b      	beq.n	8007bf8 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d018      	beq.n	8007bdc <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bae:	781a      	ldrb	r2, [r3, #0]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bba:	1c5a      	adds	r2, r3, #1
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	b29a      	uxth	r2, r3
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bd2:	3b01      	subs	r3, #1
 8007bd4:	b29a      	uxth	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007bda:	e00d      	b.n	8007bf8 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007be2:	d002      	beq.n	8007bea <I2C_Slave_ISR_IT+0x1e8>
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d106      	bne.n	8007bf8 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007bea:	68f8      	ldr	r0, [r7, #12]
 8007bec:	f000 f93a 	bl	8007e64 <I2C_ITSlaveSeqCplt>
 8007bf0:	e002      	b.n	8007bf8 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8007bf2:	bf00      	nop
 8007bf4:	e000      	b.n	8007bf8 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8007bf6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3718      	adds	r7, #24
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
	...

08007c0c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b086      	sub	sp, #24
 8007c10:	af02      	add	r7, sp, #8
 8007c12:	60f8      	str	r0, [r7, #12]
 8007c14:	4608      	mov	r0, r1
 8007c16:	4611      	mov	r1, r2
 8007c18:	461a      	mov	r2, r3
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	817b      	strh	r3, [r7, #10]
 8007c1e:	460b      	mov	r3, r1
 8007c20:	813b      	strh	r3, [r7, #8]
 8007c22:	4613      	mov	r3, r2
 8007c24:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007c26:	88fb      	ldrh	r3, [r7, #6]
 8007c28:	b2da      	uxtb	r2, r3
 8007c2a:	8979      	ldrh	r1, [r7, #10]
 8007c2c:	4b20      	ldr	r3, [pc, #128]	@ (8007cb0 <I2C_RequestMemoryWrite+0xa4>)
 8007c2e:	9300      	str	r3, [sp, #0]
 8007c30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f000 ff3f 	bl	8008ab8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c3a:	69fa      	ldr	r2, [r7, #28]
 8007c3c:	69b9      	ldr	r1, [r7, #24]
 8007c3e:	68f8      	ldr	r0, [r7, #12]
 8007c40:	f000 fdd0 	bl	80087e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d001      	beq.n	8007c4e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e02c      	b.n	8007ca8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c4e:	88fb      	ldrh	r3, [r7, #6]
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d105      	bne.n	8007c60 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c54:	893b      	ldrh	r3, [r7, #8]
 8007c56:	b2da      	uxtb	r2, r3
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c5e:	e015      	b.n	8007c8c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007c60:	893b      	ldrh	r3, [r7, #8]
 8007c62:	0a1b      	lsrs	r3, r3, #8
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	b2da      	uxtb	r2, r3
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c6e:	69fa      	ldr	r2, [r7, #28]
 8007c70:	69b9      	ldr	r1, [r7, #24]
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f000 fdb6 	bl	80087e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d001      	beq.n	8007c82 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e012      	b.n	8007ca8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c82:	893b      	ldrh	r3, [r7, #8]
 8007c84:	b2da      	uxtb	r2, r3
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007c8c:	69fb      	ldr	r3, [r7, #28]
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	69bb      	ldr	r3, [r7, #24]
 8007c92:	2200      	movs	r2, #0
 8007c94:	2180      	movs	r1, #128	@ 0x80
 8007c96:	68f8      	ldr	r0, [r7, #12]
 8007c98:	f000 fd4b 	bl	8008732 <I2C_WaitOnFlagUntilTimeout>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d001      	beq.n	8007ca6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e000      	b.n	8007ca8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3710      	adds	r7, #16
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}
 8007cb0:	80002000 	.word	0x80002000

08007cb4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b086      	sub	sp, #24
 8007cb8:	af02      	add	r7, sp, #8
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	4608      	mov	r0, r1
 8007cbe:	4611      	mov	r1, r2
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	817b      	strh	r3, [r7, #10]
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	813b      	strh	r3, [r7, #8]
 8007cca:	4613      	mov	r3, r2
 8007ccc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007cce:	88fb      	ldrh	r3, [r7, #6]
 8007cd0:	b2da      	uxtb	r2, r3
 8007cd2:	8979      	ldrh	r1, [r7, #10]
 8007cd4:	4b20      	ldr	r3, [pc, #128]	@ (8007d58 <I2C_RequestMemoryRead+0xa4>)
 8007cd6:	9300      	str	r3, [sp, #0]
 8007cd8:	2300      	movs	r3, #0
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f000 feec 	bl	8008ab8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ce0:	69fa      	ldr	r2, [r7, #28]
 8007ce2:	69b9      	ldr	r1, [r7, #24]
 8007ce4:	68f8      	ldr	r0, [r7, #12]
 8007ce6:	f000 fd7d 	bl	80087e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8007cea:	4603      	mov	r3, r0
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d001      	beq.n	8007cf4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	e02c      	b.n	8007d4e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007cf4:	88fb      	ldrh	r3, [r7, #6]
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d105      	bne.n	8007d06 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007cfa:	893b      	ldrh	r3, [r7, #8]
 8007cfc:	b2da      	uxtb	r2, r3
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	629a      	str	r2, [r3, #40]	@ 0x28
 8007d04:	e015      	b.n	8007d32 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007d06:	893b      	ldrh	r3, [r7, #8]
 8007d08:	0a1b      	lsrs	r3, r3, #8
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	b2da      	uxtb	r2, r3
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d14:	69fa      	ldr	r2, [r7, #28]
 8007d16:	69b9      	ldr	r1, [r7, #24]
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f000 fd63 	bl	80087e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d1e:	4603      	mov	r3, r0
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d001      	beq.n	8007d28 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	e012      	b.n	8007d4e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d28:	893b      	ldrh	r3, [r7, #8]
 8007d2a:	b2da      	uxtb	r2, r3
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	9300      	str	r3, [sp, #0]
 8007d36:	69bb      	ldr	r3, [r7, #24]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	2140      	movs	r1, #64	@ 0x40
 8007d3c:	68f8      	ldr	r0, [r7, #12]
 8007d3e:	f000 fcf8 	bl	8008732 <I2C_WaitOnFlagUntilTimeout>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d001      	beq.n	8007d4c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e000      	b.n	8007d4e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	80002000 	.word	0x80002000

08007d5c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007d72:	2b28      	cmp	r3, #40	@ 0x28
 8007d74:	d16a      	bne.n	8007e4c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	699b      	ldr	r3, [r3, #24]
 8007d7c:	0c1b      	lsrs	r3, r3, #16
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	f003 0301 	and.w	r3, r3, #1
 8007d84:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	699b      	ldr	r3, [r3, #24]
 8007d8c:	0c1b      	lsrs	r3, r3, #16
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007d94:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007da2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	68db      	ldr	r3, [r3, #12]
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007db0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d138      	bne.n	8007e2c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007dba:	897b      	ldrh	r3, [r7, #10]
 8007dbc:	09db      	lsrs	r3, r3, #7
 8007dbe:	b29a      	uxth	r2, r3
 8007dc0:	89bb      	ldrh	r3, [r7, #12]
 8007dc2:	4053      	eors	r3, r2
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	f003 0306 	and.w	r3, r3, #6
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d11c      	bne.n	8007e08 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007dce:	897b      	ldrh	r3, [r7, #10]
 8007dd0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dd6:	1c5a      	adds	r2, r3, #1
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007de0:	2b02      	cmp	r3, #2
 8007de2:	d13b      	bne.n	8007e5c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2200      	movs	r2, #0
 8007de8:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2208      	movs	r2, #8
 8007df0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007dfa:	89ba      	ldrh	r2, [r7, #12]
 8007dfc:	7bfb      	ldrb	r3, [r7, #15]
 8007dfe:	4619      	mov	r1, r3
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f7ff fdd2 	bl	80079aa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007e06:	e029      	b.n	8007e5c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007e08:	893b      	ldrh	r3, [r7, #8]
 8007e0a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007e0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f000 fe83 	bl	8008b1c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e1e:	89ba      	ldrh	r2, [r7, #12]
 8007e20:	7bfb      	ldrb	r3, [r7, #15]
 8007e22:	4619      	mov	r1, r3
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f7ff fdc0 	bl	80079aa <HAL_I2C_AddrCallback>
}
 8007e2a:	e017      	b.n	8007e5c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007e2c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 fe73 	bl	8008b1c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e3e:	89ba      	ldrh	r2, [r7, #12]
 8007e40:	7bfb      	ldrb	r3, [r7, #15]
 8007e42:	4619      	mov	r1, r3
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f7ff fdb0 	bl	80079aa <HAL_I2C_AddrCallback>
}
 8007e4a:	e007      	b.n	8007e5c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2208      	movs	r2, #8
 8007e52:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8007e5c:	bf00      	nop
 8007e5e:	3710      	adds	r7, #16
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	0b9b      	lsrs	r3, r3, #14
 8007e80:	f003 0301 	and.w	r3, r3, #1
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d008      	beq.n	8007e9a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007e96:	601a      	str	r2, [r3, #0]
 8007e98:	e00d      	b.n	8007eb6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	0bdb      	lsrs	r3, r3, #15
 8007e9e:	f003 0301 	and.w	r3, r3, #1
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d007      	beq.n	8007eb6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007eb4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	2b29      	cmp	r3, #41	@ 0x29
 8007ec0:	d112      	bne.n	8007ee8 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2228      	movs	r2, #40	@ 0x28
 8007ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2221      	movs	r2, #33	@ 0x21
 8007ece:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007ed0:	2101      	movs	r1, #1
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 fe22 	bl	8008b1c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f7ff fd4e 	bl	8007982 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007ee6:	e017      	b.n	8007f18 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ef2:	d111      	bne.n	8007f18 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2228      	movs	r2, #40	@ 0x28
 8007ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2222      	movs	r2, #34	@ 0x22
 8007f00:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007f02:	2102      	movs	r1, #2
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 fe09 	bl	8008b1c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f7ff fd3f 	bl	8007996 <HAL_I2C_SlaveRxCpltCallback>
}
 8007f18:	bf00      	nop
 8007f1a:	3710      	adds	r7, #16
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b086      	sub	sp, #24
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f42:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2220      	movs	r2, #32
 8007f4a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007f4c:	7afb      	ldrb	r3, [r7, #11]
 8007f4e:	2b21      	cmp	r3, #33	@ 0x21
 8007f50:	d002      	beq.n	8007f58 <I2C_ITSlaveCplt+0x38>
 8007f52:	7afb      	ldrb	r3, [r7, #11]
 8007f54:	2b29      	cmp	r3, #41	@ 0x29
 8007f56:	d108      	bne.n	8007f6a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007f58:	f248 0101 	movw	r1, #32769	@ 0x8001
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 fddd 	bl	8008b1c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2221      	movs	r2, #33	@ 0x21
 8007f66:	631a      	str	r2, [r3, #48]	@ 0x30
 8007f68:	e019      	b.n	8007f9e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007f6a:	7afb      	ldrb	r3, [r7, #11]
 8007f6c:	2b22      	cmp	r3, #34	@ 0x22
 8007f6e:	d002      	beq.n	8007f76 <I2C_ITSlaveCplt+0x56>
 8007f70:	7afb      	ldrb	r3, [r7, #11]
 8007f72:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f74:	d108      	bne.n	8007f88 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007f76:	f248 0102 	movw	r1, #32770	@ 0x8002
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f000 fdce 	bl	8008b1c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2222      	movs	r2, #34	@ 0x22
 8007f84:	631a      	str	r2, [r3, #48]	@ 0x30
 8007f86:	e00a      	b.n	8007f9e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007f88:	7afb      	ldrb	r3, [r7, #11]
 8007f8a:	2b28      	cmp	r3, #40	@ 0x28
 8007f8c:	d107      	bne.n	8007f9e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007f8e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 fdc2 	bl	8008b1c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	685a      	ldr	r2, [r3, #4]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007fac:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6859      	ldr	r1, [r3, #4]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	4b80      	ldr	r3, [pc, #512]	@ (80081bc <I2C_ITSlaveCplt+0x29c>)
 8007fba:	400b      	ands	r3, r1
 8007fbc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 fb75 	bl	80086ae <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	0b9b      	lsrs	r3, r3, #14
 8007fc8:	f003 0301 	and.w	r3, r3, #1
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d07a      	beq.n	80080c6 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007fde:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	f000 8112 	beq.w	800820e <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a73      	ldr	r2, [pc, #460]	@ (80081c0 <I2C_ITSlaveCplt+0x2a0>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d059      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a71      	ldr	r2, [pc, #452]	@ (80081c4 <I2C_ITSlaveCplt+0x2a4>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d053      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a6f      	ldr	r2, [pc, #444]	@ (80081c8 <I2C_ITSlaveCplt+0x2a8>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d04d      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a6d      	ldr	r2, [pc, #436]	@ (80081cc <I2C_ITSlaveCplt+0x2ac>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d047      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a6b      	ldr	r2, [pc, #428]	@ (80081d0 <I2C_ITSlaveCplt+0x2b0>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d041      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a69      	ldr	r2, [pc, #420]	@ (80081d4 <I2C_ITSlaveCplt+0x2b4>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d03b      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a67      	ldr	r2, [pc, #412]	@ (80081d8 <I2C_ITSlaveCplt+0x2b8>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d035      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a65      	ldr	r2, [pc, #404]	@ (80081dc <I2C_ITSlaveCplt+0x2bc>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d02f      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a63      	ldr	r2, [pc, #396]	@ (80081e0 <I2C_ITSlaveCplt+0x2c0>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d029      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a61      	ldr	r2, [pc, #388]	@ (80081e4 <I2C_ITSlaveCplt+0x2c4>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d023      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a5f      	ldr	r2, [pc, #380]	@ (80081e8 <I2C_ITSlaveCplt+0x2c8>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d01d      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a5d      	ldr	r2, [pc, #372]	@ (80081ec <I2C_ITSlaveCplt+0x2cc>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d017      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a5b      	ldr	r2, [pc, #364]	@ (80081f0 <I2C_ITSlaveCplt+0x2d0>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d011      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a59      	ldr	r2, [pc, #356]	@ (80081f4 <I2C_ITSlaveCplt+0x2d4>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d00b      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a57      	ldr	r2, [pc, #348]	@ (80081f8 <I2C_ITSlaveCplt+0x2d8>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d005      	beq.n	80080aa <I2C_ITSlaveCplt+0x18a>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a55      	ldr	r2, [pc, #340]	@ (80081fc <I2C_ITSlaveCplt+0x2dc>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d105      	bne.n	80080b6 <I2C_ITSlaveCplt+0x196>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	e004      	b.n	80080c0 <I2C_ITSlaveCplt+0x1a0>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	b29b      	uxth	r3, r3
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	8553      	strh	r3, [r2, #42]	@ 0x2a
 80080c4:	e0a3      	b.n	800820e <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	0bdb      	lsrs	r3, r3, #15
 80080ca:	f003 0301 	and.w	r3, r3, #1
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f000 809d 	beq.w	800820e <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80080e2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 8090 	beq.w	800820e <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a32      	ldr	r2, [pc, #200]	@ (80081c0 <I2C_ITSlaveCplt+0x2a0>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d059      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a30      	ldr	r2, [pc, #192]	@ (80081c4 <I2C_ITSlaveCplt+0x2a4>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d053      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a2e      	ldr	r2, [pc, #184]	@ (80081c8 <I2C_ITSlaveCplt+0x2a8>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d04d      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a2c      	ldr	r2, [pc, #176]	@ (80081cc <I2C_ITSlaveCplt+0x2ac>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d047      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a2a      	ldr	r2, [pc, #168]	@ (80081d0 <I2C_ITSlaveCplt+0x2b0>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d041      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a28      	ldr	r2, [pc, #160]	@ (80081d4 <I2C_ITSlaveCplt+0x2b4>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d03b      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a26      	ldr	r2, [pc, #152]	@ (80081d8 <I2C_ITSlaveCplt+0x2b8>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d035      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a24      	ldr	r2, [pc, #144]	@ (80081dc <I2C_ITSlaveCplt+0x2bc>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d02f      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a22      	ldr	r2, [pc, #136]	@ (80081e0 <I2C_ITSlaveCplt+0x2c0>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d029      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a20      	ldr	r2, [pc, #128]	@ (80081e4 <I2C_ITSlaveCplt+0x2c4>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d023      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a1e      	ldr	r2, [pc, #120]	@ (80081e8 <I2C_ITSlaveCplt+0x2c8>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d01d      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a1c      	ldr	r2, [pc, #112]	@ (80081ec <I2C_ITSlaveCplt+0x2cc>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d017      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a1a      	ldr	r2, [pc, #104]	@ (80081f0 <I2C_ITSlaveCplt+0x2d0>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d011      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a18      	ldr	r2, [pc, #96]	@ (80081f4 <I2C_ITSlaveCplt+0x2d4>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d00b      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a16      	ldr	r2, [pc, #88]	@ (80081f8 <I2C_ITSlaveCplt+0x2d8>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d005      	beq.n	80081ae <I2C_ITSlaveCplt+0x28e>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a14      	ldr	r2, [pc, #80]	@ (80081fc <I2C_ITSlaveCplt+0x2dc>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d128      	bne.n	8008200 <I2C_ITSlaveCplt+0x2e0>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	e027      	b.n	800820a <I2C_ITSlaveCplt+0x2ea>
 80081ba:	bf00      	nop
 80081bc:	fe00e800 	.word	0xfe00e800
 80081c0:	40020010 	.word	0x40020010
 80081c4:	40020028 	.word	0x40020028
 80081c8:	40020040 	.word	0x40020040
 80081cc:	40020058 	.word	0x40020058
 80081d0:	40020070 	.word	0x40020070
 80081d4:	40020088 	.word	0x40020088
 80081d8:	400200a0 	.word	0x400200a0
 80081dc:	400200b8 	.word	0x400200b8
 80081e0:	40020410 	.word	0x40020410
 80081e4:	40020428 	.word	0x40020428
 80081e8:	40020440 	.word	0x40020440
 80081ec:	40020458 	.word	0x40020458
 80081f0:	40020470 	.word	0x40020470
 80081f4:	40020488 	.word	0x40020488
 80081f8:	400204a0 	.word	0x400204a0
 80081fc:	400204b8 	.word	0x400204b8
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	b29b      	uxth	r3, r3
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	089b      	lsrs	r3, r3, #2
 8008212:	f003 0301 	and.w	r3, r3, #1
 8008216:	2b00      	cmp	r3, #0
 8008218:	d020      	beq.n	800825c <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	f023 0304 	bic.w	r3, r3, #4
 8008220:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800822c:	b2d2      	uxtb	r2, r2
 800822e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008234:	1c5a      	adds	r2, r3, #1
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00c      	beq.n	800825c <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008246:	3b01      	subs	r3, #1
 8008248:	b29a      	uxth	r2, r3
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008252:	b29b      	uxth	r3, r3
 8008254:	3b01      	subs	r3, #1
 8008256:	b29a      	uxth	r2, r3
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008260:	b29b      	uxth	r3, r3
 8008262:	2b00      	cmp	r3, #0
 8008264:	d005      	beq.n	8008272 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800826a:	f043 0204 	orr.w	r2, r3, #4
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	091b      	lsrs	r3, r3, #4
 8008276:	f003 0301 	and.w	r3, r3, #1
 800827a:	2b00      	cmp	r3, #0
 800827c:	d04a      	beq.n	8008314 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	091b      	lsrs	r3, r3, #4
 8008282:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008286:	2b00      	cmp	r3, #0
 8008288:	d044      	beq.n	8008314 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800828e:	b29b      	uxth	r3, r3
 8008290:	2b00      	cmp	r3, #0
 8008292:	d128      	bne.n	80082e6 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800829a:	b2db      	uxtb	r3, r3
 800829c:	2b28      	cmp	r3, #40	@ 0x28
 800829e:	d108      	bne.n	80082b2 <I2C_ITSlaveCplt+0x392>
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082a6:	d104      	bne.n	80082b2 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80082a8:	6979      	ldr	r1, [r7, #20]
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 f892 	bl	80083d4 <I2C_ITListenCplt>
 80082b0:	e030      	b.n	8008314 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	2b29      	cmp	r3, #41	@ 0x29
 80082bc:	d10e      	bne.n	80082dc <I2C_ITSlaveCplt+0x3bc>
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80082c4:	d00a      	beq.n	80082dc <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2210      	movs	r2, #16
 80082cc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f9ed 	bl	80086ae <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f7ff fdc5 	bl	8007e64 <I2C_ITSlaveSeqCplt>
 80082da:	e01b      	b.n	8008314 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2210      	movs	r2, #16
 80082e2:	61da      	str	r2, [r3, #28]
 80082e4:	e016      	b.n	8008314 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2210      	movs	r2, #16
 80082ec:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082f2:	f043 0204 	orr.w	r2, r3, #4
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d003      	beq.n	8008308 <I2C_ITSlaveCplt+0x3e8>
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008306:	d105      	bne.n	8008314 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800830c:	4619      	mov	r1, r3
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 f8b6 	bl	8008480 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2200      	movs	r2, #0
 8008320:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008326:	2b00      	cmp	r3, #0
 8008328:	d010      	beq.n	800834c <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800832e:	4619      	mov	r1, r3
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f000 f8a5 	bl	8008480 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b28      	cmp	r3, #40	@ 0x28
 8008340:	d141      	bne.n	80083c6 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008342:	6979      	ldr	r1, [r7, #20]
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 f845 	bl	80083d4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800834a:	e03c      	b.n	80083c6 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008350:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008354:	d014      	beq.n	8008380 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f7ff fd84 	bl	8007e64 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a1c      	ldr	r2, [pc, #112]	@ (80083d0 <I2C_ITSlaveCplt+0x4b0>)
 8008360:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2220      	movs	r2, #32
 8008366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f7ff fb24 	bl	80079c6 <HAL_I2C_ListenCpltCallback>
}
 800837e:	e022      	b.n	80083c6 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008386:	b2db      	uxtb	r3, r3
 8008388:	2b22      	cmp	r3, #34	@ 0x22
 800838a:	d10e      	bne.n	80083aa <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2220      	movs	r2, #32
 8008390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f7ff faf7 	bl	8007996 <HAL_I2C_SlaveRxCpltCallback>
}
 80083a8:	e00d      	b.n	80083c6 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2220      	movs	r2, #32
 80083ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2200      	movs	r2, #0
 80083b6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f7ff fade 	bl	8007982 <HAL_I2C_SlaveTxCpltCallback>
}
 80083c6:	bf00      	nop
 80083c8:	3718      	adds	r7, #24
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	ffff0000 	.word	0xffff0000

080083d4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b082      	sub	sp, #8
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
 80083dc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	4a26      	ldr	r2, [pc, #152]	@ (800847c <I2C_ITListenCplt+0xa8>)
 80083e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2220      	movs	r2, #32
 80083ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	089b      	lsrs	r3, r3, #2
 8008404:	f003 0301 	and.w	r3, r3, #1
 8008408:	2b00      	cmp	r3, #0
 800840a:	d022      	beq.n	8008452 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008416:	b2d2      	uxtb	r2, r2
 8008418:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800841e:	1c5a      	adds	r2, r3, #1
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008428:	2b00      	cmp	r3, #0
 800842a:	d012      	beq.n	8008452 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008430:	3b01      	subs	r3, #1
 8008432:	b29a      	uxth	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800843c:	b29b      	uxth	r3, r3
 800843e:	3b01      	subs	r3, #1
 8008440:	b29a      	uxth	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800844a:	f043 0204 	orr.w	r2, r3, #4
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008452:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 fb60 	bl	8008b1c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2210      	movs	r2, #16
 8008462:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f7ff faaa 	bl	80079c6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8008472:	bf00      	nop
 8008474:	3708      	adds	r7, #8
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	ffff0000 	.word	0xffff0000

08008480 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
 8008488:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008490:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	4a6d      	ldr	r2, [pc, #436]	@ (8008654 <I2C_ITError+0x1d4>)
 800849e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	431a      	orrs	r2, r3
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80084b2:	7bfb      	ldrb	r3, [r7, #15]
 80084b4:	2b28      	cmp	r3, #40	@ 0x28
 80084b6:	d005      	beq.n	80084c4 <I2C_ITError+0x44>
 80084b8:	7bfb      	ldrb	r3, [r7, #15]
 80084ba:	2b29      	cmp	r3, #41	@ 0x29
 80084bc:	d002      	beq.n	80084c4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80084be:	7bfb      	ldrb	r3, [r7, #15]
 80084c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80084c2:	d10b      	bne.n	80084dc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80084c4:	2103      	movs	r1, #3
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 fb28 	bl	8008b1c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2228      	movs	r2, #40	@ 0x28
 80084d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	4a60      	ldr	r2, [pc, #384]	@ (8008658 <I2C_ITError+0x1d8>)
 80084d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80084da:	e030      	b.n	800853e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80084dc:	f248 0103 	movw	r1, #32771	@ 0x8003
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 fb1b 	bl	8008b1c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f8e1 	bl	80086ae <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	2b60      	cmp	r3, #96	@ 0x60
 80084f6:	d01f      	beq.n	8008538 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2220      	movs	r2, #32
 80084fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	699b      	ldr	r3, [r3, #24]
 8008506:	f003 0320 	and.w	r3, r3, #32
 800850a:	2b20      	cmp	r3, #32
 800850c:	d114      	bne.n	8008538 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	699b      	ldr	r3, [r3, #24]
 8008514:	f003 0310 	and.w	r3, r3, #16
 8008518:	2b10      	cmp	r3, #16
 800851a:	d109      	bne.n	8008530 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	2210      	movs	r2, #16
 8008522:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008528:	f043 0204 	orr.w	r2, r3, #4
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2220      	movs	r2, #32
 8008536:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008542:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008548:	2b00      	cmp	r3, #0
 800854a:	d039      	beq.n	80085c0 <I2C_ITError+0x140>
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	2b11      	cmp	r3, #17
 8008550:	d002      	beq.n	8008558 <I2C_ITError+0xd8>
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	2b21      	cmp	r3, #33	@ 0x21
 8008556:	d133      	bne.n	80085c0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008562:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008566:	d107      	bne.n	8008578 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008576:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800857c:	4618      	mov	r0, r3
 800857e:	f7fe f8d7 	bl	8006730 <HAL_DMA_GetState>
 8008582:	4603      	mov	r3, r0
 8008584:	2b01      	cmp	r3, #1
 8008586:	d017      	beq.n	80085b8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800858c:	4a33      	ldr	r2, [pc, #204]	@ (800865c <I2C_ITError+0x1dc>)
 800858e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800859c:	4618      	mov	r0, r3
 800859e:	f7fc ff57 	bl	8005450 <HAL_DMA_Abort_IT>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d04d      	beq.n	8008644 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80085b2:	4610      	mov	r0, r2
 80085b4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80085b6:	e045      	b.n	8008644 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 f851 	bl	8008660 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80085be:	e041      	b.n	8008644 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d039      	beq.n	800863c <I2C_ITError+0x1bc>
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	2b12      	cmp	r3, #18
 80085cc:	d002      	beq.n	80085d4 <I2C_ITError+0x154>
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	2b22      	cmp	r3, #34	@ 0x22
 80085d2:	d133      	bne.n	800863c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085e2:	d107      	bne.n	80085f4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80085f2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fe f899 	bl	8006730 <HAL_DMA_GetState>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b01      	cmp	r3, #1
 8008602:	d017      	beq.n	8008634 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008608:	4a14      	ldr	r2, [pc, #80]	@ (800865c <I2C_ITError+0x1dc>)
 800860a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008618:	4618      	mov	r0, r3
 800861a:	f7fc ff19 	bl	8005450 <HAL_DMA_Abort_IT>
 800861e:	4603      	mov	r3, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d011      	beq.n	8008648 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800862e:	4610      	mov	r0, r2
 8008630:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008632:	e009      	b.n	8008648 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 f813 	bl	8008660 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800863a:	e005      	b.n	8008648 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 f80f 	bl	8008660 <I2C_TreatErrorCallback>
  }
}
 8008642:	e002      	b.n	800864a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008644:	bf00      	nop
 8008646:	e000      	b.n	800864a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008648:	bf00      	nop
}
 800864a:	bf00      	nop
 800864c:	3710      	adds	r7, #16
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}
 8008652:	bf00      	nop
 8008654:	ffff0000 	.word	0xffff0000
 8008658:	08007a03 	.word	0x08007a03
 800865c:	080086f7 	.word	0x080086f7

08008660 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b082      	sub	sp, #8
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800866e:	b2db      	uxtb	r3, r3
 8008670:	2b60      	cmp	r3, #96	@ 0x60
 8008672:	d10e      	bne.n	8008692 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2220      	movs	r2, #32
 8008678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f7ff f9af 	bl	80079ee <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008690:	e009      	b.n	80086a6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2200      	movs	r2, #0
 8008696:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f7ff f99a 	bl	80079da <HAL_I2C_ErrorCallback>
}
 80086a6:	bf00      	nop
 80086a8:	3708      	adds	r7, #8
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}

080086ae <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80086ae:	b480      	push	{r7}
 80086b0:	b083      	sub	sp, #12
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	699b      	ldr	r3, [r3, #24]
 80086bc:	f003 0302 	and.w	r3, r3, #2
 80086c0:	2b02      	cmp	r3, #2
 80086c2:	d103      	bne.n	80086cc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2200      	movs	r2, #0
 80086ca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	699b      	ldr	r3, [r3, #24]
 80086d2:	f003 0301 	and.w	r3, r3, #1
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d007      	beq.n	80086ea <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	699a      	ldr	r2, [r3, #24]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f042 0201 	orr.w	r2, r2, #1
 80086e8:	619a      	str	r2, [r3, #24]
  }
}
 80086ea:	bf00      	nop
 80086ec:	370c      	adds	r7, #12
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr

080086f6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80086f6:	b580      	push	{r7, lr}
 80086f8:	b084      	sub	sp, #16
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008702:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008708:	2b00      	cmp	r3, #0
 800870a:	d003      	beq.n	8008714 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008710:	2200      	movs	r2, #0
 8008712:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008718:	2b00      	cmp	r3, #0
 800871a:	d003      	beq.n	8008724 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008720:	2200      	movs	r2, #0
 8008722:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8008724:	68f8      	ldr	r0, [r7, #12]
 8008726:	f7ff ff9b 	bl	8008660 <I2C_TreatErrorCallback>
}
 800872a:	bf00      	nop
 800872c:	3710      	adds	r7, #16
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}

08008732 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008732:	b580      	push	{r7, lr}
 8008734:	b084      	sub	sp, #16
 8008736:	af00      	add	r7, sp, #0
 8008738:	60f8      	str	r0, [r7, #12]
 800873a:	60b9      	str	r1, [r7, #8]
 800873c:	603b      	str	r3, [r7, #0]
 800873e:	4613      	mov	r3, r2
 8008740:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008742:	e03b      	b.n	80087bc <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008744:	69ba      	ldr	r2, [r7, #24]
 8008746:	6839      	ldr	r1, [r7, #0]
 8008748:	68f8      	ldr	r0, [r7, #12]
 800874a:	f000 f8d5 	bl	80088f8 <I2C_IsErrorOccurred>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d001      	beq.n	8008758 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	e041      	b.n	80087dc <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800875e:	d02d      	beq.n	80087bc <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008760:	f7fb fbce 	bl	8003f00 <HAL_GetTick>
 8008764:	4602      	mov	r2, r0
 8008766:	69bb      	ldr	r3, [r7, #24]
 8008768:	1ad3      	subs	r3, r2, r3
 800876a:	683a      	ldr	r2, [r7, #0]
 800876c:	429a      	cmp	r2, r3
 800876e:	d302      	bcc.n	8008776 <I2C_WaitOnFlagUntilTimeout+0x44>
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d122      	bne.n	80087bc <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	699a      	ldr	r2, [r3, #24]
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	4013      	ands	r3, r2
 8008780:	68ba      	ldr	r2, [r7, #8]
 8008782:	429a      	cmp	r2, r3
 8008784:	bf0c      	ite	eq
 8008786:	2301      	moveq	r3, #1
 8008788:	2300      	movne	r3, #0
 800878a:	b2db      	uxtb	r3, r3
 800878c:	461a      	mov	r2, r3
 800878e:	79fb      	ldrb	r3, [r7, #7]
 8008790:	429a      	cmp	r2, r3
 8008792:	d113      	bne.n	80087bc <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008798:	f043 0220 	orr.w	r2, r3, #32
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2220      	movs	r2, #32
 80087a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2200      	movs	r2, #0
 80087ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	e00f      	b.n	80087dc <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	699a      	ldr	r2, [r3, #24]
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	4013      	ands	r3, r2
 80087c6:	68ba      	ldr	r2, [r7, #8]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	bf0c      	ite	eq
 80087cc:	2301      	moveq	r3, #1
 80087ce:	2300      	movne	r3, #0
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	461a      	mov	r2, r3
 80087d4:	79fb      	ldrb	r3, [r7, #7]
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d0b4      	beq.n	8008744 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80087da:	2300      	movs	r3, #0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3710      	adds	r7, #16
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b084      	sub	sp, #16
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80087f0:	e033      	b.n	800885a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80087f2:	687a      	ldr	r2, [r7, #4]
 80087f4:	68b9      	ldr	r1, [r7, #8]
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	f000 f87e 	bl	80088f8 <I2C_IsErrorOccurred>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d001      	beq.n	8008806 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	e031      	b.n	800886a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800880c:	d025      	beq.n	800885a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800880e:	f7fb fb77 	bl	8003f00 <HAL_GetTick>
 8008812:	4602      	mov	r2, r0
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	68ba      	ldr	r2, [r7, #8]
 800881a:	429a      	cmp	r2, r3
 800881c:	d302      	bcc.n	8008824 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d11a      	bne.n	800885a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	699b      	ldr	r3, [r3, #24]
 800882a:	f003 0302 	and.w	r3, r3, #2
 800882e:	2b02      	cmp	r3, #2
 8008830:	d013      	beq.n	800885a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008836:	f043 0220 	orr.w	r2, r3, #32
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2220      	movs	r2, #32
 8008842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2200      	movs	r2, #0
 8008852:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	e007      	b.n	800886a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	699b      	ldr	r3, [r3, #24]
 8008860:	f003 0302 	and.w	r3, r3, #2
 8008864:	2b02      	cmp	r3, #2
 8008866:	d1c4      	bne.n	80087f2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008868:	2300      	movs	r3, #0
}
 800886a:	4618      	mov	r0, r3
 800886c:	3710      	adds	r7, #16
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}

08008872 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008872:	b580      	push	{r7, lr}
 8008874:	b084      	sub	sp, #16
 8008876:	af00      	add	r7, sp, #0
 8008878:	60f8      	str	r0, [r7, #12]
 800887a:	60b9      	str	r1, [r7, #8]
 800887c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800887e:	e02f      	b.n	80088e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	68b9      	ldr	r1, [r7, #8]
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	f000 f837 	bl	80088f8 <I2C_IsErrorOccurred>
 800888a:	4603      	mov	r3, r0
 800888c:	2b00      	cmp	r3, #0
 800888e:	d001      	beq.n	8008894 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008890:	2301      	movs	r3, #1
 8008892:	e02d      	b.n	80088f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008894:	f7fb fb34 	bl	8003f00 <HAL_GetTick>
 8008898:	4602      	mov	r2, r0
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	68ba      	ldr	r2, [r7, #8]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d302      	bcc.n	80088aa <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d11a      	bne.n	80088e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	699b      	ldr	r3, [r3, #24]
 80088b0:	f003 0320 	and.w	r3, r3, #32
 80088b4:	2b20      	cmp	r3, #32
 80088b6:	d013      	beq.n	80088e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088bc:	f043 0220 	orr.w	r2, r3, #32
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2220      	movs	r2, #32
 80088c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	e007      	b.n	80088f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	699b      	ldr	r3, [r3, #24]
 80088e6:	f003 0320 	and.w	r3, r3, #32
 80088ea:	2b20      	cmp	r3, #32
 80088ec:	d1c8      	bne.n	8008880 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80088ee:	2300      	movs	r3, #0
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3710      	adds	r7, #16
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b08a      	sub	sp, #40	@ 0x28
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	60f8      	str	r0, [r7, #12]
 8008900:	60b9      	str	r1, [r7, #8]
 8008902:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008904:	2300      	movs	r3, #0
 8008906:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008912:	2300      	movs	r3, #0
 8008914:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800891a:	69bb      	ldr	r3, [r7, #24]
 800891c:	f003 0310 	and.w	r3, r3, #16
 8008920:	2b00      	cmp	r3, #0
 8008922:	d068      	beq.n	80089f6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	2210      	movs	r2, #16
 800892a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800892c:	e049      	b.n	80089c2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008934:	d045      	beq.n	80089c2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008936:	f7fb fae3 	bl	8003f00 <HAL_GetTick>
 800893a:	4602      	mov	r2, r0
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	1ad3      	subs	r3, r2, r3
 8008940:	68ba      	ldr	r2, [r7, #8]
 8008942:	429a      	cmp	r2, r3
 8008944:	d302      	bcc.n	800894c <I2C_IsErrorOccurred+0x54>
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d13a      	bne.n	80089c2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008956:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800895e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	699b      	ldr	r3, [r3, #24]
 8008966:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800896a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800896e:	d121      	bne.n	80089b4 <I2C_IsErrorOccurred+0xbc>
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008976:	d01d      	beq.n	80089b4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008978:	7cfb      	ldrb	r3, [r7, #19]
 800897a:	2b20      	cmp	r3, #32
 800897c:	d01a      	beq.n	80089b4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	685a      	ldr	r2, [r3, #4]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800898c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800898e:	f7fb fab7 	bl	8003f00 <HAL_GetTick>
 8008992:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008994:	e00e      	b.n	80089b4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008996:	f7fb fab3 	bl	8003f00 <HAL_GetTick>
 800899a:	4602      	mov	r2, r0
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	2b19      	cmp	r3, #25
 80089a2:	d907      	bls.n	80089b4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80089a4:	6a3b      	ldr	r3, [r7, #32]
 80089a6:	f043 0320 	orr.w	r3, r3, #32
 80089aa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80089ac:	2301      	movs	r3, #1
 80089ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80089b2:	e006      	b.n	80089c2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	699b      	ldr	r3, [r3, #24]
 80089ba:	f003 0320 	and.w	r3, r3, #32
 80089be:	2b20      	cmp	r3, #32
 80089c0:	d1e9      	bne.n	8008996 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	699b      	ldr	r3, [r3, #24]
 80089c8:	f003 0320 	and.w	r3, r3, #32
 80089cc:	2b20      	cmp	r3, #32
 80089ce:	d003      	beq.n	80089d8 <I2C_IsErrorOccurred+0xe0>
 80089d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d0aa      	beq.n	800892e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80089d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d103      	bne.n	80089e8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2220      	movs	r2, #32
 80089e6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80089e8:	6a3b      	ldr	r3, [r7, #32]
 80089ea:	f043 0304 	orr.w	r3, r3, #4
 80089ee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80089f0:	2301      	movs	r3, #1
 80089f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	699b      	ldr	r3, [r3, #24]
 80089fc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d00b      	beq.n	8008a20 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008a08:	6a3b      	ldr	r3, [r7, #32]
 8008a0a:	f043 0301 	orr.w	r3, r3, #1
 8008a0e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008a18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d00b      	beq.n	8008a42 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
 8008a2c:	f043 0308 	orr.w	r3, r3, #8
 8008a30:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008a3a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008a42:	69bb      	ldr	r3, [r7, #24]
 8008a44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00b      	beq.n	8008a64 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008a4c:	6a3b      	ldr	r3, [r7, #32]
 8008a4e:	f043 0302 	orr.w	r3, r3, #2
 8008a52:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008a5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008a64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d01c      	beq.n	8008aa6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008a6c:	68f8      	ldr	r0, [r7, #12]
 8008a6e:	f7ff fe1e 	bl	80086ae <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	6859      	ldr	r1, [r3, #4]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8008ab4 <I2C_IsErrorOccurred+0x1bc>)
 8008a7e:	400b      	ands	r3, r1
 8008a80:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a86:	6a3b      	ldr	r3, [r7, #32]
 8008a88:	431a      	orrs	r2, r3
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2220      	movs	r2, #32
 8008a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008aa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3728      	adds	r7, #40	@ 0x28
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	fe00e800 	.word	0xfe00e800

08008ab8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b087      	sub	sp, #28
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	607b      	str	r3, [r7, #4]
 8008ac2:	460b      	mov	r3, r1
 8008ac4:	817b      	strh	r3, [r7, #10]
 8008ac6:	4613      	mov	r3, r2
 8008ac8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008aca:	897b      	ldrh	r3, [r7, #10]
 8008acc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008ad0:	7a7b      	ldrb	r3, [r7, #9]
 8008ad2:	041b      	lsls	r3, r3, #16
 8008ad4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008ad8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008ade:	6a3b      	ldr	r3, [r7, #32]
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ae6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	685a      	ldr	r2, [r3, #4]
 8008aee:	6a3b      	ldr	r3, [r7, #32]
 8008af0:	0d5b      	lsrs	r3, r3, #21
 8008af2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008af6:	4b08      	ldr	r3, [pc, #32]	@ (8008b18 <I2C_TransferConfig+0x60>)
 8008af8:	430b      	orrs	r3, r1
 8008afa:	43db      	mvns	r3, r3
 8008afc:	ea02 0103 	and.w	r1, r2, r3
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	697a      	ldr	r2, [r7, #20]
 8008b06:	430a      	orrs	r2, r1
 8008b08:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008b0a:	bf00      	nop
 8008b0c:	371c      	adds	r7, #28
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b14:	4770      	bx	lr
 8008b16:	bf00      	nop
 8008b18:	03ff63ff 	.word	0x03ff63ff

08008b1c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b085      	sub	sp, #20
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	460b      	mov	r3, r1
 8008b26:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008b2c:	887b      	ldrh	r3, [r7, #2]
 8008b2e:	f003 0301 	and.w	r3, r3, #1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d00f      	beq.n	8008b56 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008b3c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008b4a:	2b28      	cmp	r3, #40	@ 0x28
 8008b4c:	d003      	beq.n	8008b56 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008b54:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008b56:	887b      	ldrh	r3, [r7, #2]
 8008b58:	f003 0302 	and.w	r3, r3, #2
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d00f      	beq.n	8008b80 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008b66:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b6e:	b2db      	uxtb	r3, r3
 8008b70:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008b74:	2b28      	cmp	r3, #40	@ 0x28
 8008b76:	d003      	beq.n	8008b80 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008b7e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008b80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	da03      	bge.n	8008b90 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008b8e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008b90:	887b      	ldrh	r3, [r7, #2]
 8008b92:	2b10      	cmp	r3, #16
 8008b94:	d103      	bne.n	8008b9e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008b9c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008b9e:	887b      	ldrh	r3, [r7, #2]
 8008ba0:	2b20      	cmp	r3, #32
 8008ba2:	d103      	bne.n	8008bac <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f043 0320 	orr.w	r3, r3, #32
 8008baa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008bac:	887b      	ldrh	r3, [r7, #2]
 8008bae:	2b40      	cmp	r3, #64	@ 0x40
 8008bb0:	d103      	bne.n	8008bba <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bb8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	6819      	ldr	r1, [r3, #0]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	43da      	mvns	r2, r3
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	400a      	ands	r2, r1
 8008bca:	601a      	str	r2, [r3, #0]
}
 8008bcc:	bf00      	nop
 8008bce:	3714      	adds	r7, #20
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr

08008bd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b083      	sub	sp, #12
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
 8008be0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b20      	cmp	r3, #32
 8008bec:	d138      	bne.n	8008c60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d101      	bne.n	8008bfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	e032      	b.n	8008c62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2224      	movs	r2, #36	@ 0x24
 8008c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f022 0201 	bic.w	r2, r2, #1
 8008c1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008c2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	6819      	ldr	r1, [r3, #0]
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	683a      	ldr	r2, [r7, #0]
 8008c38:	430a      	orrs	r2, r1
 8008c3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	681a      	ldr	r2, [r3, #0]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f042 0201 	orr.w	r2, r2, #1
 8008c4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2220      	movs	r2, #32
 8008c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	e000      	b.n	8008c62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008c60:	2302      	movs	r3, #2
  }
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	370c      	adds	r7, #12
 8008c66:	46bd      	mov	sp, r7
 8008c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6c:	4770      	bx	lr

08008c6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008c6e:	b480      	push	{r7}
 8008c70:	b085      	sub	sp, #20
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c7e:	b2db      	uxtb	r3, r3
 8008c80:	2b20      	cmp	r3, #32
 8008c82:	d139      	bne.n	8008cf8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d101      	bne.n	8008c92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008c8e:	2302      	movs	r3, #2
 8008c90:	e033      	b.n	8008cfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2201      	movs	r2, #1
 8008c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2224      	movs	r2, #36	@ 0x24
 8008c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f022 0201 	bic.w	r2, r2, #1
 8008cb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008cc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	021b      	lsls	r3, r3, #8
 8008cc6:	68fa      	ldr	r2, [r7, #12]
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	68fa      	ldr	r2, [r7, #12]
 8008cd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	681a      	ldr	r2, [r3, #0]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f042 0201 	orr.w	r2, r2, #1
 8008ce2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2220      	movs	r2, #32
 8008ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	e000      	b.n	8008cfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008cf8:	2302      	movs	r3, #2
  }
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3714      	adds	r7, #20
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr

08008d06 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b086      	sub	sp, #24
 8008d0a:	af02      	add	r7, sp, #8
 8008d0c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d101      	bne.n	8008d18 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	e0fe      	b.n	8008f16 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008d1e:	b2db      	uxtb	r3, r3
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d106      	bne.n	8008d32 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2200      	movs	r2, #0
 8008d28:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f00b f82d 	bl	8013d8c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2203      	movs	r2, #3
 8008d36:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f007 fbed 	bl	801051e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6818      	ldr	r0, [r3, #0]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	7c1a      	ldrb	r2, [r3, #16]
 8008d4c:	f88d 2000 	strb.w	r2, [sp]
 8008d50:	3304      	adds	r3, #4
 8008d52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008d54:	f007 fabe 	bl	80102d4 <USB_CoreInit>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d005      	beq.n	8008d6a <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2202      	movs	r2, #2
 8008d62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008d66:	2301      	movs	r3, #1
 8008d68:	e0d5      	b.n	8008f16 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	2100      	movs	r1, #0
 8008d70:	4618      	mov	r0, r3
 8008d72:	f007 fbe5 	bl	8010540 <USB_SetCurrentMode>
 8008d76:	4603      	mov	r3, r0
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d005      	beq.n	8008d88 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2202      	movs	r2, #2
 8008d80:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008d84:	2301      	movs	r3, #1
 8008d86:	e0c6      	b.n	8008f16 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d88:	2300      	movs	r3, #0
 8008d8a:	73fb      	strb	r3, [r7, #15]
 8008d8c:	e04a      	b.n	8008e24 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008d8e:	7bfa      	ldrb	r2, [r7, #15]
 8008d90:	6879      	ldr	r1, [r7, #4]
 8008d92:	4613      	mov	r3, r2
 8008d94:	00db      	lsls	r3, r3, #3
 8008d96:	4413      	add	r3, r2
 8008d98:	009b      	lsls	r3, r3, #2
 8008d9a:	440b      	add	r3, r1
 8008d9c:	3315      	adds	r3, #21
 8008d9e:	2201      	movs	r2, #1
 8008da0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008da2:	7bfa      	ldrb	r2, [r7, #15]
 8008da4:	6879      	ldr	r1, [r7, #4]
 8008da6:	4613      	mov	r3, r2
 8008da8:	00db      	lsls	r3, r3, #3
 8008daa:	4413      	add	r3, r2
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	440b      	add	r3, r1
 8008db0:	3314      	adds	r3, #20
 8008db2:	7bfa      	ldrb	r2, [r7, #15]
 8008db4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008db6:	7bfa      	ldrb	r2, [r7, #15]
 8008db8:	7bfb      	ldrb	r3, [r7, #15]
 8008dba:	b298      	uxth	r0, r3
 8008dbc:	6879      	ldr	r1, [r7, #4]
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	00db      	lsls	r3, r3, #3
 8008dc2:	4413      	add	r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	440b      	add	r3, r1
 8008dc8:	332e      	adds	r3, #46	@ 0x2e
 8008dca:	4602      	mov	r2, r0
 8008dcc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008dce:	7bfa      	ldrb	r2, [r7, #15]
 8008dd0:	6879      	ldr	r1, [r7, #4]
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	00db      	lsls	r3, r3, #3
 8008dd6:	4413      	add	r3, r2
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	440b      	add	r3, r1
 8008ddc:	3318      	adds	r3, #24
 8008dde:	2200      	movs	r2, #0
 8008de0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008de2:	7bfa      	ldrb	r2, [r7, #15]
 8008de4:	6879      	ldr	r1, [r7, #4]
 8008de6:	4613      	mov	r3, r2
 8008de8:	00db      	lsls	r3, r3, #3
 8008dea:	4413      	add	r3, r2
 8008dec:	009b      	lsls	r3, r3, #2
 8008dee:	440b      	add	r3, r1
 8008df0:	331c      	adds	r3, #28
 8008df2:	2200      	movs	r2, #0
 8008df4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008df6:	7bfa      	ldrb	r2, [r7, #15]
 8008df8:	6879      	ldr	r1, [r7, #4]
 8008dfa:	4613      	mov	r3, r2
 8008dfc:	00db      	lsls	r3, r3, #3
 8008dfe:	4413      	add	r3, r2
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	440b      	add	r3, r1
 8008e04:	3320      	adds	r3, #32
 8008e06:	2200      	movs	r2, #0
 8008e08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008e0a:	7bfa      	ldrb	r2, [r7, #15]
 8008e0c:	6879      	ldr	r1, [r7, #4]
 8008e0e:	4613      	mov	r3, r2
 8008e10:	00db      	lsls	r3, r3, #3
 8008e12:	4413      	add	r3, r2
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	440b      	add	r3, r1
 8008e18:	3324      	adds	r3, #36	@ 0x24
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e1e:	7bfb      	ldrb	r3, [r7, #15]
 8008e20:	3301      	adds	r3, #1
 8008e22:	73fb      	strb	r3, [r7, #15]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	791b      	ldrb	r3, [r3, #4]
 8008e28:	7bfa      	ldrb	r2, [r7, #15]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d3af      	bcc.n	8008d8e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e2e:	2300      	movs	r3, #0
 8008e30:	73fb      	strb	r3, [r7, #15]
 8008e32:	e044      	b.n	8008ebe <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008e34:	7bfa      	ldrb	r2, [r7, #15]
 8008e36:	6879      	ldr	r1, [r7, #4]
 8008e38:	4613      	mov	r3, r2
 8008e3a:	00db      	lsls	r3, r3, #3
 8008e3c:	4413      	add	r3, r2
 8008e3e:	009b      	lsls	r3, r3, #2
 8008e40:	440b      	add	r3, r1
 8008e42:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8008e46:	2200      	movs	r2, #0
 8008e48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008e4a:	7bfa      	ldrb	r2, [r7, #15]
 8008e4c:	6879      	ldr	r1, [r7, #4]
 8008e4e:	4613      	mov	r3, r2
 8008e50:	00db      	lsls	r3, r3, #3
 8008e52:	4413      	add	r3, r2
 8008e54:	009b      	lsls	r3, r3, #2
 8008e56:	440b      	add	r3, r1
 8008e58:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8008e5c:	7bfa      	ldrb	r2, [r7, #15]
 8008e5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008e60:	7bfa      	ldrb	r2, [r7, #15]
 8008e62:	6879      	ldr	r1, [r7, #4]
 8008e64:	4613      	mov	r3, r2
 8008e66:	00db      	lsls	r3, r3, #3
 8008e68:	4413      	add	r3, r2
 8008e6a:	009b      	lsls	r3, r3, #2
 8008e6c:	440b      	add	r3, r1
 8008e6e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8008e72:	2200      	movs	r2, #0
 8008e74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008e76:	7bfa      	ldrb	r2, [r7, #15]
 8008e78:	6879      	ldr	r1, [r7, #4]
 8008e7a:	4613      	mov	r3, r2
 8008e7c:	00db      	lsls	r3, r3, #3
 8008e7e:	4413      	add	r3, r2
 8008e80:	009b      	lsls	r3, r3, #2
 8008e82:	440b      	add	r3, r1
 8008e84:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8008e88:	2200      	movs	r2, #0
 8008e8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008e8c:	7bfa      	ldrb	r2, [r7, #15]
 8008e8e:	6879      	ldr	r1, [r7, #4]
 8008e90:	4613      	mov	r3, r2
 8008e92:	00db      	lsls	r3, r3, #3
 8008e94:	4413      	add	r3, r2
 8008e96:	009b      	lsls	r3, r3, #2
 8008e98:	440b      	add	r3, r1
 8008e9a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008ea2:	7bfa      	ldrb	r2, [r7, #15]
 8008ea4:	6879      	ldr	r1, [r7, #4]
 8008ea6:	4613      	mov	r3, r2
 8008ea8:	00db      	lsls	r3, r3, #3
 8008eaa:	4413      	add	r3, r2
 8008eac:	009b      	lsls	r3, r3, #2
 8008eae:	440b      	add	r3, r1
 8008eb0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008eb8:	7bfb      	ldrb	r3, [r7, #15]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	73fb      	strb	r3, [r7, #15]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	791b      	ldrb	r3, [r3, #4]
 8008ec2:	7bfa      	ldrb	r2, [r7, #15]
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d3b5      	bcc.n	8008e34 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6818      	ldr	r0, [r3, #0]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	7c1a      	ldrb	r2, [r3, #16]
 8008ed0:	f88d 2000 	strb.w	r2, [sp]
 8008ed4:	3304      	adds	r3, #4
 8008ed6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008ed8:	f007 fb7e 	bl	80105d8 <USB_DevInit>
 8008edc:	4603      	mov	r3, r0
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d005      	beq.n	8008eee <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2202      	movs	r2, #2
 8008ee6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008eea:	2301      	movs	r3, #1
 8008eec:	e013      	b.n	8008f16 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	7b1b      	ldrb	r3, [r3, #12]
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d102      	bne.n	8008f0a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f001 f96f 	bl	800a1e8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f008 fbc1 	bl	8011696 <USB_DevDisconnect>

  return HAL_OK;
 8008f14:	2300      	movs	r3, #0
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}

08008f1e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b084      	sub	sp, #16
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d101      	bne.n	8008f3a <HAL_PCD_Start+0x1c>
 8008f36:	2302      	movs	r3, #2
 8008f38:	e022      	b.n	8008f80 <HAL_PCD_Start+0x62>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d009      	beq.n	8008f62 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d105      	bne.n	8008f62 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f5a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4618      	mov	r0, r3
 8008f68:	f007 fac8 	bl	80104fc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4618      	mov	r0, r3
 8008f72:	f008 fb6f 	bl	8011654 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3710      	adds	r7, #16
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008f88:	b590      	push	{r4, r7, lr}
 8008f8a:	b08d      	sub	sp, #52	@ 0x34
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f96:	6a3b      	ldr	r3, [r7, #32]
 8008f98:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f008 fc2d 	bl	80117fe <USB_GetMode>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	f040 84b9 	bne.w	800991e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	f008 fb91 	bl	80116d8 <USB_ReadInterrupts>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	f000 84af 	beq.w	800991c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	0a1b      	lsrs	r3, r3, #8
 8008fc8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f008 fb7e 	bl	80116d8 <USB_ReadInterrupts>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	f003 0302 	and.w	r3, r3, #2
 8008fe2:	2b02      	cmp	r3, #2
 8008fe4:	d107      	bne.n	8008ff6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	695a      	ldr	r2, [r3, #20]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f002 0202 	and.w	r2, r2, #2
 8008ff4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f008 fb6c 	bl	80116d8 <USB_ReadInterrupts>
 8009000:	4603      	mov	r3, r0
 8009002:	f003 0310 	and.w	r3, r3, #16
 8009006:	2b10      	cmp	r3, #16
 8009008:	d161      	bne.n	80090ce <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	699a      	ldr	r2, [r3, #24]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f022 0210 	bic.w	r2, r2, #16
 8009018:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800901a:	6a3b      	ldr	r3, [r7, #32]
 800901c:	6a1b      	ldr	r3, [r3, #32]
 800901e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	f003 020f 	and.w	r2, r3, #15
 8009026:	4613      	mov	r3, r2
 8009028:	00db      	lsls	r3, r3, #3
 800902a:	4413      	add	r3, r2
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009032:	687a      	ldr	r2, [r7, #4]
 8009034:	4413      	add	r3, r2
 8009036:	3304      	adds	r3, #4
 8009038:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800903a:	69bb      	ldr	r3, [r7, #24]
 800903c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8009040:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009044:	d124      	bne.n	8009090 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009046:	69ba      	ldr	r2, [r7, #24]
 8009048:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800904c:	4013      	ands	r3, r2
 800904e:	2b00      	cmp	r3, #0
 8009050:	d035      	beq.n	80090be <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009056:	69bb      	ldr	r3, [r7, #24]
 8009058:	091b      	lsrs	r3, r3, #4
 800905a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800905c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009060:	b29b      	uxth	r3, r3
 8009062:	461a      	mov	r2, r3
 8009064:	6a38      	ldr	r0, [r7, #32]
 8009066:	f008 f9a3 	bl	80113b0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	68da      	ldr	r2, [r3, #12]
 800906e:	69bb      	ldr	r3, [r7, #24]
 8009070:	091b      	lsrs	r3, r3, #4
 8009072:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009076:	441a      	add	r2, r3
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	695a      	ldr	r2, [r3, #20]
 8009080:	69bb      	ldr	r3, [r7, #24]
 8009082:	091b      	lsrs	r3, r3, #4
 8009084:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009088:	441a      	add	r2, r3
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	615a      	str	r2, [r3, #20]
 800908e:	e016      	b.n	80090be <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8009090:	69bb      	ldr	r3, [r7, #24]
 8009092:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8009096:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800909a:	d110      	bne.n	80090be <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80090a2:	2208      	movs	r2, #8
 80090a4:	4619      	mov	r1, r3
 80090a6:	6a38      	ldr	r0, [r7, #32]
 80090a8:	f008 f982 	bl	80113b0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	695a      	ldr	r2, [r3, #20]
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	091b      	lsrs	r3, r3, #4
 80090b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80090b8:	441a      	add	r2, r3
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	699a      	ldr	r2, [r3, #24]
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f042 0210 	orr.w	r2, r2, #16
 80090cc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4618      	mov	r0, r3
 80090d4:	f008 fb00 	bl	80116d8 <USB_ReadInterrupts>
 80090d8:	4603      	mov	r3, r0
 80090da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80090de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80090e2:	f040 80a7 	bne.w	8009234 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80090e6:	2300      	movs	r3, #0
 80090e8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4618      	mov	r0, r3
 80090f0:	f008 fb05 	bl	80116fe <USB_ReadDevAllOutEpInterrupt>
 80090f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80090f6:	e099      	b.n	800922c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80090f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090fa:	f003 0301 	and.w	r3, r3, #1
 80090fe:	2b00      	cmp	r3, #0
 8009100:	f000 808e 	beq.w	8009220 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800910a:	b2d2      	uxtb	r2, r2
 800910c:	4611      	mov	r1, r2
 800910e:	4618      	mov	r0, r3
 8009110:	f008 fb29 	bl	8011766 <USB_ReadDevOutEPInterrupt>
 8009114:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	f003 0301 	and.w	r3, r3, #1
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00c      	beq.n	800913a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009122:	015a      	lsls	r2, r3, #5
 8009124:	69fb      	ldr	r3, [r7, #28]
 8009126:	4413      	add	r3, r2
 8009128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800912c:	461a      	mov	r2, r3
 800912e:	2301      	movs	r3, #1
 8009130:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009132:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 fed1 	bl	8009edc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	f003 0308 	and.w	r3, r3, #8
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00c      	beq.n	800915e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009146:	015a      	lsls	r2, r3, #5
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	4413      	add	r3, r2
 800914c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009150:	461a      	mov	r2, r3
 8009152:	2308      	movs	r3, #8
 8009154:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009156:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f000 ffa7 	bl	800a0ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	f003 0310 	and.w	r3, r3, #16
 8009164:	2b00      	cmp	r3, #0
 8009166:	d008      	beq.n	800917a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800916a:	015a      	lsls	r2, r3, #5
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	4413      	add	r3, r2
 8009170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009174:	461a      	mov	r2, r3
 8009176:	2310      	movs	r3, #16
 8009178:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	f003 0302 	and.w	r3, r3, #2
 8009180:	2b00      	cmp	r3, #0
 8009182:	d030      	beq.n	80091e6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8009184:	6a3b      	ldr	r3, [r7, #32]
 8009186:	695b      	ldr	r3, [r3, #20]
 8009188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800918c:	2b80      	cmp	r3, #128	@ 0x80
 800918e:	d109      	bne.n	80091a4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8009190:	69fb      	ldr	r3, [r7, #28]
 8009192:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	69fa      	ldr	r2, [r7, #28]
 800919a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800919e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80091a2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80091a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091a6:	4613      	mov	r3, r2
 80091a8:	00db      	lsls	r3, r3, #3
 80091aa:	4413      	add	r3, r2
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80091b2:	687a      	ldr	r2, [r7, #4]
 80091b4:	4413      	add	r3, r2
 80091b6:	3304      	adds	r3, #4
 80091b8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	78db      	ldrb	r3, [r3, #3]
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d108      	bne.n	80091d4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	2200      	movs	r2, #0
 80091c6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80091c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	4619      	mov	r1, r3
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f00a ff12 	bl	8013ff8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80091d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d6:	015a      	lsls	r2, r3, #5
 80091d8:	69fb      	ldr	r3, [r7, #28]
 80091da:	4413      	add	r3, r2
 80091dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091e0:	461a      	mov	r2, r3
 80091e2:	2302      	movs	r3, #2
 80091e4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	f003 0320 	and.w	r3, r3, #32
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d008      	beq.n	8009202 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80091f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f2:	015a      	lsls	r2, r3, #5
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	4413      	add	r3, r2
 80091f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091fc:	461a      	mov	r2, r3
 80091fe:	2320      	movs	r3, #32
 8009200:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009208:	2b00      	cmp	r3, #0
 800920a:	d009      	beq.n	8009220 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800920c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800920e:	015a      	lsls	r2, r3, #5
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	4413      	add	r3, r2
 8009214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009218:	461a      	mov	r2, r3
 800921a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800921e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009222:	3301      	adds	r3, #1
 8009224:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8009226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009228:	085b      	lsrs	r3, r3, #1
 800922a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800922c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800922e:	2b00      	cmp	r3, #0
 8009230:	f47f af62 	bne.w	80090f8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4618      	mov	r0, r3
 800923a:	f008 fa4d 	bl	80116d8 <USB_ReadInterrupts>
 800923e:	4603      	mov	r3, r0
 8009240:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009244:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009248:	f040 80db 	bne.w	8009402 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4618      	mov	r0, r3
 8009252:	f008 fa6e 	bl	8011732 <USB_ReadDevAllInEpInterrupt>
 8009256:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8009258:	2300      	movs	r3, #0
 800925a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800925c:	e0cd      	b.n	80093fa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800925e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009260:	f003 0301 	and.w	r3, r3, #1
 8009264:	2b00      	cmp	r3, #0
 8009266:	f000 80c2 	beq.w	80093ee <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009270:	b2d2      	uxtb	r2, r2
 8009272:	4611      	mov	r1, r2
 8009274:	4618      	mov	r0, r3
 8009276:	f008 fa94 	bl	80117a2 <USB_ReadDevInEPInterrupt>
 800927a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	f003 0301 	and.w	r3, r3, #1
 8009282:	2b00      	cmp	r3, #0
 8009284:	d057      	beq.n	8009336 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009288:	f003 030f 	and.w	r3, r3, #15
 800928c:	2201      	movs	r2, #1
 800928e:	fa02 f303 	lsl.w	r3, r2, r3
 8009292:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800929a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	43db      	mvns	r3, r3
 80092a0:	69f9      	ldr	r1, [r7, #28]
 80092a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80092a6:	4013      	ands	r3, r2
 80092a8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80092aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ac:	015a      	lsls	r2, r3, #5
 80092ae:	69fb      	ldr	r3, [r7, #28]
 80092b0:	4413      	add	r3, r2
 80092b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092b6:	461a      	mov	r2, r3
 80092b8:	2301      	movs	r3, #1
 80092ba:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	799b      	ldrb	r3, [r3, #6]
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d132      	bne.n	800932a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80092c4:	6879      	ldr	r1, [r7, #4]
 80092c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092c8:	4613      	mov	r3, r2
 80092ca:	00db      	lsls	r3, r3, #3
 80092cc:	4413      	add	r3, r2
 80092ce:	009b      	lsls	r3, r3, #2
 80092d0:	440b      	add	r3, r1
 80092d2:	3320      	adds	r3, #32
 80092d4:	6819      	ldr	r1, [r3, #0]
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092da:	4613      	mov	r3, r2
 80092dc:	00db      	lsls	r3, r3, #3
 80092de:	4413      	add	r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	4403      	add	r3, r0
 80092e4:	331c      	adds	r3, #28
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4419      	add	r1, r3
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092ee:	4613      	mov	r3, r2
 80092f0:	00db      	lsls	r3, r3, #3
 80092f2:	4413      	add	r3, r2
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	4403      	add	r3, r0
 80092f8:	3320      	adds	r3, #32
 80092fa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80092fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d113      	bne.n	800932a <HAL_PCD_IRQHandler+0x3a2>
 8009302:	6879      	ldr	r1, [r7, #4]
 8009304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009306:	4613      	mov	r3, r2
 8009308:	00db      	lsls	r3, r3, #3
 800930a:	4413      	add	r3, r2
 800930c:	009b      	lsls	r3, r3, #2
 800930e:	440b      	add	r3, r1
 8009310:	3324      	adds	r3, #36	@ 0x24
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d108      	bne.n	800932a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6818      	ldr	r0, [r3, #0]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009322:	461a      	mov	r2, r3
 8009324:	2101      	movs	r1, #1
 8009326:	f008 fa9d 	bl	8011864 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800932a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932c:	b2db      	uxtb	r3, r3
 800932e:	4619      	mov	r1, r3
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f00a fddc 	bl	8013eee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	f003 0308 	and.w	r3, r3, #8
 800933c:	2b00      	cmp	r3, #0
 800933e:	d008      	beq.n	8009352 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009342:	015a      	lsls	r2, r3, #5
 8009344:	69fb      	ldr	r3, [r7, #28]
 8009346:	4413      	add	r3, r2
 8009348:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800934c:	461a      	mov	r2, r3
 800934e:	2308      	movs	r3, #8
 8009350:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	f003 0310 	and.w	r3, r3, #16
 8009358:	2b00      	cmp	r3, #0
 800935a:	d008      	beq.n	800936e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800935c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935e:	015a      	lsls	r2, r3, #5
 8009360:	69fb      	ldr	r3, [r7, #28]
 8009362:	4413      	add	r3, r2
 8009364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009368:	461a      	mov	r2, r3
 800936a:	2310      	movs	r3, #16
 800936c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009374:	2b00      	cmp	r3, #0
 8009376:	d008      	beq.n	800938a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800937a:	015a      	lsls	r2, r3, #5
 800937c:	69fb      	ldr	r3, [r7, #28]
 800937e:	4413      	add	r3, r2
 8009380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009384:	461a      	mov	r2, r3
 8009386:	2340      	movs	r3, #64	@ 0x40
 8009388:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	f003 0302 	and.w	r3, r3, #2
 8009390:	2b00      	cmp	r3, #0
 8009392:	d023      	beq.n	80093dc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8009394:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009396:	6a38      	ldr	r0, [r7, #32]
 8009398:	f007 fa7c 	bl	8010894 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800939c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800939e:	4613      	mov	r3, r2
 80093a0:	00db      	lsls	r3, r3, #3
 80093a2:	4413      	add	r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	3310      	adds	r3, #16
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	4413      	add	r3, r2
 80093ac:	3304      	adds	r3, #4
 80093ae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	78db      	ldrb	r3, [r3, #3]
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d108      	bne.n	80093ca <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	2200      	movs	r2, #0
 80093bc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80093be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	4619      	mov	r1, r3
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f00a fe29 	bl	801401c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80093ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093cc:	015a      	lsls	r2, r3, #5
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	4413      	add	r3, r2
 80093d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093d6:	461a      	mov	r2, r3
 80093d8:	2302      	movs	r3, #2
 80093da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d003      	beq.n	80093ee <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80093e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	f000 fcea 	bl	8009dc2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80093ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f0:	3301      	adds	r3, #1
 80093f2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80093f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093f6:	085b      	lsrs	r3, r3, #1
 80093f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80093fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	f47f af2e 	bne.w	800925e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4618      	mov	r0, r3
 8009408:	f008 f966 	bl	80116d8 <USB_ReadInterrupts>
 800940c:	4603      	mov	r3, r0
 800940e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009412:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009416:	d122      	bne.n	800945e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009418:	69fb      	ldr	r3, [r7, #28]
 800941a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	69fa      	ldr	r2, [r7, #28]
 8009422:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009426:	f023 0301 	bic.w	r3, r3, #1
 800942a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8009432:	2b01      	cmp	r3, #1
 8009434:	d108      	bne.n	8009448 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2200      	movs	r2, #0
 800943a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800943e:	2100      	movs	r1, #0
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f000 fef5 	bl	800a230 <HAL_PCDEx_LPM_Callback>
 8009446:	e002      	b.n	800944e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f00a fdc7 	bl	8013fdc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	695a      	ldr	r2, [r3, #20]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800945c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4618      	mov	r0, r3
 8009464:	f008 f938 	bl	80116d8 <USB_ReadInterrupts>
 8009468:	4603      	mov	r3, r0
 800946a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800946e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009472:	d112      	bne.n	800949a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009474:	69fb      	ldr	r3, [r7, #28]
 8009476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	f003 0301 	and.w	r3, r3, #1
 8009480:	2b01      	cmp	r3, #1
 8009482:	d102      	bne.n	800948a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f00a fd83 	bl	8013f90 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	695a      	ldr	r2, [r3, #20]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8009498:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4618      	mov	r0, r3
 80094a0:	f008 f91a 	bl	80116d8 <USB_ReadInterrupts>
 80094a4:	4603      	mov	r3, r0
 80094a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094ae:	d121      	bne.n	80094f4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	695a      	ldr	r2, [r3, #20]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80094be:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d111      	bne.n	80094ee <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2201      	movs	r2, #1
 80094ce:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094d8:	089b      	lsrs	r3, r3, #2
 80094da:	f003 020f 	and.w	r2, r3, #15
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80094e4:	2101      	movs	r1, #1
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 fea2 	bl	800a230 <HAL_PCDEx_LPM_Callback>
 80094ec:	e002      	b.n	80094f4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f00a fd4e 	bl	8013f90 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4618      	mov	r0, r3
 80094fa:	f008 f8ed 	bl	80116d8 <USB_ReadInterrupts>
 80094fe:	4603      	mov	r3, r0
 8009500:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009508:	f040 80b7 	bne.w	800967a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800950c:	69fb      	ldr	r3, [r7, #28]
 800950e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	69fa      	ldr	r2, [r7, #28]
 8009516:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800951a:	f023 0301 	bic.w	r3, r3, #1
 800951e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2110      	movs	r1, #16
 8009526:	4618      	mov	r0, r3
 8009528:	f007 f9b4 	bl	8010894 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800952c:	2300      	movs	r3, #0
 800952e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009530:	e046      	b.n	80095c0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009534:	015a      	lsls	r2, r3, #5
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	4413      	add	r3, r2
 800953a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800953e:	461a      	mov	r2, r3
 8009540:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009544:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009548:	015a      	lsls	r2, r3, #5
 800954a:	69fb      	ldr	r3, [r7, #28]
 800954c:	4413      	add	r3, r2
 800954e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009556:	0151      	lsls	r1, r2, #5
 8009558:	69fa      	ldr	r2, [r7, #28]
 800955a:	440a      	add	r2, r1
 800955c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009560:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009564:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009568:	015a      	lsls	r2, r3, #5
 800956a:	69fb      	ldr	r3, [r7, #28]
 800956c:	4413      	add	r3, r2
 800956e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009572:	461a      	mov	r2, r3
 8009574:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009578:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800957a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800957c:	015a      	lsls	r2, r3, #5
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	4413      	add	r3, r2
 8009582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800958a:	0151      	lsls	r1, r2, #5
 800958c:	69fa      	ldr	r2, [r7, #28]
 800958e:	440a      	add	r2, r1
 8009590:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009594:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009598:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800959a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800959c:	015a      	lsls	r2, r3, #5
 800959e:	69fb      	ldr	r3, [r7, #28]
 80095a0:	4413      	add	r3, r2
 80095a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095aa:	0151      	lsls	r1, r2, #5
 80095ac:	69fa      	ldr	r2, [r7, #28]
 80095ae:	440a      	add	r2, r1
 80095b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80095b8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80095ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095bc:	3301      	adds	r3, #1
 80095be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	791b      	ldrb	r3, [r3, #4]
 80095c4:	461a      	mov	r2, r3
 80095c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d3b2      	bcc.n	8009532 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80095cc:	69fb      	ldr	r3, [r7, #28]
 80095ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095d2:	69db      	ldr	r3, [r3, #28]
 80095d4:	69fa      	ldr	r2, [r7, #28]
 80095d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80095da:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80095de:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	7bdb      	ldrb	r3, [r3, #15]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d016      	beq.n	8009616 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80095e8:	69fb      	ldr	r3, [r7, #28]
 80095ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80095f2:	69fa      	ldr	r2, [r7, #28]
 80095f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80095f8:	f043 030b 	orr.w	r3, r3, #11
 80095fc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009600:	69fb      	ldr	r3, [r7, #28]
 8009602:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009608:	69fa      	ldr	r2, [r7, #28]
 800960a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800960e:	f043 030b 	orr.w	r3, r3, #11
 8009612:	6453      	str	r3, [r2, #68]	@ 0x44
 8009614:	e015      	b.n	8009642 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009616:	69fb      	ldr	r3, [r7, #28]
 8009618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800961c:	695a      	ldr	r2, [r3, #20]
 800961e:	69fb      	ldr	r3, [r7, #28]
 8009620:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009624:	4619      	mov	r1, r3
 8009626:	f242 032b 	movw	r3, #8235	@ 0x202b
 800962a:	4313      	orrs	r3, r2
 800962c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800962e:	69fb      	ldr	r3, [r7, #28]
 8009630:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009634:	691b      	ldr	r3, [r3, #16]
 8009636:	69fa      	ldr	r2, [r7, #28]
 8009638:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800963c:	f043 030b 	orr.w	r3, r3, #11
 8009640:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009642:	69fb      	ldr	r3, [r7, #28]
 8009644:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	69fa      	ldr	r2, [r7, #28]
 800964c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009650:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009654:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6818      	ldr	r0, [r3, #0]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009664:	461a      	mov	r2, r3
 8009666:	f008 f8fd 	bl	8011864 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	695a      	ldr	r2, [r3, #20]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8009678:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4618      	mov	r0, r3
 8009680:	f008 f82a 	bl	80116d8 <USB_ReadInterrupts>
 8009684:	4603      	mov	r3, r0
 8009686:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800968a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800968e:	d123      	bne.n	80096d8 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4618      	mov	r0, r3
 8009696:	f008 f8c1 	bl	801181c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	4618      	mov	r0, r3
 80096a0:	f007 f971 	bl	8010986 <USB_GetDevSpeed>
 80096a4:	4603      	mov	r3, r0
 80096a6:	461a      	mov	r2, r3
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681c      	ldr	r4, [r3, #0]
 80096b0:	f001 fd9e 	bl	800b1f0 <HAL_RCC_GetHCLKFreq>
 80096b4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80096ba:	461a      	mov	r2, r3
 80096bc:	4620      	mov	r0, r4
 80096be:	f006 fe7b 	bl	80103b8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f00a fc3b 	bl	8013f3e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	695a      	ldr	r2, [r3, #20]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80096d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	4618      	mov	r0, r3
 80096de:	f007 fffb 	bl	80116d8 <USB_ReadInterrupts>
 80096e2:	4603      	mov	r3, r0
 80096e4:	f003 0308 	and.w	r3, r3, #8
 80096e8:	2b08      	cmp	r3, #8
 80096ea:	d10a      	bne.n	8009702 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f00a fc18 	bl	8013f22 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	695a      	ldr	r2, [r3, #20]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f002 0208 	and.w	r2, r2, #8
 8009700:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4618      	mov	r0, r3
 8009708:	f007 ffe6 	bl	80116d8 <USB_ReadInterrupts>
 800970c:	4603      	mov	r3, r0
 800970e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009712:	2b80      	cmp	r3, #128	@ 0x80
 8009714:	d123      	bne.n	800975e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009716:	6a3b      	ldr	r3, [r7, #32]
 8009718:	699b      	ldr	r3, [r3, #24]
 800971a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800971e:	6a3b      	ldr	r3, [r7, #32]
 8009720:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009722:	2301      	movs	r3, #1
 8009724:	627b      	str	r3, [r7, #36]	@ 0x24
 8009726:	e014      	b.n	8009752 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009728:	6879      	ldr	r1, [r7, #4]
 800972a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800972c:	4613      	mov	r3, r2
 800972e:	00db      	lsls	r3, r3, #3
 8009730:	4413      	add	r3, r2
 8009732:	009b      	lsls	r3, r3, #2
 8009734:	440b      	add	r3, r1
 8009736:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800973a:	781b      	ldrb	r3, [r3, #0]
 800973c:	2b01      	cmp	r3, #1
 800973e:	d105      	bne.n	800974c <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009742:	b2db      	uxtb	r3, r3
 8009744:	4619      	mov	r1, r3
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f000 fb0a 	bl	8009d60 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800974c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800974e:	3301      	adds	r3, #1
 8009750:	627b      	str	r3, [r7, #36]	@ 0x24
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	791b      	ldrb	r3, [r3, #4]
 8009756:	461a      	mov	r2, r3
 8009758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800975a:	4293      	cmp	r3, r2
 800975c:	d3e4      	bcc.n	8009728 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4618      	mov	r0, r3
 8009764:	f007 ffb8 	bl	80116d8 <USB_ReadInterrupts>
 8009768:	4603      	mov	r3, r0
 800976a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800976e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009772:	d13c      	bne.n	80097ee <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009774:	2301      	movs	r3, #1
 8009776:	627b      	str	r3, [r7, #36]	@ 0x24
 8009778:	e02b      	b.n	80097d2 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800977a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800977c:	015a      	lsls	r2, r3, #5
 800977e:	69fb      	ldr	r3, [r7, #28]
 8009780:	4413      	add	r3, r2
 8009782:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800978a:	6879      	ldr	r1, [r7, #4]
 800978c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800978e:	4613      	mov	r3, r2
 8009790:	00db      	lsls	r3, r3, #3
 8009792:	4413      	add	r3, r2
 8009794:	009b      	lsls	r3, r3, #2
 8009796:	440b      	add	r3, r1
 8009798:	3318      	adds	r3, #24
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	2b01      	cmp	r3, #1
 800979e:	d115      	bne.n	80097cc <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80097a0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	da12      	bge.n	80097cc <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80097a6:	6879      	ldr	r1, [r7, #4]
 80097a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097aa:	4613      	mov	r3, r2
 80097ac:	00db      	lsls	r3, r3, #3
 80097ae:	4413      	add	r3, r2
 80097b0:	009b      	lsls	r3, r3, #2
 80097b2:	440b      	add	r3, r1
 80097b4:	3317      	adds	r3, #23
 80097b6:	2201      	movs	r2, #1
 80097b8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80097ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80097c2:	b2db      	uxtb	r3, r3
 80097c4:	4619      	mov	r1, r3
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 faca 	bl	8009d60 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80097cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ce:	3301      	adds	r3, #1
 80097d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	791b      	ldrb	r3, [r3, #4]
 80097d6:	461a      	mov	r2, r3
 80097d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097da:	4293      	cmp	r3, r2
 80097dc:	d3cd      	bcc.n	800977a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	695a      	ldr	r2, [r3, #20]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80097ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4618      	mov	r0, r3
 80097f4:	f007 ff70 	bl	80116d8 <USB_ReadInterrupts>
 80097f8:	4603      	mov	r3, r0
 80097fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80097fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009802:	d156      	bne.n	80098b2 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009804:	2301      	movs	r3, #1
 8009806:	627b      	str	r3, [r7, #36]	@ 0x24
 8009808:	e045      	b.n	8009896 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800980a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800980c:	015a      	lsls	r2, r3, #5
 800980e:	69fb      	ldr	r3, [r7, #28]
 8009810:	4413      	add	r3, r2
 8009812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800981a:	6879      	ldr	r1, [r7, #4]
 800981c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800981e:	4613      	mov	r3, r2
 8009820:	00db      	lsls	r3, r3, #3
 8009822:	4413      	add	r3, r2
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	440b      	add	r3, r1
 8009828:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	2b01      	cmp	r3, #1
 8009830:	d12e      	bne.n	8009890 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009832:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009834:	2b00      	cmp	r3, #0
 8009836:	da2b      	bge.n	8009890 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	0c1a      	lsrs	r2, r3, #16
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8009842:	4053      	eors	r3, r2
 8009844:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009848:	2b00      	cmp	r3, #0
 800984a:	d121      	bne.n	8009890 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800984c:	6879      	ldr	r1, [r7, #4]
 800984e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009850:	4613      	mov	r3, r2
 8009852:	00db      	lsls	r3, r3, #3
 8009854:	4413      	add	r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	440b      	add	r3, r1
 800985a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800985e:	2201      	movs	r2, #1
 8009860:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009862:	6a3b      	ldr	r3, [r7, #32]
 8009864:	699b      	ldr	r3, [r3, #24]
 8009866:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800986a:	6a3b      	ldr	r3, [r7, #32]
 800986c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800986e:	6a3b      	ldr	r3, [r7, #32]
 8009870:	695b      	ldr	r3, [r3, #20]
 8009872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009876:	2b00      	cmp	r3, #0
 8009878:	d10a      	bne.n	8009890 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800987a:	69fb      	ldr	r3, [r7, #28]
 800987c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	69fa      	ldr	r2, [r7, #28]
 8009884:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009888:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800988c:	6053      	str	r3, [r2, #4]
            break;
 800988e:	e008      	b.n	80098a2 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009892:	3301      	adds	r3, #1
 8009894:	627b      	str	r3, [r7, #36]	@ 0x24
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	791b      	ldrb	r3, [r3, #4]
 800989a:	461a      	mov	r2, r3
 800989c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800989e:	4293      	cmp	r3, r2
 80098a0:	d3b3      	bcc.n	800980a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	695a      	ldr	r2, [r3, #20]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80098b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4618      	mov	r0, r3
 80098b8:	f007 ff0e 	bl	80116d8 <USB_ReadInterrupts>
 80098bc:	4603      	mov	r3, r0
 80098be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80098c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098c6:	d10a      	bne.n	80098de <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f00a fbb9 	bl	8014040 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	695a      	ldr	r2, [r3, #20]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80098dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4618      	mov	r0, r3
 80098e4:	f007 fef8 	bl	80116d8 <USB_ReadInterrupts>
 80098e8:	4603      	mov	r3, r0
 80098ea:	f003 0304 	and.w	r3, r3, #4
 80098ee:	2b04      	cmp	r3, #4
 80098f0:	d115      	bne.n	800991e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80098fa:	69bb      	ldr	r3, [r7, #24]
 80098fc:	f003 0304 	and.w	r3, r3, #4
 8009900:	2b00      	cmp	r3, #0
 8009902:	d002      	beq.n	800990a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f00a fba9 	bl	801405c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	6859      	ldr	r1, [r3, #4]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	69ba      	ldr	r2, [r7, #24]
 8009916:	430a      	orrs	r2, r1
 8009918:	605a      	str	r2, [r3, #4]
 800991a:	e000      	b.n	800991e <HAL_PCD_IRQHandler+0x996>
      return;
 800991c:	bf00      	nop
    }
  }
}
 800991e:	3734      	adds	r7, #52	@ 0x34
 8009920:	46bd      	mov	sp, r7
 8009922:	bd90      	pop	{r4, r7, pc}

08009924 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b082      	sub	sp, #8
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	460b      	mov	r3, r1
 800992e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009936:	2b01      	cmp	r3, #1
 8009938:	d101      	bne.n	800993e <HAL_PCD_SetAddress+0x1a>
 800993a:	2302      	movs	r3, #2
 800993c:	e012      	b.n	8009964 <HAL_PCD_SetAddress+0x40>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2201      	movs	r2, #1
 8009942:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	78fa      	ldrb	r2, [r7, #3]
 800994a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	78fa      	ldrb	r2, [r7, #3]
 8009952:	4611      	mov	r1, r2
 8009954:	4618      	mov	r0, r3
 8009956:	f007 fe57 	bl	8011608 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009962:	2300      	movs	r3, #0
}
 8009964:	4618      	mov	r0, r3
 8009966:	3708      	adds	r7, #8
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}

0800996c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	4608      	mov	r0, r1
 8009976:	4611      	mov	r1, r2
 8009978:	461a      	mov	r2, r3
 800997a:	4603      	mov	r3, r0
 800997c:	70fb      	strb	r3, [r7, #3]
 800997e:	460b      	mov	r3, r1
 8009980:	803b      	strh	r3, [r7, #0]
 8009982:	4613      	mov	r3, r2
 8009984:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009986:	2300      	movs	r3, #0
 8009988:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800998a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800998e:	2b00      	cmp	r3, #0
 8009990:	da0f      	bge.n	80099b2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009992:	78fb      	ldrb	r3, [r7, #3]
 8009994:	f003 020f 	and.w	r2, r3, #15
 8009998:	4613      	mov	r3, r2
 800999a:	00db      	lsls	r3, r3, #3
 800999c:	4413      	add	r3, r2
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	3310      	adds	r3, #16
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	4413      	add	r3, r2
 80099a6:	3304      	adds	r3, #4
 80099a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2201      	movs	r2, #1
 80099ae:	705a      	strb	r2, [r3, #1]
 80099b0:	e00f      	b.n	80099d2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80099b2:	78fb      	ldrb	r3, [r7, #3]
 80099b4:	f003 020f 	and.w	r2, r3, #15
 80099b8:	4613      	mov	r3, r2
 80099ba:	00db      	lsls	r3, r3, #3
 80099bc:	4413      	add	r3, r2
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80099c4:	687a      	ldr	r2, [r7, #4]
 80099c6:	4413      	add	r3, r2
 80099c8:	3304      	adds	r3, #4
 80099ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2200      	movs	r2, #0
 80099d0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80099d2:	78fb      	ldrb	r3, [r7, #3]
 80099d4:	f003 030f 	and.w	r3, r3, #15
 80099d8:	b2da      	uxtb	r2, r3
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80099de:	883b      	ldrh	r3, [r7, #0]
 80099e0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	78ba      	ldrb	r2, [r7, #2]
 80099ec:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	785b      	ldrb	r3, [r3, #1]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d004      	beq.n	8009a00 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	461a      	mov	r2, r3
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009a00:	78bb      	ldrb	r3, [r7, #2]
 8009a02:	2b02      	cmp	r3, #2
 8009a04:	d102      	bne.n	8009a0c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d101      	bne.n	8009a1a <HAL_PCD_EP_Open+0xae>
 8009a16:	2302      	movs	r3, #2
 8009a18:	e00e      	b.n	8009a38 <HAL_PCD_EP_Open+0xcc>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2201      	movs	r2, #1
 8009a1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	68f9      	ldr	r1, [r7, #12]
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f006 ffd1 	bl	80109d0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2200      	movs	r2, #0
 8009a32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8009a36:	7afb      	ldrb	r3, [r7, #11]
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3710      	adds	r7, #16
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b084      	sub	sp, #16
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
 8009a48:	460b      	mov	r3, r1
 8009a4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009a4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	da0f      	bge.n	8009a74 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a54:	78fb      	ldrb	r3, [r7, #3]
 8009a56:	f003 020f 	and.w	r2, r3, #15
 8009a5a:	4613      	mov	r3, r2
 8009a5c:	00db      	lsls	r3, r3, #3
 8009a5e:	4413      	add	r3, r2
 8009a60:	009b      	lsls	r3, r3, #2
 8009a62:	3310      	adds	r3, #16
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	4413      	add	r3, r2
 8009a68:	3304      	adds	r3, #4
 8009a6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2201      	movs	r2, #1
 8009a70:	705a      	strb	r2, [r3, #1]
 8009a72:	e00f      	b.n	8009a94 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a74:	78fb      	ldrb	r3, [r7, #3]
 8009a76:	f003 020f 	and.w	r2, r3, #15
 8009a7a:	4613      	mov	r3, r2
 8009a7c:	00db      	lsls	r3, r3, #3
 8009a7e:	4413      	add	r3, r2
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	4413      	add	r3, r2
 8009a8a:	3304      	adds	r3, #4
 8009a8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2200      	movs	r2, #0
 8009a92:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009a94:	78fb      	ldrb	r3, [r7, #3]
 8009a96:	f003 030f 	and.w	r3, r3, #15
 8009a9a:	b2da      	uxtb	r2, r3
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009aa6:	2b01      	cmp	r3, #1
 8009aa8:	d101      	bne.n	8009aae <HAL_PCD_EP_Close+0x6e>
 8009aaa:	2302      	movs	r3, #2
 8009aac:	e00e      	b.n	8009acc <HAL_PCD_EP_Close+0x8c>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	68f9      	ldr	r1, [r7, #12]
 8009abc:	4618      	mov	r0, r3
 8009abe:	f007 f80f 	bl	8010ae0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8009aca:	2300      	movs	r3, #0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3710      	adds	r7, #16
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b086      	sub	sp, #24
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	607a      	str	r2, [r7, #4]
 8009ade:	603b      	str	r3, [r7, #0]
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009ae4:	7afb      	ldrb	r3, [r7, #11]
 8009ae6:	f003 020f 	and.w	r2, r3, #15
 8009aea:	4613      	mov	r3, r2
 8009aec:	00db      	lsls	r3, r3, #3
 8009aee:	4413      	add	r3, r2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	4413      	add	r3, r2
 8009afa:	3304      	adds	r3, #4
 8009afc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	687a      	ldr	r2, [r7, #4]
 8009b02:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	683a      	ldr	r2, [r7, #0]
 8009b08:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	2200      	movs	r2, #0
 8009b14:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009b16:	7afb      	ldrb	r3, [r7, #11]
 8009b18:	f003 030f 	and.w	r3, r3, #15
 8009b1c:	b2da      	uxtb	r2, r3
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	799b      	ldrb	r3, [r3, #6]
 8009b26:	2b01      	cmp	r3, #1
 8009b28:	d102      	bne.n	8009b30 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009b2a:	687a      	ldr	r2, [r7, #4]
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	6818      	ldr	r0, [r3, #0]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	799b      	ldrb	r3, [r3, #6]
 8009b38:	461a      	mov	r2, r3
 8009b3a:	6979      	ldr	r1, [r7, #20]
 8009b3c:	f007 f8ac 	bl	8010c98 <USB_EPStartXfer>

  return HAL_OK;
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3718      	adds	r7, #24
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}

08009b4a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009b4a:	b480      	push	{r7}
 8009b4c:	b083      	sub	sp, #12
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
 8009b52:	460b      	mov	r3, r1
 8009b54:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009b56:	78fb      	ldrb	r3, [r7, #3]
 8009b58:	f003 020f 	and.w	r2, r3, #15
 8009b5c:	6879      	ldr	r1, [r7, #4]
 8009b5e:	4613      	mov	r3, r2
 8009b60:	00db      	lsls	r3, r3, #3
 8009b62:	4413      	add	r3, r2
 8009b64:	009b      	lsls	r3, r3, #2
 8009b66:	440b      	add	r3, r1
 8009b68:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8009b6c:	681b      	ldr	r3, [r3, #0]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	370c      	adds	r7, #12
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr

08009b7a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009b7a:	b580      	push	{r7, lr}
 8009b7c:	b086      	sub	sp, #24
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	60f8      	str	r0, [r7, #12]
 8009b82:	607a      	str	r2, [r7, #4]
 8009b84:	603b      	str	r3, [r7, #0]
 8009b86:	460b      	mov	r3, r1
 8009b88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009b8a:	7afb      	ldrb	r3, [r7, #11]
 8009b8c:	f003 020f 	and.w	r2, r3, #15
 8009b90:	4613      	mov	r3, r2
 8009b92:	00db      	lsls	r3, r3, #3
 8009b94:	4413      	add	r3, r2
 8009b96:	009b      	lsls	r3, r3, #2
 8009b98:	3310      	adds	r3, #16
 8009b9a:	68fa      	ldr	r2, [r7, #12]
 8009b9c:	4413      	add	r3, r2
 8009b9e:	3304      	adds	r3, #4
 8009ba0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	687a      	ldr	r2, [r7, #4]
 8009ba6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	683a      	ldr	r2, [r7, #0]
 8009bac:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009bba:	7afb      	ldrb	r3, [r7, #11]
 8009bbc:	f003 030f 	and.w	r3, r3, #15
 8009bc0:	b2da      	uxtb	r2, r3
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	799b      	ldrb	r3, [r3, #6]
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	d102      	bne.n	8009bd4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009bce:	687a      	ldr	r2, [r7, #4]
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	6818      	ldr	r0, [r3, #0]
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	799b      	ldrb	r3, [r3, #6]
 8009bdc:	461a      	mov	r2, r3
 8009bde:	6979      	ldr	r1, [r7, #20]
 8009be0:	f007 f85a 	bl	8010c98 <USB_EPStartXfer>

  return HAL_OK;
 8009be4:	2300      	movs	r3, #0
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3718      	adds	r7, #24
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}

08009bee <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009bee:	b580      	push	{r7, lr}
 8009bf0:	b084      	sub	sp, #16
 8009bf2:	af00      	add	r7, sp, #0
 8009bf4:	6078      	str	r0, [r7, #4]
 8009bf6:	460b      	mov	r3, r1
 8009bf8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009bfa:	78fb      	ldrb	r3, [r7, #3]
 8009bfc:	f003 030f 	and.w	r3, r3, #15
 8009c00:	687a      	ldr	r2, [r7, #4]
 8009c02:	7912      	ldrb	r2, [r2, #4]
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d901      	bls.n	8009c0c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	e04f      	b.n	8009cac <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009c0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	da0f      	bge.n	8009c34 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c14:	78fb      	ldrb	r3, [r7, #3]
 8009c16:	f003 020f 	and.w	r2, r3, #15
 8009c1a:	4613      	mov	r3, r2
 8009c1c:	00db      	lsls	r3, r3, #3
 8009c1e:	4413      	add	r3, r2
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	3310      	adds	r3, #16
 8009c24:	687a      	ldr	r2, [r7, #4]
 8009c26:	4413      	add	r3, r2
 8009c28:	3304      	adds	r3, #4
 8009c2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	705a      	strb	r2, [r3, #1]
 8009c32:	e00d      	b.n	8009c50 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009c34:	78fa      	ldrb	r2, [r7, #3]
 8009c36:	4613      	mov	r3, r2
 8009c38:	00db      	lsls	r3, r3, #3
 8009c3a:	4413      	add	r3, r2
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009c42:	687a      	ldr	r2, [r7, #4]
 8009c44:	4413      	add	r3, r2
 8009c46:	3304      	adds	r3, #4
 8009c48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2201      	movs	r2, #1
 8009c54:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c56:	78fb      	ldrb	r3, [r7, #3]
 8009c58:	f003 030f 	and.w	r3, r3, #15
 8009c5c:	b2da      	uxtb	r2, r3
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d101      	bne.n	8009c70 <HAL_PCD_EP_SetStall+0x82>
 8009c6c:	2302      	movs	r3, #2
 8009c6e:	e01d      	b.n	8009cac <HAL_PCD_EP_SetStall+0xbe>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2201      	movs	r2, #1
 8009c74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68f9      	ldr	r1, [r7, #12]
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f007 fbee 	bl	8011460 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009c84:	78fb      	ldrb	r3, [r7, #3]
 8009c86:	f003 030f 	and.w	r3, r3, #15
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d109      	bne.n	8009ca2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	6818      	ldr	r0, [r3, #0]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	7999      	ldrb	r1, [r3, #6]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	f007 fde1 	bl	8011864 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3710      	adds	r7, #16
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b084      	sub	sp, #16
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	460b      	mov	r3, r1
 8009cbe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009cc0:	78fb      	ldrb	r3, [r7, #3]
 8009cc2:	f003 030f 	and.w	r3, r3, #15
 8009cc6:	687a      	ldr	r2, [r7, #4]
 8009cc8:	7912      	ldrb	r2, [r2, #4]
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d901      	bls.n	8009cd2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e042      	b.n	8009d58 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009cd2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	da0f      	bge.n	8009cfa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009cda:	78fb      	ldrb	r3, [r7, #3]
 8009cdc:	f003 020f 	and.w	r2, r3, #15
 8009ce0:	4613      	mov	r3, r2
 8009ce2:	00db      	lsls	r3, r3, #3
 8009ce4:	4413      	add	r3, r2
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	3310      	adds	r3, #16
 8009cea:	687a      	ldr	r2, [r7, #4]
 8009cec:	4413      	add	r3, r2
 8009cee:	3304      	adds	r3, #4
 8009cf0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	705a      	strb	r2, [r3, #1]
 8009cf8:	e00f      	b.n	8009d1a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009cfa:	78fb      	ldrb	r3, [r7, #3]
 8009cfc:	f003 020f 	and.w	r2, r3, #15
 8009d00:	4613      	mov	r3, r2
 8009d02:	00db      	lsls	r3, r3, #3
 8009d04:	4413      	add	r3, r2
 8009d06:	009b      	lsls	r3, r3, #2
 8009d08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	4413      	add	r3, r2
 8009d10:	3304      	adds	r3, #4
 8009d12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2200      	movs	r2, #0
 8009d18:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d20:	78fb      	ldrb	r3, [r7, #3]
 8009d22:	f003 030f 	and.w	r3, r3, #15
 8009d26:	b2da      	uxtb	r2, r3
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d101      	bne.n	8009d3a <HAL_PCD_EP_ClrStall+0x86>
 8009d36:	2302      	movs	r3, #2
 8009d38:	e00e      	b.n	8009d58 <HAL_PCD_EP_ClrStall+0xa4>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	68f9      	ldr	r1, [r7, #12]
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f007 fbf7 	bl	801153c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009d56:	2300      	movs	r3, #0
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b084      	sub	sp, #16
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	460b      	mov	r3, r1
 8009d6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009d6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	da0c      	bge.n	8009d8e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d74:	78fb      	ldrb	r3, [r7, #3]
 8009d76:	f003 020f 	and.w	r2, r3, #15
 8009d7a:	4613      	mov	r3, r2
 8009d7c:	00db      	lsls	r3, r3, #3
 8009d7e:	4413      	add	r3, r2
 8009d80:	009b      	lsls	r3, r3, #2
 8009d82:	3310      	adds	r3, #16
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	4413      	add	r3, r2
 8009d88:	3304      	adds	r3, #4
 8009d8a:	60fb      	str	r3, [r7, #12]
 8009d8c:	e00c      	b.n	8009da8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009d8e:	78fb      	ldrb	r3, [r7, #3]
 8009d90:	f003 020f 	and.w	r2, r3, #15
 8009d94:	4613      	mov	r3, r2
 8009d96:	00db      	lsls	r3, r3, #3
 8009d98:	4413      	add	r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009da0:	687a      	ldr	r2, [r7, #4]
 8009da2:	4413      	add	r3, r2
 8009da4:	3304      	adds	r3, #4
 8009da6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	68f9      	ldr	r1, [r7, #12]
 8009dae:	4618      	mov	r0, r3
 8009db0:	f007 fa16 	bl	80111e0 <USB_EPStopXfer>
 8009db4:	4603      	mov	r3, r0
 8009db6:	72fb      	strb	r3, [r7, #11]

  return ret;
 8009db8:	7afb      	ldrb	r3, [r7, #11]
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	3710      	adds	r7, #16
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}

08009dc2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009dc2:	b580      	push	{r7, lr}
 8009dc4:	b08a      	sub	sp, #40	@ 0x28
 8009dc6:	af02      	add	r7, sp, #8
 8009dc8:	6078      	str	r0, [r7, #4]
 8009dca:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009dd6:	683a      	ldr	r2, [r7, #0]
 8009dd8:	4613      	mov	r3, r2
 8009dda:	00db      	lsls	r3, r3, #3
 8009ddc:	4413      	add	r3, r2
 8009dde:	009b      	lsls	r3, r3, #2
 8009de0:	3310      	adds	r3, #16
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	4413      	add	r3, r2
 8009de6:	3304      	adds	r3, #4
 8009de8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	695a      	ldr	r2, [r3, #20]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	691b      	ldr	r3, [r3, #16]
 8009df2:	429a      	cmp	r2, r3
 8009df4:	d901      	bls.n	8009dfa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009df6:	2301      	movs	r3, #1
 8009df8:	e06b      	b.n	8009ed2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	691a      	ldr	r2, [r3, #16]
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	695b      	ldr	r3, [r3, #20]
 8009e02:	1ad3      	subs	r3, r2, r3
 8009e04:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	69fa      	ldr	r2, [r7, #28]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d902      	bls.n	8009e16 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009e16:	69fb      	ldr	r3, [r7, #28]
 8009e18:	3303      	adds	r3, #3
 8009e1a:	089b      	lsrs	r3, r3, #2
 8009e1c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009e1e:	e02a      	b.n	8009e76 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	691a      	ldr	r2, [r3, #16]
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	695b      	ldr	r3, [r3, #20]
 8009e28:	1ad3      	subs	r3, r2, r3
 8009e2a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	689b      	ldr	r3, [r3, #8]
 8009e30:	69fa      	ldr	r2, [r7, #28]
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d902      	bls.n	8009e3c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009e3c:	69fb      	ldr	r3, [r7, #28]
 8009e3e:	3303      	adds	r3, #3
 8009e40:	089b      	lsrs	r3, r3, #2
 8009e42:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	68d9      	ldr	r1, [r3, #12]
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	b2da      	uxtb	r2, r3
 8009e4c:	69fb      	ldr	r3, [r7, #28]
 8009e4e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009e54:	9300      	str	r3, [sp, #0]
 8009e56:	4603      	mov	r3, r0
 8009e58:	6978      	ldr	r0, [r7, #20]
 8009e5a:	f007 fa6b 	bl	8011334 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	68da      	ldr	r2, [r3, #12]
 8009e62:	69fb      	ldr	r3, [r7, #28]
 8009e64:	441a      	add	r2, r3
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	695a      	ldr	r2, [r3, #20]
 8009e6e:	69fb      	ldr	r3, [r7, #28]
 8009e70:	441a      	add	r2, r3
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	015a      	lsls	r2, r3, #5
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e82:	699b      	ldr	r3, [r3, #24]
 8009e84:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009e86:	69ba      	ldr	r2, [r7, #24]
 8009e88:	429a      	cmp	r2, r3
 8009e8a:	d809      	bhi.n	8009ea0 <PCD_WriteEmptyTxFifo+0xde>
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	695a      	ldr	r2, [r3, #20]
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009e94:	429a      	cmp	r2, r3
 8009e96:	d203      	bcs.n	8009ea0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	691b      	ldr	r3, [r3, #16]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d1bf      	bne.n	8009e20 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	691a      	ldr	r2, [r3, #16]
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	695b      	ldr	r3, [r3, #20]
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	d811      	bhi.n	8009ed0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	f003 030f 	and.w	r3, r3, #15
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8009eb8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ec0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	43db      	mvns	r3, r3
 8009ec6:	6939      	ldr	r1, [r7, #16]
 8009ec8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009ecc:	4013      	ands	r3, r2
 8009ece:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8009ed0:	2300      	movs	r3, #0
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3720      	adds	r7, #32
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}
	...

08009edc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b088      	sub	sp, #32
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009ef0:	69fb      	ldr	r3, [r7, #28]
 8009ef2:	333c      	adds	r3, #60	@ 0x3c
 8009ef4:	3304      	adds	r3, #4
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	015a      	lsls	r2, r3, #5
 8009efe:	69bb      	ldr	r3, [r7, #24]
 8009f00:	4413      	add	r3, r2
 8009f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	799b      	ldrb	r3, [r3, #6]
 8009f0e:	2b01      	cmp	r3, #1
 8009f10:	d17b      	bne.n	800a00a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	f003 0308 	and.w	r3, r3, #8
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d015      	beq.n	8009f48 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	4a61      	ldr	r2, [pc, #388]	@ (800a0a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	f240 80b9 	bls.w	800a098 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	f000 80b3 	beq.w	800a098 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	015a      	lsls	r2, r3, #5
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	4413      	add	r3, r2
 8009f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f3e:	461a      	mov	r2, r3
 8009f40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f44:	6093      	str	r3, [r2, #8]
 8009f46:	e0a7      	b.n	800a098 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	f003 0320 	and.w	r3, r3, #32
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d009      	beq.n	8009f66 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	015a      	lsls	r2, r3, #5
 8009f56:	69bb      	ldr	r3, [r7, #24]
 8009f58:	4413      	add	r3, r2
 8009f5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f5e:	461a      	mov	r2, r3
 8009f60:	2320      	movs	r3, #32
 8009f62:	6093      	str	r3, [r2, #8]
 8009f64:	e098      	b.n	800a098 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	f040 8093 	bne.w	800a098 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	4a4b      	ldr	r2, [pc, #300]	@ (800a0a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d90f      	bls.n	8009f9a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d00a      	beq.n	8009f9a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	015a      	lsls	r2, r3, #5
 8009f88:	69bb      	ldr	r3, [r7, #24]
 8009f8a:	4413      	add	r3, r2
 8009f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f90:	461a      	mov	r2, r3
 8009f92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f96:	6093      	str	r3, [r2, #8]
 8009f98:	e07e      	b.n	800a098 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8009f9a:	683a      	ldr	r2, [r7, #0]
 8009f9c:	4613      	mov	r3, r2
 8009f9e:	00db      	lsls	r3, r3, #3
 8009fa0:	4413      	add	r3, r2
 8009fa2:	009b      	lsls	r3, r3, #2
 8009fa4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009fa8:	687a      	ldr	r2, [r7, #4]
 8009faa:	4413      	add	r3, r2
 8009fac:	3304      	adds	r3, #4
 8009fae:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	6a1a      	ldr	r2, [r3, #32]
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	0159      	lsls	r1, r3, #5
 8009fb8:	69bb      	ldr	r3, [r7, #24]
 8009fba:	440b      	add	r3, r1
 8009fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fc0:	691b      	ldr	r3, [r3, #16]
 8009fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fc6:	1ad2      	subs	r2, r2, r3
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d114      	bne.n	8009ffc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	691b      	ldr	r3, [r3, #16]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d109      	bne.n	8009fee <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6818      	ldr	r0, [r3, #0]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	2101      	movs	r1, #1
 8009fe8:	f007 fc3c 	bl	8011864 <USB_EP0_OutStart>
 8009fec:	e006      	b.n	8009ffc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	68da      	ldr	r2, [r3, #12]
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	695b      	ldr	r3, [r3, #20]
 8009ff6:	441a      	add	r2, r3
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	b2db      	uxtb	r3, r3
 800a000:	4619      	mov	r1, r3
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f009 ff58 	bl	8013eb8 <HAL_PCD_DataOutStageCallback>
 800a008:	e046      	b.n	800a098 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	4a26      	ldr	r2, [pc, #152]	@ (800a0a8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d124      	bne.n	800a05c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d00a      	beq.n	800a032 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	015a      	lsls	r2, r3, #5
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	4413      	add	r3, r2
 800a024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a028:	461a      	mov	r2, r3
 800a02a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a02e:	6093      	str	r3, [r2, #8]
 800a030:	e032      	b.n	800a098 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	f003 0320 	and.w	r3, r3, #32
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d008      	beq.n	800a04e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	015a      	lsls	r2, r3, #5
 800a040:	69bb      	ldr	r3, [r7, #24]
 800a042:	4413      	add	r3, r2
 800a044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a048:	461a      	mov	r2, r3
 800a04a:	2320      	movs	r3, #32
 800a04c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	b2db      	uxtb	r3, r3
 800a052:	4619      	mov	r1, r3
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f009 ff2f 	bl	8013eb8 <HAL_PCD_DataOutStageCallback>
 800a05a:	e01d      	b.n	800a098 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d114      	bne.n	800a08c <PCD_EP_OutXfrComplete_int+0x1b0>
 800a062:	6879      	ldr	r1, [r7, #4]
 800a064:	683a      	ldr	r2, [r7, #0]
 800a066:	4613      	mov	r3, r2
 800a068:	00db      	lsls	r3, r3, #3
 800a06a:	4413      	add	r3, r2
 800a06c:	009b      	lsls	r3, r3, #2
 800a06e:	440b      	add	r3, r1
 800a070:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d108      	bne.n	800a08c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6818      	ldr	r0, [r3, #0]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a084:	461a      	mov	r2, r3
 800a086:	2100      	movs	r1, #0
 800a088:	f007 fbec 	bl	8011864 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	b2db      	uxtb	r3, r3
 800a090:	4619      	mov	r1, r3
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f009 ff10 	bl	8013eb8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3720      	adds	r7, #32
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	4f54300a 	.word	0x4f54300a
 800a0a8:	4f54310a 	.word	0x4f54310a

0800a0ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b086      	sub	sp, #24
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
 800a0b4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	333c      	adds	r3, #60	@ 0x3c
 800a0c4:	3304      	adds	r3, #4
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	015a      	lsls	r2, r3, #5
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0d6:	689b      	ldr	r3, [r3, #8]
 800a0d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	4a15      	ldr	r2, [pc, #84]	@ (800a134 <PCD_EP_OutSetupPacket_int+0x88>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d90e      	bls.n	800a100 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d009      	beq.n	800a100 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	015a      	lsls	r2, r3, #5
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	4413      	add	r3, r2
 800a0f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a0fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f009 fec7 	bl	8013e94 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	4a0a      	ldr	r2, [pc, #40]	@ (800a134 <PCD_EP_OutSetupPacket_int+0x88>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d90c      	bls.n	800a128 <PCD_EP_OutSetupPacket_int+0x7c>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	799b      	ldrb	r3, [r3, #6]
 800a112:	2b01      	cmp	r3, #1
 800a114:	d108      	bne.n	800a128 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6818      	ldr	r0, [r3, #0]
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a120:	461a      	mov	r2, r3
 800a122:	2101      	movs	r1, #1
 800a124:	f007 fb9e 	bl	8011864 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a128:	2300      	movs	r3, #0
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3718      	adds	r7, #24
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop
 800a134:	4f54300a 	.word	0x4f54300a

0800a138 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a138:	b480      	push	{r7}
 800a13a:	b085      	sub	sp, #20
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	460b      	mov	r3, r1
 800a142:	70fb      	strb	r3, [r7, #3]
 800a144:	4613      	mov	r3, r2
 800a146:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a14e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a150:	78fb      	ldrb	r3, [r7, #3]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d107      	bne.n	800a166 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a156:	883b      	ldrh	r3, [r7, #0]
 800a158:	0419      	lsls	r1, r3, #16
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	68ba      	ldr	r2, [r7, #8]
 800a160:	430a      	orrs	r2, r1
 800a162:	629a      	str	r2, [r3, #40]	@ 0x28
 800a164:	e028      	b.n	800a1b8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a16c:	0c1b      	lsrs	r3, r3, #16
 800a16e:	68ba      	ldr	r2, [r7, #8]
 800a170:	4413      	add	r3, r2
 800a172:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a174:	2300      	movs	r3, #0
 800a176:	73fb      	strb	r3, [r7, #15]
 800a178:	e00d      	b.n	800a196 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681a      	ldr	r2, [r3, #0]
 800a17e:	7bfb      	ldrb	r3, [r7, #15]
 800a180:	3340      	adds	r3, #64	@ 0x40
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	4413      	add	r3, r2
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	0c1b      	lsrs	r3, r3, #16
 800a18a:	68ba      	ldr	r2, [r7, #8]
 800a18c:	4413      	add	r3, r2
 800a18e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a190:	7bfb      	ldrb	r3, [r7, #15]
 800a192:	3301      	adds	r3, #1
 800a194:	73fb      	strb	r3, [r7, #15]
 800a196:	7bfa      	ldrb	r2, [r7, #15]
 800a198:	78fb      	ldrb	r3, [r7, #3]
 800a19a:	3b01      	subs	r3, #1
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d3ec      	bcc.n	800a17a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a1a0:	883b      	ldrh	r3, [r7, #0]
 800a1a2:	0418      	lsls	r0, r3, #16
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6819      	ldr	r1, [r3, #0]
 800a1a8:	78fb      	ldrb	r3, [r7, #3]
 800a1aa:	3b01      	subs	r3, #1
 800a1ac:	68ba      	ldr	r2, [r7, #8]
 800a1ae:	4302      	orrs	r2, r0
 800a1b0:	3340      	adds	r3, #64	@ 0x40
 800a1b2:	009b      	lsls	r3, r3, #2
 800a1b4:	440b      	add	r3, r1
 800a1b6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3714      	adds	r7, #20
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr

0800a1c6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a1c6:	b480      	push	{r7}
 800a1c8:	b083      	sub	sp, #12
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	6078      	str	r0, [r7, #4]
 800a1ce:	460b      	mov	r3, r1
 800a1d0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	887a      	ldrh	r2, [r7, #2]
 800a1d8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a1da:	2300      	movs	r3, #0
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b085      	sub	sp, #20
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2200      	movs	r2, #0
 800a202:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	699b      	ldr	r3, [r3, #24]
 800a20a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a216:	4b05      	ldr	r3, [pc, #20]	@ (800a22c <HAL_PCDEx_ActivateLPM+0x44>)
 800a218:	4313      	orrs	r3, r2
 800a21a:	68fa      	ldr	r2, [r7, #12]
 800a21c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800a21e:	2300      	movs	r3, #0
}
 800a220:	4618      	mov	r0, r3
 800a222:	3714      	adds	r7, #20
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr
 800a22c:	10000003 	.word	0x10000003

0800a230 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a230:	b480      	push	{r7}
 800a232:	b083      	sub	sp, #12
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	460b      	mov	r3, r1
 800a23a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a23c:	bf00      	nop
 800a23e:	370c      	adds	r7, #12
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr

0800a248 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b084      	sub	sp, #16
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a250:	4b19      	ldr	r3, [pc, #100]	@ (800a2b8 <HAL_PWREx_ConfigSupply+0x70>)
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	f003 0304 	and.w	r3, r3, #4
 800a258:	2b04      	cmp	r3, #4
 800a25a:	d00a      	beq.n	800a272 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a25c:	4b16      	ldr	r3, [pc, #88]	@ (800a2b8 <HAL_PWREx_ConfigSupply+0x70>)
 800a25e:	68db      	ldr	r3, [r3, #12]
 800a260:	f003 0307 	and.w	r3, r3, #7
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	429a      	cmp	r2, r3
 800a268:	d001      	beq.n	800a26e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a26a:	2301      	movs	r3, #1
 800a26c:	e01f      	b.n	800a2ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a26e:	2300      	movs	r3, #0
 800a270:	e01d      	b.n	800a2ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a272:	4b11      	ldr	r3, [pc, #68]	@ (800a2b8 <HAL_PWREx_ConfigSupply+0x70>)
 800a274:	68db      	ldr	r3, [r3, #12]
 800a276:	f023 0207 	bic.w	r2, r3, #7
 800a27a:	490f      	ldr	r1, [pc, #60]	@ (800a2b8 <HAL_PWREx_ConfigSupply+0x70>)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	4313      	orrs	r3, r2
 800a280:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a282:	f7f9 fe3d 	bl	8003f00 <HAL_GetTick>
 800a286:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a288:	e009      	b.n	800a29e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a28a:	f7f9 fe39 	bl	8003f00 <HAL_GetTick>
 800a28e:	4602      	mov	r2, r0
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	1ad3      	subs	r3, r2, r3
 800a294:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a298:	d901      	bls.n	800a29e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a29a:	2301      	movs	r3, #1
 800a29c:	e007      	b.n	800a2ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a29e:	4b06      	ldr	r3, [pc, #24]	@ (800a2b8 <HAL_PWREx_ConfigSupply+0x70>)
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2aa:	d1ee      	bne.n	800a28a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a2ac:	2300      	movs	r3, #0
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3710      	adds	r7, #16
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}
 800a2b6:	bf00      	nop
 800a2b8:	58024800 	.word	0x58024800

0800a2bc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a2c0:	4b05      	ldr	r3, [pc, #20]	@ (800a2d8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a2c2:	68db      	ldr	r3, [r3, #12]
 800a2c4:	4a04      	ldr	r2, [pc, #16]	@ (800a2d8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a2c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a2ca:	60d3      	str	r3, [r2, #12]
}
 800a2cc:	bf00      	nop
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d4:	4770      	bx	lr
 800a2d6:	bf00      	nop
 800a2d8:	58024800 	.word	0x58024800

0800a2dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b08c      	sub	sp, #48	@ 0x30
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d102      	bne.n	800a2f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	f000 bc48 	b.w	800ab80 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f003 0301 	and.w	r3, r3, #1
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	f000 8088 	beq.w	800a40e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a2fe:	4b99      	ldr	r3, [pc, #612]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a300:	691b      	ldr	r3, [r3, #16]
 800a302:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a306:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a308:	4b96      	ldr	r3, [pc, #600]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a30a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a30c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a30e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a310:	2b10      	cmp	r3, #16
 800a312:	d007      	beq.n	800a324 <HAL_RCC_OscConfig+0x48>
 800a314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a316:	2b18      	cmp	r3, #24
 800a318:	d111      	bne.n	800a33e <HAL_RCC_OscConfig+0x62>
 800a31a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a31c:	f003 0303 	and.w	r3, r3, #3
 800a320:	2b02      	cmp	r3, #2
 800a322:	d10c      	bne.n	800a33e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a324:	4b8f      	ldr	r3, [pc, #572]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d06d      	beq.n	800a40c <HAL_RCC_OscConfig+0x130>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d169      	bne.n	800a40c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a338:	2301      	movs	r3, #1
 800a33a:	f000 bc21 	b.w	800ab80 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a346:	d106      	bne.n	800a356 <HAL_RCC_OscConfig+0x7a>
 800a348:	4b86      	ldr	r3, [pc, #536]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	4a85      	ldr	r2, [pc, #532]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a34e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a352:	6013      	str	r3, [r2, #0]
 800a354:	e02e      	b.n	800a3b4 <HAL_RCC_OscConfig+0xd8>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d10c      	bne.n	800a378 <HAL_RCC_OscConfig+0x9c>
 800a35e:	4b81      	ldr	r3, [pc, #516]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a80      	ldr	r2, [pc, #512]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a364:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a368:	6013      	str	r3, [r2, #0]
 800a36a:	4b7e      	ldr	r3, [pc, #504]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a7d      	ldr	r2, [pc, #500]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a370:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a374:	6013      	str	r3, [r2, #0]
 800a376:	e01d      	b.n	800a3b4 <HAL_RCC_OscConfig+0xd8>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	685b      	ldr	r3, [r3, #4]
 800a37c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a380:	d10c      	bne.n	800a39c <HAL_RCC_OscConfig+0xc0>
 800a382:	4b78      	ldr	r3, [pc, #480]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	4a77      	ldr	r2, [pc, #476]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a388:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a38c:	6013      	str	r3, [r2, #0]
 800a38e:	4b75      	ldr	r3, [pc, #468]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a74      	ldr	r2, [pc, #464]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a398:	6013      	str	r3, [r2, #0]
 800a39a:	e00b      	b.n	800a3b4 <HAL_RCC_OscConfig+0xd8>
 800a39c:	4b71      	ldr	r3, [pc, #452]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4a70      	ldr	r2, [pc, #448]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a3a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3a6:	6013      	str	r3, [r2, #0]
 800a3a8:	4b6e      	ldr	r3, [pc, #440]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4a6d      	ldr	r2, [pc, #436]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a3ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a3b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d013      	beq.n	800a3e4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3bc:	f7f9 fda0 	bl	8003f00 <HAL_GetTick>
 800a3c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a3c2:	e008      	b.n	800a3d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3c4:	f7f9 fd9c 	bl	8003f00 <HAL_GetTick>
 800a3c8:	4602      	mov	r2, r0
 800a3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3cc:	1ad3      	subs	r3, r2, r3
 800a3ce:	2b64      	cmp	r3, #100	@ 0x64
 800a3d0:	d901      	bls.n	800a3d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a3d2:	2303      	movs	r3, #3
 800a3d4:	e3d4      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a3d6:	4b63      	ldr	r3, [pc, #396]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d0f0      	beq.n	800a3c4 <HAL_RCC_OscConfig+0xe8>
 800a3e2:	e014      	b.n	800a40e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3e4:	f7f9 fd8c 	bl	8003f00 <HAL_GetTick>
 800a3e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a3ea:	e008      	b.n	800a3fe <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3ec:	f7f9 fd88 	bl	8003f00 <HAL_GetTick>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3f4:	1ad3      	subs	r3, r2, r3
 800a3f6:	2b64      	cmp	r3, #100	@ 0x64
 800a3f8:	d901      	bls.n	800a3fe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a3fa:	2303      	movs	r3, #3
 800a3fc:	e3c0      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a3fe:	4b59      	ldr	r3, [pc, #356]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a406:	2b00      	cmp	r3, #0
 800a408:	d1f0      	bne.n	800a3ec <HAL_RCC_OscConfig+0x110>
 800a40a:	e000      	b.n	800a40e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a40c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f003 0302 	and.w	r3, r3, #2
 800a416:	2b00      	cmp	r3, #0
 800a418:	f000 80ca 	beq.w	800a5b0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a41c:	4b51      	ldr	r3, [pc, #324]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a41e:	691b      	ldr	r3, [r3, #16]
 800a420:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a424:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a426:	4b4f      	ldr	r3, [pc, #316]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a42a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a42c:	6a3b      	ldr	r3, [r7, #32]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d007      	beq.n	800a442 <HAL_RCC_OscConfig+0x166>
 800a432:	6a3b      	ldr	r3, [r7, #32]
 800a434:	2b18      	cmp	r3, #24
 800a436:	d156      	bne.n	800a4e6 <HAL_RCC_OscConfig+0x20a>
 800a438:	69fb      	ldr	r3, [r7, #28]
 800a43a:	f003 0303 	and.w	r3, r3, #3
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d151      	bne.n	800a4e6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a442:	4b48      	ldr	r3, [pc, #288]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f003 0304 	and.w	r3, r3, #4
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d005      	beq.n	800a45a <HAL_RCC_OscConfig+0x17e>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	68db      	ldr	r3, [r3, #12]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d101      	bne.n	800a45a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	e392      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a45a:	4b42      	ldr	r3, [pc, #264]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f023 0219 	bic.w	r2, r3, #25
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	68db      	ldr	r3, [r3, #12]
 800a466:	493f      	ldr	r1, [pc, #252]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a468:	4313      	orrs	r3, r2
 800a46a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a46c:	f7f9 fd48 	bl	8003f00 <HAL_GetTick>
 800a470:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a472:	e008      	b.n	800a486 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a474:	f7f9 fd44 	bl	8003f00 <HAL_GetTick>
 800a478:	4602      	mov	r2, r0
 800a47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a47c:	1ad3      	subs	r3, r2, r3
 800a47e:	2b02      	cmp	r3, #2
 800a480:	d901      	bls.n	800a486 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a482:	2303      	movs	r3, #3
 800a484:	e37c      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a486:	4b37      	ldr	r3, [pc, #220]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f003 0304 	and.w	r3, r3, #4
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d0f0      	beq.n	800a474 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a492:	f7f9 fd65 	bl	8003f60 <HAL_GetREVID>
 800a496:	4603      	mov	r3, r0
 800a498:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d817      	bhi.n	800a4d0 <HAL_RCC_OscConfig+0x1f4>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	691b      	ldr	r3, [r3, #16]
 800a4a4:	2b40      	cmp	r3, #64	@ 0x40
 800a4a6:	d108      	bne.n	800a4ba <HAL_RCC_OscConfig+0x1de>
 800a4a8:	4b2e      	ldr	r3, [pc, #184]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a4b0:	4a2c      	ldr	r2, [pc, #176]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a4b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4b6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a4b8:	e07a      	b.n	800a5b0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4ba:	4b2a      	ldr	r3, [pc, #168]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a4bc:	685b      	ldr	r3, [r3, #4]
 800a4be:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	691b      	ldr	r3, [r3, #16]
 800a4c6:	031b      	lsls	r3, r3, #12
 800a4c8:	4926      	ldr	r1, [pc, #152]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a4ca:	4313      	orrs	r3, r2
 800a4cc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a4ce:	e06f      	b.n	800a5b0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4d0:	4b24      	ldr	r3, [pc, #144]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	691b      	ldr	r3, [r3, #16]
 800a4dc:	061b      	lsls	r3, r3, #24
 800a4de:	4921      	ldr	r1, [pc, #132]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a4e0:	4313      	orrs	r3, r2
 800a4e2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a4e4:	e064      	b.n	800a5b0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	68db      	ldr	r3, [r3, #12]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d047      	beq.n	800a57e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a4ee:	4b1d      	ldr	r3, [pc, #116]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	f023 0219 	bic.w	r2, r3, #25
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	68db      	ldr	r3, [r3, #12]
 800a4fa:	491a      	ldr	r1, [pc, #104]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a4fc:	4313      	orrs	r3, r2
 800a4fe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a500:	f7f9 fcfe 	bl	8003f00 <HAL_GetTick>
 800a504:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a506:	e008      	b.n	800a51a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a508:	f7f9 fcfa 	bl	8003f00 <HAL_GetTick>
 800a50c:	4602      	mov	r2, r0
 800a50e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a510:	1ad3      	subs	r3, r2, r3
 800a512:	2b02      	cmp	r3, #2
 800a514:	d901      	bls.n	800a51a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a516:	2303      	movs	r3, #3
 800a518:	e332      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a51a:	4b12      	ldr	r3, [pc, #72]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f003 0304 	and.w	r3, r3, #4
 800a522:	2b00      	cmp	r3, #0
 800a524:	d0f0      	beq.n	800a508 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a526:	f7f9 fd1b 	bl	8003f60 <HAL_GetREVID>
 800a52a:	4603      	mov	r3, r0
 800a52c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a530:	4293      	cmp	r3, r2
 800a532:	d819      	bhi.n	800a568 <HAL_RCC_OscConfig+0x28c>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	691b      	ldr	r3, [r3, #16]
 800a538:	2b40      	cmp	r3, #64	@ 0x40
 800a53a:	d108      	bne.n	800a54e <HAL_RCC_OscConfig+0x272>
 800a53c:	4b09      	ldr	r3, [pc, #36]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a53e:	685b      	ldr	r3, [r3, #4]
 800a540:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a544:	4a07      	ldr	r2, [pc, #28]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a546:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a54a:	6053      	str	r3, [r2, #4]
 800a54c:	e030      	b.n	800a5b0 <HAL_RCC_OscConfig+0x2d4>
 800a54e:	4b05      	ldr	r3, [pc, #20]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a550:	685b      	ldr	r3, [r3, #4]
 800a552:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	691b      	ldr	r3, [r3, #16]
 800a55a:	031b      	lsls	r3, r3, #12
 800a55c:	4901      	ldr	r1, [pc, #4]	@ (800a564 <HAL_RCC_OscConfig+0x288>)
 800a55e:	4313      	orrs	r3, r2
 800a560:	604b      	str	r3, [r1, #4]
 800a562:	e025      	b.n	800a5b0 <HAL_RCC_OscConfig+0x2d4>
 800a564:	58024400 	.word	0x58024400
 800a568:	4b9a      	ldr	r3, [pc, #616]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a56a:	685b      	ldr	r3, [r3, #4]
 800a56c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	691b      	ldr	r3, [r3, #16]
 800a574:	061b      	lsls	r3, r3, #24
 800a576:	4997      	ldr	r1, [pc, #604]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a578:	4313      	orrs	r3, r2
 800a57a:	604b      	str	r3, [r1, #4]
 800a57c:	e018      	b.n	800a5b0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a57e:	4b95      	ldr	r3, [pc, #596]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	4a94      	ldr	r2, [pc, #592]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a584:	f023 0301 	bic.w	r3, r3, #1
 800a588:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a58a:	f7f9 fcb9 	bl	8003f00 <HAL_GetTick>
 800a58e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a590:	e008      	b.n	800a5a4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a592:	f7f9 fcb5 	bl	8003f00 <HAL_GetTick>
 800a596:	4602      	mov	r2, r0
 800a598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a59a:	1ad3      	subs	r3, r2, r3
 800a59c:	2b02      	cmp	r3, #2
 800a59e:	d901      	bls.n	800a5a4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a5a0:	2303      	movs	r3, #3
 800a5a2:	e2ed      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a5a4:	4b8b      	ldr	r3, [pc, #556]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f003 0304 	and.w	r3, r3, #4
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d1f0      	bne.n	800a592 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f003 0310 	and.w	r3, r3, #16
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	f000 80a9 	beq.w	800a710 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5be:	4b85      	ldr	r3, [pc, #532]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a5c0:	691b      	ldr	r3, [r3, #16]
 800a5c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a5c6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a5c8:	4b82      	ldr	r3, [pc, #520]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a5ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5cc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a5ce:	69bb      	ldr	r3, [r7, #24]
 800a5d0:	2b08      	cmp	r3, #8
 800a5d2:	d007      	beq.n	800a5e4 <HAL_RCC_OscConfig+0x308>
 800a5d4:	69bb      	ldr	r3, [r7, #24]
 800a5d6:	2b18      	cmp	r3, #24
 800a5d8:	d13a      	bne.n	800a650 <HAL_RCC_OscConfig+0x374>
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	f003 0303 	and.w	r3, r3, #3
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d135      	bne.n	800a650 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a5e4:	4b7b      	ldr	r3, [pc, #492]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d005      	beq.n	800a5fc <HAL_RCC_OscConfig+0x320>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	69db      	ldr	r3, [r3, #28]
 800a5f4:	2b80      	cmp	r3, #128	@ 0x80
 800a5f6:	d001      	beq.n	800a5fc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	e2c1      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a5fc:	f7f9 fcb0 	bl	8003f60 <HAL_GetREVID>
 800a600:	4603      	mov	r3, r0
 800a602:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a606:	4293      	cmp	r3, r2
 800a608:	d817      	bhi.n	800a63a <HAL_RCC_OscConfig+0x35e>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6a1b      	ldr	r3, [r3, #32]
 800a60e:	2b20      	cmp	r3, #32
 800a610:	d108      	bne.n	800a624 <HAL_RCC_OscConfig+0x348>
 800a612:	4b70      	ldr	r3, [pc, #448]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a61a:	4a6e      	ldr	r2, [pc, #440]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a61c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a620:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a622:	e075      	b.n	800a710 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a624:	4b6b      	ldr	r3, [pc, #428]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a626:	685b      	ldr	r3, [r3, #4]
 800a628:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6a1b      	ldr	r3, [r3, #32]
 800a630:	069b      	lsls	r3, r3, #26
 800a632:	4968      	ldr	r1, [pc, #416]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a634:	4313      	orrs	r3, r2
 800a636:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a638:	e06a      	b.n	800a710 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a63a:	4b66      	ldr	r3, [pc, #408]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a63c:	68db      	ldr	r3, [r3, #12]
 800a63e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6a1b      	ldr	r3, [r3, #32]
 800a646:	061b      	lsls	r3, r3, #24
 800a648:	4962      	ldr	r1, [pc, #392]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a64a:	4313      	orrs	r3, r2
 800a64c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a64e:	e05f      	b.n	800a710 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	69db      	ldr	r3, [r3, #28]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d042      	beq.n	800a6de <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a658:	4b5e      	ldr	r3, [pc, #376]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	4a5d      	ldr	r2, [pc, #372]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a65e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a664:	f7f9 fc4c 	bl	8003f00 <HAL_GetTick>
 800a668:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a66a:	e008      	b.n	800a67e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a66c:	f7f9 fc48 	bl	8003f00 <HAL_GetTick>
 800a670:	4602      	mov	r2, r0
 800a672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a674:	1ad3      	subs	r3, r2, r3
 800a676:	2b02      	cmp	r3, #2
 800a678:	d901      	bls.n	800a67e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a67a:	2303      	movs	r3, #3
 800a67c:	e280      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a67e:	4b55      	ldr	r3, [pc, #340]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a686:	2b00      	cmp	r3, #0
 800a688:	d0f0      	beq.n	800a66c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a68a:	f7f9 fc69 	bl	8003f60 <HAL_GetREVID>
 800a68e:	4603      	mov	r3, r0
 800a690:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a694:	4293      	cmp	r3, r2
 800a696:	d817      	bhi.n	800a6c8 <HAL_RCC_OscConfig+0x3ec>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6a1b      	ldr	r3, [r3, #32]
 800a69c:	2b20      	cmp	r3, #32
 800a69e:	d108      	bne.n	800a6b2 <HAL_RCC_OscConfig+0x3d6>
 800a6a0:	4b4c      	ldr	r3, [pc, #304]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a6a8:	4a4a      	ldr	r2, [pc, #296]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a6aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a6ae:	6053      	str	r3, [r2, #4]
 800a6b0:	e02e      	b.n	800a710 <HAL_RCC_OscConfig+0x434>
 800a6b2:	4b48      	ldr	r3, [pc, #288]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a6b4:	685b      	ldr	r3, [r3, #4]
 800a6b6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6a1b      	ldr	r3, [r3, #32]
 800a6be:	069b      	lsls	r3, r3, #26
 800a6c0:	4944      	ldr	r1, [pc, #272]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a6c2:	4313      	orrs	r3, r2
 800a6c4:	604b      	str	r3, [r1, #4]
 800a6c6:	e023      	b.n	800a710 <HAL_RCC_OscConfig+0x434>
 800a6c8:	4b42      	ldr	r3, [pc, #264]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a6ca:	68db      	ldr	r3, [r3, #12]
 800a6cc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6a1b      	ldr	r3, [r3, #32]
 800a6d4:	061b      	lsls	r3, r3, #24
 800a6d6:	493f      	ldr	r1, [pc, #252]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a6d8:	4313      	orrs	r3, r2
 800a6da:	60cb      	str	r3, [r1, #12]
 800a6dc:	e018      	b.n	800a710 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a6de:	4b3d      	ldr	r3, [pc, #244]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4a3c      	ldr	r2, [pc, #240]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a6e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a6e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6ea:	f7f9 fc09 	bl	8003f00 <HAL_GetTick>
 800a6ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a6f0:	e008      	b.n	800a704 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a6f2:	f7f9 fc05 	bl	8003f00 <HAL_GetTick>
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6fa:	1ad3      	subs	r3, r2, r3
 800a6fc:	2b02      	cmp	r3, #2
 800a6fe:	d901      	bls.n	800a704 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a700:	2303      	movs	r3, #3
 800a702:	e23d      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a704:	4b33      	ldr	r3, [pc, #204]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d1f0      	bne.n	800a6f2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f003 0308 	and.w	r3, r3, #8
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d036      	beq.n	800a78a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	695b      	ldr	r3, [r3, #20]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d019      	beq.n	800a758 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a724:	4b2b      	ldr	r3, [pc, #172]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a726:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a728:	4a2a      	ldr	r2, [pc, #168]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a72a:	f043 0301 	orr.w	r3, r3, #1
 800a72e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a730:	f7f9 fbe6 	bl	8003f00 <HAL_GetTick>
 800a734:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a736:	e008      	b.n	800a74a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a738:	f7f9 fbe2 	bl	8003f00 <HAL_GetTick>
 800a73c:	4602      	mov	r2, r0
 800a73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a740:	1ad3      	subs	r3, r2, r3
 800a742:	2b02      	cmp	r3, #2
 800a744:	d901      	bls.n	800a74a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a746:	2303      	movs	r3, #3
 800a748:	e21a      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a74a:	4b22      	ldr	r3, [pc, #136]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a74c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a74e:	f003 0302 	and.w	r3, r3, #2
 800a752:	2b00      	cmp	r3, #0
 800a754:	d0f0      	beq.n	800a738 <HAL_RCC_OscConfig+0x45c>
 800a756:	e018      	b.n	800a78a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a758:	4b1e      	ldr	r3, [pc, #120]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a75a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a75c:	4a1d      	ldr	r2, [pc, #116]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a75e:	f023 0301 	bic.w	r3, r3, #1
 800a762:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a764:	f7f9 fbcc 	bl	8003f00 <HAL_GetTick>
 800a768:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a76a:	e008      	b.n	800a77e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a76c:	f7f9 fbc8 	bl	8003f00 <HAL_GetTick>
 800a770:	4602      	mov	r2, r0
 800a772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a774:	1ad3      	subs	r3, r2, r3
 800a776:	2b02      	cmp	r3, #2
 800a778:	d901      	bls.n	800a77e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a77a:	2303      	movs	r3, #3
 800a77c:	e200      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a77e:	4b15      	ldr	r3, [pc, #84]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a782:	f003 0302 	and.w	r3, r3, #2
 800a786:	2b00      	cmp	r3, #0
 800a788:	d1f0      	bne.n	800a76c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f003 0320 	and.w	r3, r3, #32
 800a792:	2b00      	cmp	r3, #0
 800a794:	d039      	beq.n	800a80a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	699b      	ldr	r3, [r3, #24]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d01c      	beq.n	800a7d8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a79e:	4b0d      	ldr	r3, [pc, #52]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a0c      	ldr	r2, [pc, #48]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a7a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a7a8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a7aa:	f7f9 fba9 	bl	8003f00 <HAL_GetTick>
 800a7ae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a7b0:	e008      	b.n	800a7c4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a7b2:	f7f9 fba5 	bl	8003f00 <HAL_GetTick>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ba:	1ad3      	subs	r3, r2, r3
 800a7bc:	2b02      	cmp	r3, #2
 800a7be:	d901      	bls.n	800a7c4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a7c0:	2303      	movs	r3, #3
 800a7c2:	e1dd      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a7c4:	4b03      	ldr	r3, [pc, #12]	@ (800a7d4 <HAL_RCC_OscConfig+0x4f8>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d0f0      	beq.n	800a7b2 <HAL_RCC_OscConfig+0x4d6>
 800a7d0:	e01b      	b.n	800a80a <HAL_RCC_OscConfig+0x52e>
 800a7d2:	bf00      	nop
 800a7d4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a7d8:	4b9b      	ldr	r3, [pc, #620]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	4a9a      	ldr	r2, [pc, #616]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a7de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a7e2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a7e4:	f7f9 fb8c 	bl	8003f00 <HAL_GetTick>
 800a7e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a7ea:	e008      	b.n	800a7fe <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a7ec:	f7f9 fb88 	bl	8003f00 <HAL_GetTick>
 800a7f0:	4602      	mov	r2, r0
 800a7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f4:	1ad3      	subs	r3, r2, r3
 800a7f6:	2b02      	cmp	r3, #2
 800a7f8:	d901      	bls.n	800a7fe <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a7fa:	2303      	movs	r3, #3
 800a7fc:	e1c0      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a7fe:	4b92      	ldr	r3, [pc, #584]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a806:	2b00      	cmp	r3, #0
 800a808:	d1f0      	bne.n	800a7ec <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f003 0304 	and.w	r3, r3, #4
 800a812:	2b00      	cmp	r3, #0
 800a814:	f000 8081 	beq.w	800a91a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a818:	4b8c      	ldr	r3, [pc, #560]	@ (800aa4c <HAL_RCC_OscConfig+0x770>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a8b      	ldr	r2, [pc, #556]	@ (800aa4c <HAL_RCC_OscConfig+0x770>)
 800a81e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a822:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a824:	f7f9 fb6c 	bl	8003f00 <HAL_GetTick>
 800a828:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a82a:	e008      	b.n	800a83e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a82c:	f7f9 fb68 	bl	8003f00 <HAL_GetTick>
 800a830:	4602      	mov	r2, r0
 800a832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a834:	1ad3      	subs	r3, r2, r3
 800a836:	2b64      	cmp	r3, #100	@ 0x64
 800a838:	d901      	bls.n	800a83e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a83a:	2303      	movs	r3, #3
 800a83c:	e1a0      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a83e:	4b83      	ldr	r3, [pc, #524]	@ (800aa4c <HAL_RCC_OscConfig+0x770>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a846:	2b00      	cmp	r3, #0
 800a848:	d0f0      	beq.n	800a82c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	689b      	ldr	r3, [r3, #8]
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d106      	bne.n	800a860 <HAL_RCC_OscConfig+0x584>
 800a852:	4b7d      	ldr	r3, [pc, #500]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a856:	4a7c      	ldr	r2, [pc, #496]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a858:	f043 0301 	orr.w	r3, r3, #1
 800a85c:	6713      	str	r3, [r2, #112]	@ 0x70
 800a85e:	e02d      	b.n	800a8bc <HAL_RCC_OscConfig+0x5e0>
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d10c      	bne.n	800a882 <HAL_RCC_OscConfig+0x5a6>
 800a868:	4b77      	ldr	r3, [pc, #476]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a86a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a86c:	4a76      	ldr	r2, [pc, #472]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a86e:	f023 0301 	bic.w	r3, r3, #1
 800a872:	6713      	str	r3, [r2, #112]	@ 0x70
 800a874:	4b74      	ldr	r3, [pc, #464]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a876:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a878:	4a73      	ldr	r2, [pc, #460]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a87a:	f023 0304 	bic.w	r3, r3, #4
 800a87e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a880:	e01c      	b.n	800a8bc <HAL_RCC_OscConfig+0x5e0>
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	689b      	ldr	r3, [r3, #8]
 800a886:	2b05      	cmp	r3, #5
 800a888:	d10c      	bne.n	800a8a4 <HAL_RCC_OscConfig+0x5c8>
 800a88a:	4b6f      	ldr	r3, [pc, #444]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a88c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a88e:	4a6e      	ldr	r2, [pc, #440]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a890:	f043 0304 	orr.w	r3, r3, #4
 800a894:	6713      	str	r3, [r2, #112]	@ 0x70
 800a896:	4b6c      	ldr	r3, [pc, #432]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a89a:	4a6b      	ldr	r2, [pc, #428]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a89c:	f043 0301 	orr.w	r3, r3, #1
 800a8a0:	6713      	str	r3, [r2, #112]	@ 0x70
 800a8a2:	e00b      	b.n	800a8bc <HAL_RCC_OscConfig+0x5e0>
 800a8a4:	4b68      	ldr	r3, [pc, #416]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a8a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8a8:	4a67      	ldr	r2, [pc, #412]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a8aa:	f023 0301 	bic.w	r3, r3, #1
 800a8ae:	6713      	str	r3, [r2, #112]	@ 0x70
 800a8b0:	4b65      	ldr	r3, [pc, #404]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a8b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8b4:	4a64      	ldr	r2, [pc, #400]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a8b6:	f023 0304 	bic.w	r3, r3, #4
 800a8ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d015      	beq.n	800a8f0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8c4:	f7f9 fb1c 	bl	8003f00 <HAL_GetTick>
 800a8c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a8ca:	e00a      	b.n	800a8e2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8cc:	f7f9 fb18 	bl	8003f00 <HAL_GetTick>
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d4:	1ad3      	subs	r3, r2, r3
 800a8d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d901      	bls.n	800a8e2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a8de:	2303      	movs	r3, #3
 800a8e0:	e14e      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a8e2:	4b59      	ldr	r3, [pc, #356]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a8e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8e6:	f003 0302 	and.w	r3, r3, #2
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d0ee      	beq.n	800a8cc <HAL_RCC_OscConfig+0x5f0>
 800a8ee:	e014      	b.n	800a91a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8f0:	f7f9 fb06 	bl	8003f00 <HAL_GetTick>
 800a8f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a8f6:	e00a      	b.n	800a90e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8f8:	f7f9 fb02 	bl	8003f00 <HAL_GetTick>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a900:	1ad3      	subs	r3, r2, r3
 800a902:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a906:	4293      	cmp	r3, r2
 800a908:	d901      	bls.n	800a90e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a90a:	2303      	movs	r3, #3
 800a90c:	e138      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a90e:	4b4e      	ldr	r3, [pc, #312]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a912:	f003 0302 	and.w	r3, r3, #2
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1ee      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a91e:	2b00      	cmp	r3, #0
 800a920:	f000 812d 	beq.w	800ab7e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a924:	4b48      	ldr	r3, [pc, #288]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a926:	691b      	ldr	r3, [r3, #16]
 800a928:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a92c:	2b18      	cmp	r3, #24
 800a92e:	f000 80bd 	beq.w	800aaac <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a936:	2b02      	cmp	r3, #2
 800a938:	f040 809e 	bne.w	800aa78 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a93c:	4b42      	ldr	r3, [pc, #264]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4a41      	ldr	r2, [pc, #260]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a942:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a946:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a948:	f7f9 fada 	bl	8003f00 <HAL_GetTick>
 800a94c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a94e:	e008      	b.n	800a962 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a950:	f7f9 fad6 	bl	8003f00 <HAL_GetTick>
 800a954:	4602      	mov	r2, r0
 800a956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a958:	1ad3      	subs	r3, r2, r3
 800a95a:	2b02      	cmp	r3, #2
 800a95c:	d901      	bls.n	800a962 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a95e:	2303      	movs	r3, #3
 800a960:	e10e      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a962:	4b39      	ldr	r3, [pc, #228]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d1f0      	bne.n	800a950 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a96e:	4b36      	ldr	r3, [pc, #216]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a970:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a972:	4b37      	ldr	r3, [pc, #220]	@ (800aa50 <HAL_RCC_OscConfig+0x774>)
 800a974:	4013      	ands	r3, r2
 800a976:	687a      	ldr	r2, [r7, #4]
 800a978:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a97e:	0112      	lsls	r2, r2, #4
 800a980:	430a      	orrs	r2, r1
 800a982:	4931      	ldr	r1, [pc, #196]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a984:	4313      	orrs	r3, r2
 800a986:	628b      	str	r3, [r1, #40]	@ 0x28
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a98c:	3b01      	subs	r3, #1
 800a98e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a996:	3b01      	subs	r3, #1
 800a998:	025b      	lsls	r3, r3, #9
 800a99a:	b29b      	uxth	r3, r3
 800a99c:	431a      	orrs	r2, r3
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9a2:	3b01      	subs	r3, #1
 800a9a4:	041b      	lsls	r3, r3, #16
 800a9a6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a9aa:	431a      	orrs	r2, r3
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9b0:	3b01      	subs	r3, #1
 800a9b2:	061b      	lsls	r3, r3, #24
 800a9b4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a9b8:	4923      	ldr	r1, [pc, #140]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a9be:	4b22      	ldr	r3, [pc, #136]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a9c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9c2:	4a21      	ldr	r2, [pc, #132]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a9c4:	f023 0301 	bic.w	r3, r3, #1
 800a9c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a9ca:	4b1f      	ldr	r3, [pc, #124]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a9cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9ce:	4b21      	ldr	r3, [pc, #132]	@ (800aa54 <HAL_RCC_OscConfig+0x778>)
 800a9d0:	4013      	ands	r3, r2
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a9d6:	00d2      	lsls	r2, r2, #3
 800a9d8:	491b      	ldr	r1, [pc, #108]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a9de:	4b1a      	ldr	r3, [pc, #104]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a9e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9e2:	f023 020c 	bic.w	r2, r3, #12
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9ea:	4917      	ldr	r1, [pc, #92]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a9f0:	4b15      	ldr	r3, [pc, #84]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a9f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9f4:	f023 0202 	bic.w	r2, r3, #2
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9fc:	4912      	ldr	r1, [pc, #72]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800a9fe:	4313      	orrs	r3, r2
 800aa00:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800aa02:	4b11      	ldr	r3, [pc, #68]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa06:	4a10      	ldr	r2, [pc, #64]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aa0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa0e:	4b0e      	ldr	r3, [pc, #56]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa12:	4a0d      	ldr	r2, [pc, #52]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800aa1a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa1e:	4a0a      	ldr	r2, [pc, #40]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800aa24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800aa26:	4b08      	ldr	r3, [pc, #32]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa2a:	4a07      	ldr	r2, [pc, #28]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa2c:	f043 0301 	orr.w	r3, r3, #1
 800aa30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aa32:	4b05      	ldr	r3, [pc, #20]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	4a04      	ldr	r2, [pc, #16]	@ (800aa48 <HAL_RCC_OscConfig+0x76c>)
 800aa38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aa3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa3e:	f7f9 fa5f 	bl	8003f00 <HAL_GetTick>
 800aa42:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800aa44:	e011      	b.n	800aa6a <HAL_RCC_OscConfig+0x78e>
 800aa46:	bf00      	nop
 800aa48:	58024400 	.word	0x58024400
 800aa4c:	58024800 	.word	0x58024800
 800aa50:	fffffc0c 	.word	0xfffffc0c
 800aa54:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa58:	f7f9 fa52 	bl	8003f00 <HAL_GetTick>
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa60:	1ad3      	subs	r3, r2, r3
 800aa62:	2b02      	cmp	r3, #2
 800aa64:	d901      	bls.n	800aa6a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800aa66:	2303      	movs	r3, #3
 800aa68:	e08a      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800aa6a:	4b47      	ldr	r3, [pc, #284]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d0f0      	beq.n	800aa58 <HAL_RCC_OscConfig+0x77c>
 800aa76:	e082      	b.n	800ab7e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa78:	4b43      	ldr	r3, [pc, #268]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	4a42      	ldr	r2, [pc, #264]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800aa7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aa82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa84:	f7f9 fa3c 	bl	8003f00 <HAL_GetTick>
 800aa88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aa8a:	e008      	b.n	800aa9e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa8c:	f7f9 fa38 	bl	8003f00 <HAL_GetTick>
 800aa90:	4602      	mov	r2, r0
 800aa92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa94:	1ad3      	subs	r3, r2, r3
 800aa96:	2b02      	cmp	r3, #2
 800aa98:	d901      	bls.n	800aa9e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800aa9a:	2303      	movs	r3, #3
 800aa9c:	e070      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aa9e:	4b3a      	ldr	r3, [pc, #232]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d1f0      	bne.n	800aa8c <HAL_RCC_OscConfig+0x7b0>
 800aaaa:	e068      	b.n	800ab7e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800aaac:	4b36      	ldr	r3, [pc, #216]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800aaae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aab0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800aab2:	4b35      	ldr	r3, [pc, #212]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800aab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aab6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	d031      	beq.n	800ab24 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aac0:	693b      	ldr	r3, [r7, #16]
 800aac2:	f003 0203 	and.w	r2, r3, #3
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d12a      	bne.n	800ab24 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aace:	693b      	ldr	r3, [r7, #16]
 800aad0:	091b      	lsrs	r3, r3, #4
 800aad2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aada:	429a      	cmp	r2, r3
 800aadc:	d122      	bne.n	800ab24 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aae8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d11a      	bne.n	800ab24 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	0a5b      	lsrs	r3, r3, #9
 800aaf2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aafa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d111      	bne.n	800ab24 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	0c1b      	lsrs	r3, r3, #16
 800ab04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab0c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ab0e:	429a      	cmp	r2, r3
 800ab10:	d108      	bne.n	800ab24 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	0e1b      	lsrs	r3, r3, #24
 800ab16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab1e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d001      	beq.n	800ab28 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800ab24:	2301      	movs	r3, #1
 800ab26:	e02b      	b.n	800ab80 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ab28:	4b17      	ldr	r3, [pc, #92]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800ab2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab2c:	08db      	lsrs	r3, r3, #3
 800ab2e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ab32:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab38:	693a      	ldr	r2, [r7, #16]
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d01f      	beq.n	800ab7e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ab3e:	4b12      	ldr	r3, [pc, #72]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800ab40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab42:	4a11      	ldr	r2, [pc, #68]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800ab44:	f023 0301 	bic.w	r3, r3, #1
 800ab48:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ab4a:	f7f9 f9d9 	bl	8003f00 <HAL_GetTick>
 800ab4e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ab50:	bf00      	nop
 800ab52:	f7f9 f9d5 	bl	8003f00 <HAL_GetTick>
 800ab56:	4602      	mov	r2, r0
 800ab58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d0f9      	beq.n	800ab52 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ab5e:	4b0a      	ldr	r3, [pc, #40]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800ab60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab62:	4b0a      	ldr	r3, [pc, #40]	@ (800ab8c <HAL_RCC_OscConfig+0x8b0>)
 800ab64:	4013      	ands	r3, r2
 800ab66:	687a      	ldr	r2, [r7, #4]
 800ab68:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ab6a:	00d2      	lsls	r2, r2, #3
 800ab6c:	4906      	ldr	r1, [pc, #24]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800ab6e:	4313      	orrs	r3, r2
 800ab70:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ab72:	4b05      	ldr	r3, [pc, #20]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800ab74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab76:	4a04      	ldr	r2, [pc, #16]	@ (800ab88 <HAL_RCC_OscConfig+0x8ac>)
 800ab78:	f043 0301 	orr.w	r3, r3, #1
 800ab7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ab7e:	2300      	movs	r3, #0
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3730      	adds	r7, #48	@ 0x30
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}
 800ab88:	58024400 	.word	0x58024400
 800ab8c:	ffff0007 	.word	0xffff0007

0800ab90 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b086      	sub	sp, #24
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
 800ab98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d101      	bne.n	800aba4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aba0:	2301      	movs	r3, #1
 800aba2:	e19c      	b.n	800aede <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800aba4:	4b8a      	ldr	r3, [pc, #552]	@ (800add0 <HAL_RCC_ClockConfig+0x240>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f003 030f 	and.w	r3, r3, #15
 800abac:	683a      	ldr	r2, [r7, #0]
 800abae:	429a      	cmp	r2, r3
 800abb0:	d910      	bls.n	800abd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800abb2:	4b87      	ldr	r3, [pc, #540]	@ (800add0 <HAL_RCC_ClockConfig+0x240>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f023 020f 	bic.w	r2, r3, #15
 800abba:	4985      	ldr	r1, [pc, #532]	@ (800add0 <HAL_RCC_ClockConfig+0x240>)
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800abc2:	4b83      	ldr	r3, [pc, #524]	@ (800add0 <HAL_RCC_ClockConfig+0x240>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f003 030f 	and.w	r3, r3, #15
 800abca:	683a      	ldr	r2, [r7, #0]
 800abcc:	429a      	cmp	r2, r3
 800abce:	d001      	beq.n	800abd4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800abd0:	2301      	movs	r3, #1
 800abd2:	e184      	b.n	800aede <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f003 0304 	and.w	r3, r3, #4
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d010      	beq.n	800ac02 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	691a      	ldr	r2, [r3, #16]
 800abe4:	4b7b      	ldr	r3, [pc, #492]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800abe6:	699b      	ldr	r3, [r3, #24]
 800abe8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800abec:	429a      	cmp	r2, r3
 800abee:	d908      	bls.n	800ac02 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800abf0:	4b78      	ldr	r3, [pc, #480]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800abf2:	699b      	ldr	r3, [r3, #24]
 800abf4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	691b      	ldr	r3, [r3, #16]
 800abfc:	4975      	ldr	r1, [pc, #468]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800abfe:	4313      	orrs	r3, r2
 800ac00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f003 0308 	and.w	r3, r3, #8
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d010      	beq.n	800ac30 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	695a      	ldr	r2, [r3, #20]
 800ac12:	4b70      	ldr	r3, [pc, #448]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac14:	69db      	ldr	r3, [r3, #28]
 800ac16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ac1a:	429a      	cmp	r2, r3
 800ac1c:	d908      	bls.n	800ac30 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ac1e:	4b6d      	ldr	r3, [pc, #436]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac20:	69db      	ldr	r3, [r3, #28]
 800ac22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	695b      	ldr	r3, [r3, #20]
 800ac2a:	496a      	ldr	r1, [pc, #424]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f003 0310 	and.w	r3, r3, #16
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d010      	beq.n	800ac5e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	699a      	ldr	r2, [r3, #24]
 800ac40:	4b64      	ldr	r3, [pc, #400]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac42:	69db      	ldr	r3, [r3, #28]
 800ac44:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d908      	bls.n	800ac5e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ac4c:	4b61      	ldr	r3, [pc, #388]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac4e:	69db      	ldr	r3, [r3, #28]
 800ac50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	699b      	ldr	r3, [r3, #24]
 800ac58:	495e      	ldr	r1, [pc, #376]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f003 0320 	and.w	r3, r3, #32
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d010      	beq.n	800ac8c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	69da      	ldr	r2, [r3, #28]
 800ac6e:	4b59      	ldr	r3, [pc, #356]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac70:	6a1b      	ldr	r3, [r3, #32]
 800ac72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d908      	bls.n	800ac8c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ac7a:	4b56      	ldr	r3, [pc, #344]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac7c:	6a1b      	ldr	r3, [r3, #32]
 800ac7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	69db      	ldr	r3, [r3, #28]
 800ac86:	4953      	ldr	r1, [pc, #332]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f003 0302 	and.w	r3, r3, #2
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d010      	beq.n	800acba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	68da      	ldr	r2, [r3, #12]
 800ac9c:	4b4d      	ldr	r3, [pc, #308]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ac9e:	699b      	ldr	r3, [r3, #24]
 800aca0:	f003 030f 	and.w	r3, r3, #15
 800aca4:	429a      	cmp	r2, r3
 800aca6:	d908      	bls.n	800acba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aca8:	4b4a      	ldr	r3, [pc, #296]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800acaa:	699b      	ldr	r3, [r3, #24]
 800acac:	f023 020f 	bic.w	r2, r3, #15
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	4947      	ldr	r1, [pc, #284]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800acb6:	4313      	orrs	r3, r2
 800acb8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f003 0301 	and.w	r3, r3, #1
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d055      	beq.n	800ad72 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800acc6:	4b43      	ldr	r3, [pc, #268]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800acc8:	699b      	ldr	r3, [r3, #24]
 800acca:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	4940      	ldr	r1, [pc, #256]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800acd4:	4313      	orrs	r3, r2
 800acd6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	2b02      	cmp	r3, #2
 800acde:	d107      	bne.n	800acf0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ace0:	4b3c      	ldr	r3, [pc, #240]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d121      	bne.n	800ad30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800acec:	2301      	movs	r3, #1
 800acee:	e0f6      	b.n	800aede <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	685b      	ldr	r3, [r3, #4]
 800acf4:	2b03      	cmp	r3, #3
 800acf6:	d107      	bne.n	800ad08 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800acf8:	4b36      	ldr	r3, [pc, #216]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d115      	bne.n	800ad30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ad04:	2301      	movs	r3, #1
 800ad06:	e0ea      	b.n	800aede <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	685b      	ldr	r3, [r3, #4]
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	d107      	bne.n	800ad20 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ad10:	4b30      	ldr	r3, [pc, #192]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d109      	bne.n	800ad30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	e0de      	b.n	800aede <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ad20:	4b2c      	ldr	r3, [pc, #176]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f003 0304 	and.w	r3, r3, #4
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d101      	bne.n	800ad30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	e0d6      	b.n	800aede <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ad30:	4b28      	ldr	r3, [pc, #160]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ad32:	691b      	ldr	r3, [r3, #16]
 800ad34:	f023 0207 	bic.w	r2, r3, #7
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	685b      	ldr	r3, [r3, #4]
 800ad3c:	4925      	ldr	r1, [pc, #148]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad42:	f7f9 f8dd 	bl	8003f00 <HAL_GetTick>
 800ad46:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ad48:	e00a      	b.n	800ad60 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ad4a:	f7f9 f8d9 	bl	8003f00 <HAL_GetTick>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	1ad3      	subs	r3, r2, r3
 800ad54:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d901      	bls.n	800ad60 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800ad5c:	2303      	movs	r3, #3
 800ad5e:	e0be      	b.n	800aede <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ad60:	4b1c      	ldr	r3, [pc, #112]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ad62:	691b      	ldr	r3, [r3, #16]
 800ad64:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	685b      	ldr	r3, [r3, #4]
 800ad6c:	00db      	lsls	r3, r3, #3
 800ad6e:	429a      	cmp	r2, r3
 800ad70:	d1eb      	bne.n	800ad4a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f003 0302 	and.w	r3, r3, #2
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d010      	beq.n	800ada0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	68da      	ldr	r2, [r3, #12]
 800ad82:	4b14      	ldr	r3, [pc, #80]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ad84:	699b      	ldr	r3, [r3, #24]
 800ad86:	f003 030f 	and.w	r3, r3, #15
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d208      	bcs.n	800ada0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ad8e:	4b11      	ldr	r3, [pc, #68]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ad90:	699b      	ldr	r3, [r3, #24]
 800ad92:	f023 020f 	bic.w	r2, r3, #15
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	68db      	ldr	r3, [r3, #12]
 800ad9a:	490e      	ldr	r1, [pc, #56]	@ (800add4 <HAL_RCC_ClockConfig+0x244>)
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ada0:	4b0b      	ldr	r3, [pc, #44]	@ (800add0 <HAL_RCC_ClockConfig+0x240>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f003 030f 	and.w	r3, r3, #15
 800ada8:	683a      	ldr	r2, [r7, #0]
 800adaa:	429a      	cmp	r2, r3
 800adac:	d214      	bcs.n	800add8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800adae:	4b08      	ldr	r3, [pc, #32]	@ (800add0 <HAL_RCC_ClockConfig+0x240>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f023 020f 	bic.w	r2, r3, #15
 800adb6:	4906      	ldr	r1, [pc, #24]	@ (800add0 <HAL_RCC_ClockConfig+0x240>)
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	4313      	orrs	r3, r2
 800adbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800adbe:	4b04      	ldr	r3, [pc, #16]	@ (800add0 <HAL_RCC_ClockConfig+0x240>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f003 030f 	and.w	r3, r3, #15
 800adc6:	683a      	ldr	r2, [r7, #0]
 800adc8:	429a      	cmp	r2, r3
 800adca:	d005      	beq.n	800add8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800adcc:	2301      	movs	r3, #1
 800adce:	e086      	b.n	800aede <HAL_RCC_ClockConfig+0x34e>
 800add0:	52002000 	.word	0x52002000
 800add4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	f003 0304 	and.w	r3, r3, #4
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d010      	beq.n	800ae06 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	691a      	ldr	r2, [r3, #16]
 800ade8:	4b3f      	ldr	r3, [pc, #252]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800adea:	699b      	ldr	r3, [r3, #24]
 800adec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d208      	bcs.n	800ae06 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800adf4:	4b3c      	ldr	r3, [pc, #240]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800adf6:	699b      	ldr	r3, [r3, #24]
 800adf8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	691b      	ldr	r3, [r3, #16]
 800ae00:	4939      	ldr	r1, [pc, #228]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae02:	4313      	orrs	r3, r2
 800ae04:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f003 0308 	and.w	r3, r3, #8
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d010      	beq.n	800ae34 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	695a      	ldr	r2, [r3, #20]
 800ae16:	4b34      	ldr	r3, [pc, #208]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae18:	69db      	ldr	r3, [r3, #28]
 800ae1a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ae1e:	429a      	cmp	r2, r3
 800ae20:	d208      	bcs.n	800ae34 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ae22:	4b31      	ldr	r3, [pc, #196]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae24:	69db      	ldr	r3, [r3, #28]
 800ae26:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	695b      	ldr	r3, [r3, #20]
 800ae2e:	492e      	ldr	r1, [pc, #184]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae30:	4313      	orrs	r3, r2
 800ae32:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f003 0310 	and.w	r3, r3, #16
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d010      	beq.n	800ae62 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	699a      	ldr	r2, [r3, #24]
 800ae44:	4b28      	ldr	r3, [pc, #160]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae46:	69db      	ldr	r3, [r3, #28]
 800ae48:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ae4c:	429a      	cmp	r2, r3
 800ae4e:	d208      	bcs.n	800ae62 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ae50:	4b25      	ldr	r3, [pc, #148]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae52:	69db      	ldr	r3, [r3, #28]
 800ae54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	699b      	ldr	r3, [r3, #24]
 800ae5c:	4922      	ldr	r1, [pc, #136]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f003 0320 	and.w	r3, r3, #32
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d010      	beq.n	800ae90 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	69da      	ldr	r2, [r3, #28]
 800ae72:	4b1d      	ldr	r3, [pc, #116]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae74:	6a1b      	ldr	r3, [r3, #32]
 800ae76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d208      	bcs.n	800ae90 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ae7e:	4b1a      	ldr	r3, [pc, #104]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae80:	6a1b      	ldr	r3, [r3, #32]
 800ae82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	69db      	ldr	r3, [r3, #28]
 800ae8a:	4917      	ldr	r1, [pc, #92]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ae90:	f000 f834 	bl	800aefc <HAL_RCC_GetSysClockFreq>
 800ae94:	4602      	mov	r2, r0
 800ae96:	4b14      	ldr	r3, [pc, #80]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800ae98:	699b      	ldr	r3, [r3, #24]
 800ae9a:	0a1b      	lsrs	r3, r3, #8
 800ae9c:	f003 030f 	and.w	r3, r3, #15
 800aea0:	4912      	ldr	r1, [pc, #72]	@ (800aeec <HAL_RCC_ClockConfig+0x35c>)
 800aea2:	5ccb      	ldrb	r3, [r1, r3]
 800aea4:	f003 031f 	and.w	r3, r3, #31
 800aea8:	fa22 f303 	lsr.w	r3, r2, r3
 800aeac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aeae:	4b0e      	ldr	r3, [pc, #56]	@ (800aee8 <HAL_RCC_ClockConfig+0x358>)
 800aeb0:	699b      	ldr	r3, [r3, #24]
 800aeb2:	f003 030f 	and.w	r3, r3, #15
 800aeb6:	4a0d      	ldr	r2, [pc, #52]	@ (800aeec <HAL_RCC_ClockConfig+0x35c>)
 800aeb8:	5cd3      	ldrb	r3, [r2, r3]
 800aeba:	f003 031f 	and.w	r3, r3, #31
 800aebe:	693a      	ldr	r2, [r7, #16]
 800aec0:	fa22 f303 	lsr.w	r3, r2, r3
 800aec4:	4a0a      	ldr	r2, [pc, #40]	@ (800aef0 <HAL_RCC_ClockConfig+0x360>)
 800aec6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800aec8:	4a0a      	ldr	r2, [pc, #40]	@ (800aef4 <HAL_RCC_ClockConfig+0x364>)
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800aece:	4b0a      	ldr	r3, [pc, #40]	@ (800aef8 <HAL_RCC_ClockConfig+0x368>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7f8 ffca 	bl	8003e6c <HAL_InitTick>
 800aed8:	4603      	mov	r3, r0
 800aeda:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800aedc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aede:	4618      	mov	r0, r3
 800aee0:	3718      	adds	r7, #24
 800aee2:	46bd      	mov	sp, r7
 800aee4:	bd80      	pop	{r7, pc}
 800aee6:	bf00      	nop
 800aee8:	58024400 	.word	0x58024400
 800aeec:	08015ad8 	.word	0x08015ad8
 800aef0:	2400003c 	.word	0x2400003c
 800aef4:	24000038 	.word	0x24000038
 800aef8:	24000044 	.word	0x24000044

0800aefc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b089      	sub	sp, #36	@ 0x24
 800af00:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af02:	4bb3      	ldr	r3, [pc, #716]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af04:	691b      	ldr	r3, [r3, #16]
 800af06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800af0a:	2b18      	cmp	r3, #24
 800af0c:	f200 8155 	bhi.w	800b1ba <HAL_RCC_GetSysClockFreq+0x2be>
 800af10:	a201      	add	r2, pc, #4	@ (adr r2, 800af18 <HAL_RCC_GetSysClockFreq+0x1c>)
 800af12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af16:	bf00      	nop
 800af18:	0800af7d 	.word	0x0800af7d
 800af1c:	0800b1bb 	.word	0x0800b1bb
 800af20:	0800b1bb 	.word	0x0800b1bb
 800af24:	0800b1bb 	.word	0x0800b1bb
 800af28:	0800b1bb 	.word	0x0800b1bb
 800af2c:	0800b1bb 	.word	0x0800b1bb
 800af30:	0800b1bb 	.word	0x0800b1bb
 800af34:	0800b1bb 	.word	0x0800b1bb
 800af38:	0800afa3 	.word	0x0800afa3
 800af3c:	0800b1bb 	.word	0x0800b1bb
 800af40:	0800b1bb 	.word	0x0800b1bb
 800af44:	0800b1bb 	.word	0x0800b1bb
 800af48:	0800b1bb 	.word	0x0800b1bb
 800af4c:	0800b1bb 	.word	0x0800b1bb
 800af50:	0800b1bb 	.word	0x0800b1bb
 800af54:	0800b1bb 	.word	0x0800b1bb
 800af58:	0800afa9 	.word	0x0800afa9
 800af5c:	0800b1bb 	.word	0x0800b1bb
 800af60:	0800b1bb 	.word	0x0800b1bb
 800af64:	0800b1bb 	.word	0x0800b1bb
 800af68:	0800b1bb 	.word	0x0800b1bb
 800af6c:	0800b1bb 	.word	0x0800b1bb
 800af70:	0800b1bb 	.word	0x0800b1bb
 800af74:	0800b1bb 	.word	0x0800b1bb
 800af78:	0800afaf 	.word	0x0800afaf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af7c:	4b94      	ldr	r3, [pc, #592]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f003 0320 	and.w	r3, r3, #32
 800af84:	2b00      	cmp	r3, #0
 800af86:	d009      	beq.n	800af9c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af88:	4b91      	ldr	r3, [pc, #580]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	08db      	lsrs	r3, r3, #3
 800af8e:	f003 0303 	and.w	r3, r3, #3
 800af92:	4a90      	ldr	r2, [pc, #576]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800af94:	fa22 f303 	lsr.w	r3, r2, r3
 800af98:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800af9a:	e111      	b.n	800b1c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800af9c:	4b8d      	ldr	r3, [pc, #564]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800af9e:	61bb      	str	r3, [r7, #24]
      break;
 800afa0:	e10e      	b.n	800b1c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800afa2:	4b8d      	ldr	r3, [pc, #564]	@ (800b1d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800afa4:	61bb      	str	r3, [r7, #24]
      break;
 800afa6:	e10b      	b.n	800b1c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800afa8:	4b8c      	ldr	r3, [pc, #560]	@ (800b1dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800afaa:	61bb      	str	r3, [r7, #24]
      break;
 800afac:	e108      	b.n	800b1c0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800afae:	4b88      	ldr	r3, [pc, #544]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afb2:	f003 0303 	and.w	r3, r3, #3
 800afb6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800afb8:	4b85      	ldr	r3, [pc, #532]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afbc:	091b      	lsrs	r3, r3, #4
 800afbe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800afc2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800afc4:	4b82      	ldr	r3, [pc, #520]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afc8:	f003 0301 	and.w	r3, r3, #1
 800afcc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800afce:	4b80      	ldr	r3, [pc, #512]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afd2:	08db      	lsrs	r3, r3, #3
 800afd4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800afd8:	68fa      	ldr	r2, [r7, #12]
 800afda:	fb02 f303 	mul.w	r3, r2, r3
 800afde:	ee07 3a90 	vmov	s15, r3
 800afe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afe6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	2b00      	cmp	r3, #0
 800afee:	f000 80e1 	beq.w	800b1b4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	2b02      	cmp	r3, #2
 800aff6:	f000 8083 	beq.w	800b100 <HAL_RCC_GetSysClockFreq+0x204>
 800affa:	697b      	ldr	r3, [r7, #20]
 800affc:	2b02      	cmp	r3, #2
 800affe:	f200 80a1 	bhi.w	800b144 <HAL_RCC_GetSysClockFreq+0x248>
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d003      	beq.n	800b010 <HAL_RCC_GetSysClockFreq+0x114>
 800b008:	697b      	ldr	r3, [r7, #20]
 800b00a:	2b01      	cmp	r3, #1
 800b00c:	d056      	beq.n	800b0bc <HAL_RCC_GetSysClockFreq+0x1c0>
 800b00e:	e099      	b.n	800b144 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b010:	4b6f      	ldr	r3, [pc, #444]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f003 0320 	and.w	r3, r3, #32
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d02d      	beq.n	800b078 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b01c:	4b6c      	ldr	r3, [pc, #432]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	08db      	lsrs	r3, r3, #3
 800b022:	f003 0303 	and.w	r3, r3, #3
 800b026:	4a6b      	ldr	r2, [pc, #428]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b028:	fa22 f303 	lsr.w	r3, r2, r3
 800b02c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	ee07 3a90 	vmov	s15, r3
 800b034:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	ee07 3a90 	vmov	s15, r3
 800b03e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b042:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b046:	4b62      	ldr	r3, [pc, #392]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b04a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b04e:	ee07 3a90 	vmov	s15, r3
 800b052:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b056:	ed97 6a02 	vldr	s12, [r7, #8]
 800b05a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b1e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b05e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b062:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b066:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b06a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b06e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b072:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b076:	e087      	b.n	800b188 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	ee07 3a90 	vmov	s15, r3
 800b07e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b082:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b1e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b08a:	4b51      	ldr	r3, [pc, #324]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b08c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b08e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b092:	ee07 3a90 	vmov	s15, r3
 800b096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b09a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b09e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b1e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b0a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b0ba:	e065      	b.n	800b188 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b0bc:	693b      	ldr	r3, [r7, #16]
 800b0be:	ee07 3a90 	vmov	s15, r3
 800b0c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0c6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b1e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b0ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0ce:	4b40      	ldr	r3, [pc, #256]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0d6:	ee07 3a90 	vmov	s15, r3
 800b0da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0de:	ed97 6a02 	vldr	s12, [r7, #8]
 800b0e2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b1e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b0e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b0fe:	e043      	b.n	800b188 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b100:	693b      	ldr	r3, [r7, #16]
 800b102:	ee07 3a90 	vmov	s15, r3
 800b106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b10a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b1ec <HAL_RCC_GetSysClockFreq+0x2f0>
 800b10e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b112:	4b2f      	ldr	r3, [pc, #188]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b116:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b11a:	ee07 3a90 	vmov	s15, r3
 800b11e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b122:	ed97 6a02 	vldr	s12, [r7, #8]
 800b126:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b1e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b12a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b12e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b132:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b136:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b13a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b13e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b142:	e021      	b.n	800b188 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	ee07 3a90 	vmov	s15, r3
 800b14a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b14e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b1e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b152:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b156:	4b1e      	ldr	r3, [pc, #120]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b15a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b15e:	ee07 3a90 	vmov	s15, r3
 800b162:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b166:	ed97 6a02 	vldr	s12, [r7, #8]
 800b16a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b1e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b16e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b172:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b176:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b17a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b17e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b182:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b186:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b188:	4b11      	ldr	r3, [pc, #68]	@ (800b1d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b18a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b18c:	0a5b      	lsrs	r3, r3, #9
 800b18e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b192:	3301      	adds	r3, #1
 800b194:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	ee07 3a90 	vmov	s15, r3
 800b19c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b1a0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1ac:	ee17 3a90 	vmov	r3, s15
 800b1b0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b1b2:	e005      	b.n	800b1c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	61bb      	str	r3, [r7, #24]
      break;
 800b1b8:	e002      	b.n	800b1c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b1ba:	4b07      	ldr	r3, [pc, #28]	@ (800b1d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b1bc:	61bb      	str	r3, [r7, #24]
      break;
 800b1be:	bf00      	nop
  }

  return sysclockfreq;
 800b1c0:	69bb      	ldr	r3, [r7, #24]
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3724      	adds	r7, #36	@ 0x24
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1cc:	4770      	bx	lr
 800b1ce:	bf00      	nop
 800b1d0:	58024400 	.word	0x58024400
 800b1d4:	03d09000 	.word	0x03d09000
 800b1d8:	003d0900 	.word	0x003d0900
 800b1dc:	017d7840 	.word	0x017d7840
 800b1e0:	46000000 	.word	0x46000000
 800b1e4:	4c742400 	.word	0x4c742400
 800b1e8:	4a742400 	.word	0x4a742400
 800b1ec:	4bbebc20 	.word	0x4bbebc20

0800b1f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b1f6:	f7ff fe81 	bl	800aefc <HAL_RCC_GetSysClockFreq>
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	4b10      	ldr	r3, [pc, #64]	@ (800b240 <HAL_RCC_GetHCLKFreq+0x50>)
 800b1fe:	699b      	ldr	r3, [r3, #24]
 800b200:	0a1b      	lsrs	r3, r3, #8
 800b202:	f003 030f 	and.w	r3, r3, #15
 800b206:	490f      	ldr	r1, [pc, #60]	@ (800b244 <HAL_RCC_GetHCLKFreq+0x54>)
 800b208:	5ccb      	ldrb	r3, [r1, r3]
 800b20a:	f003 031f 	and.w	r3, r3, #31
 800b20e:	fa22 f303 	lsr.w	r3, r2, r3
 800b212:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b214:	4b0a      	ldr	r3, [pc, #40]	@ (800b240 <HAL_RCC_GetHCLKFreq+0x50>)
 800b216:	699b      	ldr	r3, [r3, #24]
 800b218:	f003 030f 	and.w	r3, r3, #15
 800b21c:	4a09      	ldr	r2, [pc, #36]	@ (800b244 <HAL_RCC_GetHCLKFreq+0x54>)
 800b21e:	5cd3      	ldrb	r3, [r2, r3]
 800b220:	f003 031f 	and.w	r3, r3, #31
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	fa22 f303 	lsr.w	r3, r2, r3
 800b22a:	4a07      	ldr	r2, [pc, #28]	@ (800b248 <HAL_RCC_GetHCLKFreq+0x58>)
 800b22c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b22e:	4a07      	ldr	r2, [pc, #28]	@ (800b24c <HAL_RCC_GetHCLKFreq+0x5c>)
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b234:	4b04      	ldr	r3, [pc, #16]	@ (800b248 <HAL_RCC_GetHCLKFreq+0x58>)
 800b236:	681b      	ldr	r3, [r3, #0]
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3708      	adds	r7, #8
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}
 800b240:	58024400 	.word	0x58024400
 800b244:	08015ad8 	.word	0x08015ad8
 800b248:	2400003c 	.word	0x2400003c
 800b24c:	24000038 	.word	0x24000038

0800b250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b254:	f7ff ffcc 	bl	800b1f0 <HAL_RCC_GetHCLKFreq>
 800b258:	4602      	mov	r2, r0
 800b25a:	4b06      	ldr	r3, [pc, #24]	@ (800b274 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b25c:	69db      	ldr	r3, [r3, #28]
 800b25e:	091b      	lsrs	r3, r3, #4
 800b260:	f003 0307 	and.w	r3, r3, #7
 800b264:	4904      	ldr	r1, [pc, #16]	@ (800b278 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b266:	5ccb      	ldrb	r3, [r1, r3]
 800b268:	f003 031f 	and.w	r3, r3, #31
 800b26c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b270:	4618      	mov	r0, r3
 800b272:	bd80      	pop	{r7, pc}
 800b274:	58024400 	.word	0x58024400
 800b278:	08015ad8 	.word	0x08015ad8

0800b27c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b280:	f7ff ffb6 	bl	800b1f0 <HAL_RCC_GetHCLKFreq>
 800b284:	4602      	mov	r2, r0
 800b286:	4b06      	ldr	r3, [pc, #24]	@ (800b2a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b288:	69db      	ldr	r3, [r3, #28]
 800b28a:	0a1b      	lsrs	r3, r3, #8
 800b28c:	f003 0307 	and.w	r3, r3, #7
 800b290:	4904      	ldr	r1, [pc, #16]	@ (800b2a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b292:	5ccb      	ldrb	r3, [r1, r3]
 800b294:	f003 031f 	and.w	r3, r3, #31
 800b298:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b29c:	4618      	mov	r0, r3
 800b29e:	bd80      	pop	{r7, pc}
 800b2a0:	58024400 	.word	0x58024400
 800b2a4:	08015ad8 	.word	0x08015ad8

0800b2a8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b2a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b2ac:	b0ca      	sub	sp, #296	@ 0x128
 800b2ae:	af00      	add	r7, sp, #0
 800b2b0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b2c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b2cc:	2500      	movs	r5, #0
 800b2ce:	ea54 0305 	orrs.w	r3, r4, r5
 800b2d2:	d049      	beq.n	800b368 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b2d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b2da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b2de:	d02f      	beq.n	800b340 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b2e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b2e4:	d828      	bhi.n	800b338 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b2e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b2ea:	d01a      	beq.n	800b322 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b2ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b2f0:	d822      	bhi.n	800b338 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d003      	beq.n	800b2fe <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b2f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2fa:	d007      	beq.n	800b30c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b2fc:	e01c      	b.n	800b338 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2fe:	4bb8      	ldr	r3, [pc, #736]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b302:	4ab7      	ldr	r2, [pc, #732]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b304:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b308:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b30a:	e01a      	b.n	800b342 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b30c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b310:	3308      	adds	r3, #8
 800b312:	2102      	movs	r1, #2
 800b314:	4618      	mov	r0, r3
 800b316:	f001 fc8f 	bl	800cc38 <RCCEx_PLL2_Config>
 800b31a:	4603      	mov	r3, r0
 800b31c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b320:	e00f      	b.n	800b342 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b326:	3328      	adds	r3, #40	@ 0x28
 800b328:	2102      	movs	r1, #2
 800b32a:	4618      	mov	r0, r3
 800b32c:	f001 fd36 	bl	800cd9c <RCCEx_PLL3_Config>
 800b330:	4603      	mov	r3, r0
 800b332:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b336:	e004      	b.n	800b342 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b338:	2301      	movs	r3, #1
 800b33a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b33e:	e000      	b.n	800b342 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b340:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b346:	2b00      	cmp	r3, #0
 800b348:	d10a      	bne.n	800b360 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b34a:	4ba5      	ldr	r3, [pc, #660]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b34c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b34e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b356:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b358:	4aa1      	ldr	r2, [pc, #644]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b35a:	430b      	orrs	r3, r1
 800b35c:	6513      	str	r3, [r2, #80]	@ 0x50
 800b35e:	e003      	b.n	800b368 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b364:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b370:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b374:	f04f 0900 	mov.w	r9, #0
 800b378:	ea58 0309 	orrs.w	r3, r8, r9
 800b37c:	d047      	beq.n	800b40e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b37e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b384:	2b04      	cmp	r3, #4
 800b386:	d82a      	bhi.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b388:	a201      	add	r2, pc, #4	@ (adr r2, 800b390 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b38a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b38e:	bf00      	nop
 800b390:	0800b3a5 	.word	0x0800b3a5
 800b394:	0800b3b3 	.word	0x0800b3b3
 800b398:	0800b3c9 	.word	0x0800b3c9
 800b39c:	0800b3e7 	.word	0x0800b3e7
 800b3a0:	0800b3e7 	.word	0x0800b3e7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3a4:	4b8e      	ldr	r3, [pc, #568]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3a8:	4a8d      	ldr	r2, [pc, #564]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b3ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b3b0:	e01a      	b.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3b6:	3308      	adds	r3, #8
 800b3b8:	2100      	movs	r1, #0
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	f001 fc3c 	bl	800cc38 <RCCEx_PLL2_Config>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b3c6:	e00f      	b.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b3c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3cc:	3328      	adds	r3, #40	@ 0x28
 800b3ce:	2100      	movs	r1, #0
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	f001 fce3 	bl	800cd9c <RCCEx_PLL3_Config>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b3dc:	e004      	b.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b3e4:	e000      	b.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b3e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d10a      	bne.n	800b406 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b3f0:	4b7b      	ldr	r3, [pc, #492]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3f4:	f023 0107 	bic.w	r1, r3, #7
 800b3f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3fe:	4a78      	ldr	r2, [pc, #480]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b400:	430b      	orrs	r3, r1
 800b402:	6513      	str	r3, [r2, #80]	@ 0x50
 800b404:	e003      	b.n	800b40e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b406:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b40a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b40e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b416:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800b41a:	f04f 0b00 	mov.w	fp, #0
 800b41e:	ea5a 030b 	orrs.w	r3, sl, fp
 800b422:	d04c      	beq.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b42a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b42e:	d030      	beq.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b430:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b434:	d829      	bhi.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b436:	2bc0      	cmp	r3, #192	@ 0xc0
 800b438:	d02d      	beq.n	800b496 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b43a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b43c:	d825      	bhi.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b43e:	2b80      	cmp	r3, #128	@ 0x80
 800b440:	d018      	beq.n	800b474 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b442:	2b80      	cmp	r3, #128	@ 0x80
 800b444:	d821      	bhi.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b446:	2b00      	cmp	r3, #0
 800b448:	d002      	beq.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b44a:	2b40      	cmp	r3, #64	@ 0x40
 800b44c:	d007      	beq.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b44e:	e01c      	b.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b450:	4b63      	ldr	r3, [pc, #396]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b454:	4a62      	ldr	r2, [pc, #392]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b456:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b45a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b45c:	e01c      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b45e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b462:	3308      	adds	r3, #8
 800b464:	2100      	movs	r1, #0
 800b466:	4618      	mov	r0, r3
 800b468:	f001 fbe6 	bl	800cc38 <RCCEx_PLL2_Config>
 800b46c:	4603      	mov	r3, r0
 800b46e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b472:	e011      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b478:	3328      	adds	r3, #40	@ 0x28
 800b47a:	2100      	movs	r1, #0
 800b47c:	4618      	mov	r0, r3
 800b47e:	f001 fc8d 	bl	800cd9c <RCCEx_PLL3_Config>
 800b482:	4603      	mov	r3, r0
 800b484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b488:	e006      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b48a:	2301      	movs	r3, #1
 800b48c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b490:	e002      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b492:	bf00      	nop
 800b494:	e000      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b496:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b498:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d10a      	bne.n	800b4b6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b4a0:	4b4f      	ldr	r3, [pc, #316]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4a4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800b4a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4ae:	4a4c      	ldr	r2, [pc, #304]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4b0:	430b      	orrs	r3, r1
 800b4b2:	6513      	str	r3, [r2, #80]	@ 0x50
 800b4b4:	e003      	b.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b4be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800b4ca:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800b4d4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800b4d8:	460b      	mov	r3, r1
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	d053      	beq.n	800b586 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b4de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4e2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b4e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b4ea:	d035      	beq.n	800b558 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b4ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b4f0:	d82e      	bhi.n	800b550 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b4f2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b4f6:	d031      	beq.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b4f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b4fc:	d828      	bhi.n	800b550 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b4fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b502:	d01a      	beq.n	800b53a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b504:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b508:	d822      	bhi.n	800b550 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d003      	beq.n	800b516 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b50e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b512:	d007      	beq.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b514:	e01c      	b.n	800b550 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b516:	4b32      	ldr	r3, [pc, #200]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b51a:	4a31      	ldr	r2, [pc, #196]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b51c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b520:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b522:	e01c      	b.n	800b55e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b528:	3308      	adds	r3, #8
 800b52a:	2100      	movs	r1, #0
 800b52c:	4618      	mov	r0, r3
 800b52e:	f001 fb83 	bl	800cc38 <RCCEx_PLL2_Config>
 800b532:	4603      	mov	r3, r0
 800b534:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b538:	e011      	b.n	800b55e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b53a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b53e:	3328      	adds	r3, #40	@ 0x28
 800b540:	2100      	movs	r1, #0
 800b542:	4618      	mov	r0, r3
 800b544:	f001 fc2a 	bl	800cd9c <RCCEx_PLL3_Config>
 800b548:	4603      	mov	r3, r0
 800b54a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b54e:	e006      	b.n	800b55e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b550:	2301      	movs	r3, #1
 800b552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b556:	e002      	b.n	800b55e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b558:	bf00      	nop
 800b55a:	e000      	b.n	800b55e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b55c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b55e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b562:	2b00      	cmp	r3, #0
 800b564:	d10b      	bne.n	800b57e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b566:	4b1e      	ldr	r3, [pc, #120]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b56a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b56e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b572:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b576:	4a1a      	ldr	r2, [pc, #104]	@ (800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b578:	430b      	orrs	r3, r1
 800b57a:	6593      	str	r3, [r2, #88]	@ 0x58
 800b57c:	e003      	b.n	800b586 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b57e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b582:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b58e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b592:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b596:	2300      	movs	r3, #0
 800b598:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800b59c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800b5a0:	460b      	mov	r3, r1
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	d056      	beq.n	800b654 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b5a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b5ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b5b2:	d038      	beq.n	800b626 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b5b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b5b8:	d831      	bhi.n	800b61e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b5ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b5be:	d034      	beq.n	800b62a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b5c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b5c4:	d82b      	bhi.n	800b61e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b5c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b5ca:	d01d      	beq.n	800b608 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b5cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b5d0:	d825      	bhi.n	800b61e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d006      	beq.n	800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b5d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b5da:	d00a      	beq.n	800b5f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b5dc:	e01f      	b.n	800b61e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b5de:	bf00      	nop
 800b5e0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5e4:	4ba2      	ldr	r3, [pc, #648]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b5e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5e8:	4aa1      	ldr	r2, [pc, #644]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b5ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b5ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b5f0:	e01c      	b.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b5f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5f6:	3308      	adds	r3, #8
 800b5f8:	2100      	movs	r1, #0
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f001 fb1c 	bl	800cc38 <RCCEx_PLL2_Config>
 800b600:	4603      	mov	r3, r0
 800b602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b606:	e011      	b.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b60c:	3328      	adds	r3, #40	@ 0x28
 800b60e:	2100      	movs	r1, #0
 800b610:	4618      	mov	r0, r3
 800b612:	f001 fbc3 	bl	800cd9c <RCCEx_PLL3_Config>
 800b616:	4603      	mov	r3, r0
 800b618:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b61c:	e006      	b.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b61e:	2301      	movs	r3, #1
 800b620:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b624:	e002      	b.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b626:	bf00      	nop
 800b628:	e000      	b.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b62a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b62c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b630:	2b00      	cmp	r3, #0
 800b632:	d10b      	bne.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b634:	4b8e      	ldr	r3, [pc, #568]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b638:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b63c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b640:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b644:	4a8a      	ldr	r2, [pc, #552]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b646:	430b      	orrs	r3, r1
 800b648:	6593      	str	r3, [r2, #88]	@ 0x58
 800b64a:	e003      	b.n	800b654 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b64c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b650:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b65c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b660:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b664:	2300      	movs	r3, #0
 800b666:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b66a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b66e:	460b      	mov	r3, r1
 800b670:	4313      	orrs	r3, r2
 800b672:	d03a      	beq.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b67a:	2b30      	cmp	r3, #48	@ 0x30
 800b67c:	d01f      	beq.n	800b6be <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b67e:	2b30      	cmp	r3, #48	@ 0x30
 800b680:	d819      	bhi.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b682:	2b20      	cmp	r3, #32
 800b684:	d00c      	beq.n	800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b686:	2b20      	cmp	r3, #32
 800b688:	d815      	bhi.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d019      	beq.n	800b6c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b68e:	2b10      	cmp	r3, #16
 800b690:	d111      	bne.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b692:	4b77      	ldr	r3, [pc, #476]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b696:	4a76      	ldr	r2, [pc, #472]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b698:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b69c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b69e:	e011      	b.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b6a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6a4:	3308      	adds	r3, #8
 800b6a6:	2102      	movs	r1, #2
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	f001 fac5 	bl	800cc38 <RCCEx_PLL2_Config>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b6b4:	e006      	b.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b6bc:	e002      	b.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b6be:	bf00      	nop
 800b6c0:	e000      	b.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b6c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d10a      	bne.n	800b6e2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b6cc:	4b68      	ldr	r3, [pc, #416]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6d0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b6d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6da:	4a65      	ldr	r2, [pc, #404]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6dc:	430b      	orrs	r3, r1
 800b6de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b6e0:	e003      	b.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b6ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b6f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b700:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b704:	460b      	mov	r3, r1
 800b706:	4313      	orrs	r3, r2
 800b708:	d051      	beq.n	800b7ae <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b70a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b70e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b710:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b714:	d035      	beq.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b716:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b71a:	d82e      	bhi.n	800b77a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b71c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b720:	d031      	beq.n	800b786 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b722:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b726:	d828      	bhi.n	800b77a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b72c:	d01a      	beq.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b72e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b732:	d822      	bhi.n	800b77a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b734:	2b00      	cmp	r3, #0
 800b736:	d003      	beq.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b738:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b73c:	d007      	beq.n	800b74e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b73e:	e01c      	b.n	800b77a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b740:	4b4b      	ldr	r3, [pc, #300]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b744:	4a4a      	ldr	r2, [pc, #296]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b746:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b74a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b74c:	e01c      	b.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b74e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b752:	3308      	adds	r3, #8
 800b754:	2100      	movs	r1, #0
 800b756:	4618      	mov	r0, r3
 800b758:	f001 fa6e 	bl	800cc38 <RCCEx_PLL2_Config>
 800b75c:	4603      	mov	r3, r0
 800b75e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b762:	e011      	b.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b768:	3328      	adds	r3, #40	@ 0x28
 800b76a:	2100      	movs	r1, #0
 800b76c:	4618      	mov	r0, r3
 800b76e:	f001 fb15 	bl	800cd9c <RCCEx_PLL3_Config>
 800b772:	4603      	mov	r3, r0
 800b774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b778:	e006      	b.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b77a:	2301      	movs	r3, #1
 800b77c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b780:	e002      	b.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b782:	bf00      	nop
 800b784:	e000      	b.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b786:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b788:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d10a      	bne.n	800b7a6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b790:	4b37      	ldr	r3, [pc, #220]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b794:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b79c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b79e:	4a34      	ldr	r2, [pc, #208]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7a0:	430b      	orrs	r3, r1
 800b7a2:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7a4:	e003      	b.n	800b7ae <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b7ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b7ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b7be:	2300      	movs	r3, #0
 800b7c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b7c4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b7c8:	460b      	mov	r3, r1
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	d056      	beq.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b7ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b7d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b7d8:	d033      	beq.n	800b842 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b7da:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b7de:	d82c      	bhi.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b7e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b7e4:	d02f      	beq.n	800b846 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b7e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b7ea:	d826      	bhi.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b7ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b7f0:	d02b      	beq.n	800b84a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b7f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b7f6:	d820      	bhi.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b7f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b7fc:	d012      	beq.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b7fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b802:	d81a      	bhi.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b804:	2b00      	cmp	r3, #0
 800b806:	d022      	beq.n	800b84e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b80c:	d115      	bne.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b80e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b812:	3308      	adds	r3, #8
 800b814:	2101      	movs	r1, #1
 800b816:	4618      	mov	r0, r3
 800b818:	f001 fa0e 	bl	800cc38 <RCCEx_PLL2_Config>
 800b81c:	4603      	mov	r3, r0
 800b81e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b822:	e015      	b.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b828:	3328      	adds	r3, #40	@ 0x28
 800b82a:	2101      	movs	r1, #1
 800b82c:	4618      	mov	r0, r3
 800b82e:	f001 fab5 	bl	800cd9c <RCCEx_PLL3_Config>
 800b832:	4603      	mov	r3, r0
 800b834:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b838:	e00a      	b.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b83a:	2301      	movs	r3, #1
 800b83c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b840:	e006      	b.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b842:	bf00      	nop
 800b844:	e004      	b.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b846:	bf00      	nop
 800b848:	e002      	b.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b84a:	bf00      	nop
 800b84c:	e000      	b.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b84e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b854:	2b00      	cmp	r3, #0
 800b856:	d10d      	bne.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b858:	4b05      	ldr	r3, [pc, #20]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b85a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b85c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b864:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b866:	4a02      	ldr	r2, [pc, #8]	@ (800b870 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b868:	430b      	orrs	r3, r1
 800b86a:	6513      	str	r3, [r2, #80]	@ 0x50
 800b86c:	e006      	b.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b86e:	bf00      	nop
 800b870:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b874:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b878:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b87c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b884:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b888:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b88c:	2300      	movs	r3, #0
 800b88e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b892:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b896:	460b      	mov	r3, r1
 800b898:	4313      	orrs	r3, r2
 800b89a:	d055      	beq.n	800b948 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b89c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b8a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b8a8:	d033      	beq.n	800b912 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b8aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b8ae:	d82c      	bhi.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b8b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8b4:	d02f      	beq.n	800b916 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b8b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8ba:	d826      	bhi.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b8bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b8c0:	d02b      	beq.n	800b91a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b8c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b8c6:	d820      	bhi.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b8c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8cc:	d012      	beq.n	800b8f4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b8ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8d2:	d81a      	bhi.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d022      	beq.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b8d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8dc:	d115      	bne.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b8de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8e2:	3308      	adds	r3, #8
 800b8e4:	2101      	movs	r1, #1
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	f001 f9a6 	bl	800cc38 <RCCEx_PLL2_Config>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b8f2:	e015      	b.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b8f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8f8:	3328      	adds	r3, #40	@ 0x28
 800b8fa:	2101      	movs	r1, #1
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f001 fa4d 	bl	800cd9c <RCCEx_PLL3_Config>
 800b902:	4603      	mov	r3, r0
 800b904:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b908:	e00a      	b.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b90a:	2301      	movs	r3, #1
 800b90c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b910:	e006      	b.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b912:	bf00      	nop
 800b914:	e004      	b.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b916:	bf00      	nop
 800b918:	e002      	b.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b91a:	bf00      	nop
 800b91c:	e000      	b.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b91e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b920:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b924:	2b00      	cmp	r3, #0
 800b926:	d10b      	bne.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b928:	4ba3      	ldr	r3, [pc, #652]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b92a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b92c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b934:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b938:	4a9f      	ldr	r2, [pc, #636]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b93a:	430b      	orrs	r3, r1
 800b93c:	6593      	str	r3, [r2, #88]	@ 0x58
 800b93e:	e003      	b.n	800b948 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b940:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b944:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b950:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b954:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b958:	2300      	movs	r3, #0
 800b95a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b95e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b962:	460b      	mov	r3, r1
 800b964:	4313      	orrs	r3, r2
 800b966:	d037      	beq.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b96c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b96e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b972:	d00e      	beq.n	800b992 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b974:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b978:	d816      	bhi.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d018      	beq.n	800b9b0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b97e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b982:	d111      	bne.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b984:	4b8c      	ldr	r3, [pc, #560]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b988:	4a8b      	ldr	r2, [pc, #556]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b98a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b98e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b990:	e00f      	b.n	800b9b2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b996:	3308      	adds	r3, #8
 800b998:	2101      	movs	r1, #1
 800b99a:	4618      	mov	r0, r3
 800b99c:	f001 f94c 	bl	800cc38 <RCCEx_PLL2_Config>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b9a6:	e004      	b.n	800b9b2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b9ae:	e000      	b.n	800b9b2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b9b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d10a      	bne.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b9ba:	4b7f      	ldr	r3, [pc, #508]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b9bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9be:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b9c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9c8:	4a7b      	ldr	r2, [pc, #492]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b9ca:	430b      	orrs	r3, r1
 800b9cc:	6513      	str	r3, [r2, #80]	@ 0x50
 800b9ce:	e003      	b.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b9d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800b9e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b9ee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800b9f2:	460b      	mov	r3, r1
 800b9f4:	4313      	orrs	r3, r2
 800b9f6:	d039      	beq.n	800ba6c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b9f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b9fe:	2b03      	cmp	r3, #3
 800ba00:	d81c      	bhi.n	800ba3c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ba02:	a201      	add	r2, pc, #4	@ (adr r2, 800ba08 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ba04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba08:	0800ba45 	.word	0x0800ba45
 800ba0c:	0800ba19 	.word	0x0800ba19
 800ba10:	0800ba27 	.word	0x0800ba27
 800ba14:	0800ba45 	.word	0x0800ba45
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba18:	4b67      	ldr	r3, [pc, #412]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba1c:	4a66      	ldr	r2, [pc, #408]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ba22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ba24:	e00f      	b.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba2a:	3308      	adds	r3, #8
 800ba2c:	2102      	movs	r1, #2
 800ba2e:	4618      	mov	r0, r3
 800ba30:	f001 f902 	bl	800cc38 <RCCEx_PLL2_Config>
 800ba34:	4603      	mov	r3, r0
 800ba36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ba3a:	e004      	b.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ba42:	e000      	b.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ba44:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d10a      	bne.n	800ba64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ba4e:	4b5a      	ldr	r3, [pc, #360]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba52:	f023 0103 	bic.w	r1, r3, #3
 800ba56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba5c:	4a56      	ldr	r2, [pc, #344]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba5e:	430b      	orrs	r3, r1
 800ba60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ba62:	e003      	b.n	800ba6c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ba6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba74:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800ba78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ba82:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800ba86:	460b      	mov	r3, r1
 800ba88:	4313      	orrs	r3, r2
 800ba8a:	f000 809f 	beq.w	800bbcc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ba8e:	4b4b      	ldr	r3, [pc, #300]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	4a4a      	ldr	r2, [pc, #296]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ba94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ba98:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ba9a:	f7f8 fa31 	bl	8003f00 <HAL_GetTick>
 800ba9e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800baa2:	e00b      	b.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800baa4:	f7f8 fa2c 	bl	8003f00 <HAL_GetTick>
 800baa8:	4602      	mov	r2, r0
 800baaa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800baae:	1ad3      	subs	r3, r2, r3
 800bab0:	2b64      	cmp	r3, #100	@ 0x64
 800bab2:	d903      	bls.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800bab4:	2303      	movs	r3, #3
 800bab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800baba:	e005      	b.n	800bac8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800babc:	4b3f      	ldr	r3, [pc, #252]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d0ed      	beq.n	800baa4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800bac8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d179      	bne.n	800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bad0:	4b39      	ldr	r3, [pc, #228]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bad2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bad8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800badc:	4053      	eors	r3, r2
 800bade:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d015      	beq.n	800bb12 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bae6:	4b34      	ldr	r3, [pc, #208]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800baea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800baee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800baf2:	4b31      	ldr	r3, [pc, #196]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800baf6:	4a30      	ldr	r2, [pc, #192]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bafc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bafe:	4b2e      	ldr	r3, [pc, #184]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb02:	4a2d      	ldr	r2, [pc, #180]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb08:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800bb0a:	4a2b      	ldr	r2, [pc, #172]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb0c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800bb10:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bb12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bb1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb1e:	d118      	bne.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb20:	f7f8 f9ee 	bl	8003f00 <HAL_GetTick>
 800bb24:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bb28:	e00d      	b.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb2a:	f7f8 f9e9 	bl	8003f00 <HAL_GetTick>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bb34:	1ad2      	subs	r2, r2, r3
 800bb36:	f241 3388 	movw	r3, #5000	@ 0x1388
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d903      	bls.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800bb3e:	2303      	movs	r3, #3
 800bb40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800bb44:	e005      	b.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bb46:	4b1c      	ldr	r3, [pc, #112]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb4a:	f003 0302 	and.w	r3, r3, #2
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d0eb      	beq.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800bb52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d129      	bne.n	800bbae <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bb62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb6a:	d10e      	bne.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800bb6c:	4b12      	ldr	r3, [pc, #72]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb6e:	691b      	ldr	r3, [r3, #16]
 800bb70:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800bb74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bb7c:	091a      	lsrs	r2, r3, #4
 800bb7e:	4b10      	ldr	r3, [pc, #64]	@ (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800bb80:	4013      	ands	r3, r2
 800bb82:	4a0d      	ldr	r2, [pc, #52]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb84:	430b      	orrs	r3, r1
 800bb86:	6113      	str	r3, [r2, #16]
 800bb88:	e005      	b.n	800bb96 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800bb8a:	4b0b      	ldr	r3, [pc, #44]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb8c:	691b      	ldr	r3, [r3, #16]
 800bb8e:	4a0a      	ldr	r2, [pc, #40]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb90:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bb94:	6113      	str	r3, [r2, #16]
 800bb96:	4b08      	ldr	r3, [pc, #32]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb98:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800bb9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb9e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bba2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bba6:	4a04      	ldr	r2, [pc, #16]	@ (800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bba8:	430b      	orrs	r3, r1
 800bbaa:	6713      	str	r3, [r2, #112]	@ 0x70
 800bbac:	e00e      	b.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bbae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bbb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800bbb6:	e009      	b.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0x924>
 800bbb8:	58024400 	.word	0x58024400
 800bbbc:	58024800 	.word	0x58024800
 800bbc0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bbc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bbcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd4:	f002 0301 	and.w	r3, r2, #1
 800bbd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bbdc:	2300      	movs	r3, #0
 800bbde:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bbe2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	4313      	orrs	r3, r2
 800bbea:	f000 8089 	beq.w	800bd00 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800bbee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbf2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bbf4:	2b28      	cmp	r3, #40	@ 0x28
 800bbf6:	d86b      	bhi.n	800bcd0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800bbf8:	a201      	add	r2, pc, #4	@ (adr r2, 800bc00 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bbfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbfe:	bf00      	nop
 800bc00:	0800bcd9 	.word	0x0800bcd9
 800bc04:	0800bcd1 	.word	0x0800bcd1
 800bc08:	0800bcd1 	.word	0x0800bcd1
 800bc0c:	0800bcd1 	.word	0x0800bcd1
 800bc10:	0800bcd1 	.word	0x0800bcd1
 800bc14:	0800bcd1 	.word	0x0800bcd1
 800bc18:	0800bcd1 	.word	0x0800bcd1
 800bc1c:	0800bcd1 	.word	0x0800bcd1
 800bc20:	0800bca5 	.word	0x0800bca5
 800bc24:	0800bcd1 	.word	0x0800bcd1
 800bc28:	0800bcd1 	.word	0x0800bcd1
 800bc2c:	0800bcd1 	.word	0x0800bcd1
 800bc30:	0800bcd1 	.word	0x0800bcd1
 800bc34:	0800bcd1 	.word	0x0800bcd1
 800bc38:	0800bcd1 	.word	0x0800bcd1
 800bc3c:	0800bcd1 	.word	0x0800bcd1
 800bc40:	0800bcbb 	.word	0x0800bcbb
 800bc44:	0800bcd1 	.word	0x0800bcd1
 800bc48:	0800bcd1 	.word	0x0800bcd1
 800bc4c:	0800bcd1 	.word	0x0800bcd1
 800bc50:	0800bcd1 	.word	0x0800bcd1
 800bc54:	0800bcd1 	.word	0x0800bcd1
 800bc58:	0800bcd1 	.word	0x0800bcd1
 800bc5c:	0800bcd1 	.word	0x0800bcd1
 800bc60:	0800bcd9 	.word	0x0800bcd9
 800bc64:	0800bcd1 	.word	0x0800bcd1
 800bc68:	0800bcd1 	.word	0x0800bcd1
 800bc6c:	0800bcd1 	.word	0x0800bcd1
 800bc70:	0800bcd1 	.word	0x0800bcd1
 800bc74:	0800bcd1 	.word	0x0800bcd1
 800bc78:	0800bcd1 	.word	0x0800bcd1
 800bc7c:	0800bcd1 	.word	0x0800bcd1
 800bc80:	0800bcd9 	.word	0x0800bcd9
 800bc84:	0800bcd1 	.word	0x0800bcd1
 800bc88:	0800bcd1 	.word	0x0800bcd1
 800bc8c:	0800bcd1 	.word	0x0800bcd1
 800bc90:	0800bcd1 	.word	0x0800bcd1
 800bc94:	0800bcd1 	.word	0x0800bcd1
 800bc98:	0800bcd1 	.word	0x0800bcd1
 800bc9c:	0800bcd1 	.word	0x0800bcd1
 800bca0:	0800bcd9 	.word	0x0800bcd9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bca8:	3308      	adds	r3, #8
 800bcaa:	2101      	movs	r1, #1
 800bcac:	4618      	mov	r0, r3
 800bcae:	f000 ffc3 	bl	800cc38 <RCCEx_PLL2_Config>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bcb8:	e00f      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bcba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcbe:	3328      	adds	r3, #40	@ 0x28
 800bcc0:	2101      	movs	r1, #1
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f001 f86a 	bl	800cd9c <RCCEx_PLL3_Config>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bcce:	e004      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bcd0:	2301      	movs	r3, #1
 800bcd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bcd6:	e000      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800bcd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d10a      	bne.n	800bcf8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bce2:	4bbf      	ldr	r3, [pc, #764]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bce6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bcea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bcf0:	4abb      	ldr	r2, [pc, #748]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bcf2:	430b      	orrs	r3, r1
 800bcf4:	6553      	str	r3, [r2, #84]	@ 0x54
 800bcf6:	e003      	b.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bd00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd08:	f002 0302 	and.w	r3, r2, #2
 800bd0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bd10:	2300      	movs	r3, #0
 800bd12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800bd16:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800bd1a:	460b      	mov	r3, r1
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	d041      	beq.n	800bda4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bd20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd26:	2b05      	cmp	r3, #5
 800bd28:	d824      	bhi.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800bd2a:	a201      	add	r2, pc, #4	@ (adr r2, 800bd30 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800bd2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd30:	0800bd7d 	.word	0x0800bd7d
 800bd34:	0800bd49 	.word	0x0800bd49
 800bd38:	0800bd5f 	.word	0x0800bd5f
 800bd3c:	0800bd7d 	.word	0x0800bd7d
 800bd40:	0800bd7d 	.word	0x0800bd7d
 800bd44:	0800bd7d 	.word	0x0800bd7d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd4c:	3308      	adds	r3, #8
 800bd4e:	2101      	movs	r1, #1
 800bd50:	4618      	mov	r0, r3
 800bd52:	f000 ff71 	bl	800cc38 <RCCEx_PLL2_Config>
 800bd56:	4603      	mov	r3, r0
 800bd58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bd5c:	e00f      	b.n	800bd7e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd62:	3328      	adds	r3, #40	@ 0x28
 800bd64:	2101      	movs	r1, #1
 800bd66:	4618      	mov	r0, r3
 800bd68:	f001 f818 	bl	800cd9c <RCCEx_PLL3_Config>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bd72:	e004      	b.n	800bd7e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd74:	2301      	movs	r3, #1
 800bd76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd7a:	e000      	b.n	800bd7e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800bd7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d10a      	bne.n	800bd9c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bd86:	4b96      	ldr	r3, [pc, #600]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bd88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd8a:	f023 0107 	bic.w	r1, r3, #7
 800bd8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd94:	4a92      	ldr	r2, [pc, #584]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bd96:	430b      	orrs	r3, r1
 800bd98:	6553      	str	r3, [r2, #84]	@ 0x54
 800bd9a:	e003      	b.n	800bda4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bda0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bda4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdac:	f002 0304 	and.w	r3, r2, #4
 800bdb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bdba:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800bdbe:	460b      	mov	r3, r1
 800bdc0:	4313      	orrs	r3, r2
 800bdc2:	d044      	beq.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bdc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bdcc:	2b05      	cmp	r3, #5
 800bdce:	d825      	bhi.n	800be1c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800bdd0:	a201      	add	r2, pc, #4	@ (adr r2, 800bdd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800bdd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdd6:	bf00      	nop
 800bdd8:	0800be25 	.word	0x0800be25
 800bddc:	0800bdf1 	.word	0x0800bdf1
 800bde0:	0800be07 	.word	0x0800be07
 800bde4:	0800be25 	.word	0x0800be25
 800bde8:	0800be25 	.word	0x0800be25
 800bdec:	0800be25 	.word	0x0800be25
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bdf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdf4:	3308      	adds	r3, #8
 800bdf6:	2101      	movs	r1, #1
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f000 ff1d 	bl	800cc38 <RCCEx_PLL2_Config>
 800bdfe:	4603      	mov	r3, r0
 800be00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800be04:	e00f      	b.n	800be26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800be06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be0a:	3328      	adds	r3, #40	@ 0x28
 800be0c:	2101      	movs	r1, #1
 800be0e:	4618      	mov	r0, r3
 800be10:	f000 ffc4 	bl	800cd9c <RCCEx_PLL3_Config>
 800be14:	4603      	mov	r3, r0
 800be16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800be1a:	e004      	b.n	800be26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be1c:	2301      	movs	r3, #1
 800be1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800be22:	e000      	b.n	800be26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800be24:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d10b      	bne.n	800be46 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800be2e:	4b6c      	ldr	r3, [pc, #432]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800be30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be32:	f023 0107 	bic.w	r1, r3, #7
 800be36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800be3e:	4a68      	ldr	r2, [pc, #416]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800be40:	430b      	orrs	r3, r1
 800be42:	6593      	str	r3, [r2, #88]	@ 0x58
 800be44:	e003      	b.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800be4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be56:	f002 0320 	and.w	r3, r2, #32
 800be5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800be5e:	2300      	movs	r3, #0
 800be60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800be64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800be68:	460b      	mov	r3, r1
 800be6a:	4313      	orrs	r3, r2
 800be6c:	d055      	beq.n	800bf1a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800be6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be7a:	d033      	beq.n	800bee4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800be7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be80:	d82c      	bhi.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800be82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be86:	d02f      	beq.n	800bee8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800be88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be8c:	d826      	bhi.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800be8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800be92:	d02b      	beq.n	800beec <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800be94:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800be98:	d820      	bhi.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800be9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be9e:	d012      	beq.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800bea0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bea4:	d81a      	bhi.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d022      	beq.n	800bef0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800beaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800beae:	d115      	bne.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800beb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800beb4:	3308      	adds	r3, #8
 800beb6:	2100      	movs	r1, #0
 800beb8:	4618      	mov	r0, r3
 800beba:	f000 febd 	bl	800cc38 <RCCEx_PLL2_Config>
 800bebe:	4603      	mov	r3, r0
 800bec0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bec4:	e015      	b.n	800bef2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800beca:	3328      	adds	r3, #40	@ 0x28
 800becc:	2102      	movs	r1, #2
 800bece:	4618      	mov	r0, r3
 800bed0:	f000 ff64 	bl	800cd9c <RCCEx_PLL3_Config>
 800bed4:	4603      	mov	r3, r0
 800bed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800beda:	e00a      	b.n	800bef2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bedc:	2301      	movs	r3, #1
 800bede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bee2:	e006      	b.n	800bef2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bee4:	bf00      	nop
 800bee6:	e004      	b.n	800bef2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bee8:	bf00      	nop
 800beea:	e002      	b.n	800bef2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800beec:	bf00      	nop
 800beee:	e000      	b.n	800bef2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bef0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bef2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d10b      	bne.n	800bf12 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800befa:	4b39      	ldr	r3, [pc, #228]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800befc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800befe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800bf02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf0a:	4a35      	ldr	r2, [pc, #212]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bf0c:	430b      	orrs	r3, r1
 800bf0e:	6553      	str	r3, [r2, #84]	@ 0x54
 800bf10:	e003      	b.n	800bf1a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bf1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf22:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800bf26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bf30:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800bf34:	460b      	mov	r3, r1
 800bf36:	4313      	orrs	r3, r2
 800bf38:	d058      	beq.n	800bfec <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800bf3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf42:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bf46:	d033      	beq.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800bf48:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bf4c:	d82c      	bhi.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bf4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf52:	d02f      	beq.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800bf54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf58:	d826      	bhi.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bf5a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bf5e:	d02b      	beq.n	800bfb8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800bf60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bf64:	d820      	bhi.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bf66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf6a:	d012      	beq.n	800bf92 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800bf6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf70:	d81a      	bhi.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d022      	beq.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800bf76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf7a:	d115      	bne.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bf7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf80:	3308      	adds	r3, #8
 800bf82:	2100      	movs	r1, #0
 800bf84:	4618      	mov	r0, r3
 800bf86:	f000 fe57 	bl	800cc38 <RCCEx_PLL2_Config>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bf90:	e015      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bf92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf96:	3328      	adds	r3, #40	@ 0x28
 800bf98:	2102      	movs	r1, #2
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f000 fefe 	bl	800cd9c <RCCEx_PLL3_Config>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bfa6:	e00a      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bfae:	e006      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bfb0:	bf00      	nop
 800bfb2:	e004      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bfb4:	bf00      	nop
 800bfb6:	e002      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bfb8:	bf00      	nop
 800bfba:	e000      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bfbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bfbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d10e      	bne.n	800bfe4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bfc6:	4b06      	ldr	r3, [pc, #24]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bfc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfca:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800bfce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfd2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bfd6:	4a02      	ldr	r2, [pc, #8]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bfd8:	430b      	orrs	r3, r1
 800bfda:	6593      	str	r3, [r2, #88]	@ 0x58
 800bfdc:	e006      	b.n	800bfec <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800bfde:	bf00      	nop
 800bfe0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfe8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bfec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800bff8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bffc:	2300      	movs	r3, #0
 800bffe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c002:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800c006:	460b      	mov	r3, r1
 800c008:	4313      	orrs	r3, r2
 800c00a:	d055      	beq.n	800c0b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c00c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c010:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c014:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c018:	d033      	beq.n	800c082 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800c01a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c01e:	d82c      	bhi.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c024:	d02f      	beq.n	800c086 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800c026:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c02a:	d826      	bhi.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c02c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c030:	d02b      	beq.n	800c08a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800c032:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c036:	d820      	bhi.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c038:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c03c:	d012      	beq.n	800c064 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800c03e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c042:	d81a      	bhi.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c044:	2b00      	cmp	r3, #0
 800c046:	d022      	beq.n	800c08e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800c048:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c04c:	d115      	bne.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c04e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c052:	3308      	adds	r3, #8
 800c054:	2100      	movs	r1, #0
 800c056:	4618      	mov	r0, r3
 800c058:	f000 fdee 	bl	800cc38 <RCCEx_PLL2_Config>
 800c05c:	4603      	mov	r3, r0
 800c05e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c062:	e015      	b.n	800c090 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c068:	3328      	adds	r3, #40	@ 0x28
 800c06a:	2102      	movs	r1, #2
 800c06c:	4618      	mov	r0, r3
 800c06e:	f000 fe95 	bl	800cd9c <RCCEx_PLL3_Config>
 800c072:	4603      	mov	r3, r0
 800c074:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c078:	e00a      	b.n	800c090 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c07a:	2301      	movs	r3, #1
 800c07c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c080:	e006      	b.n	800c090 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c082:	bf00      	nop
 800c084:	e004      	b.n	800c090 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c086:	bf00      	nop
 800c088:	e002      	b.n	800c090 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c08a:	bf00      	nop
 800c08c:	e000      	b.n	800c090 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c08e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c090:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c094:	2b00      	cmp	r3, #0
 800c096:	d10b      	bne.n	800c0b0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c098:	4ba1      	ldr	r3, [pc, #644]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c09a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c09c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800c0a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c0a8:	4a9d      	ldr	r2, [pc, #628]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0aa:	430b      	orrs	r3, r1
 800c0ac:	6593      	str	r3, [r2, #88]	@ 0x58
 800c0ae:	e003      	b.n	800c0b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c0b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c0:	f002 0308 	and.w	r3, r2, #8
 800c0c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c0ce:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	4313      	orrs	r3, r2
 800c0d6:	d01e      	beq.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c0d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c0e4:	d10c      	bne.n	800c100 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c0e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0ea:	3328      	adds	r3, #40	@ 0x28
 800c0ec:	2102      	movs	r1, #2
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	f000 fe54 	bl	800cd9c <RCCEx_PLL3_Config>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d002      	beq.n	800c100 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c100:	4b87      	ldr	r3, [pc, #540]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c104:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c10c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c110:	4a83      	ldr	r2, [pc, #524]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c112:	430b      	orrs	r3, r1
 800c114:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11e:	f002 0310 	and.w	r3, r2, #16
 800c122:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c126:	2300      	movs	r3, #0
 800c128:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c12c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800c130:	460b      	mov	r3, r1
 800c132:	4313      	orrs	r3, r2
 800c134:	d01e      	beq.n	800c174 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c13a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c13e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c142:	d10c      	bne.n	800c15e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c148:	3328      	adds	r3, #40	@ 0x28
 800c14a:	2102      	movs	r1, #2
 800c14c:	4618      	mov	r0, r3
 800c14e:	f000 fe25 	bl	800cd9c <RCCEx_PLL3_Config>
 800c152:	4603      	mov	r3, r0
 800c154:	2b00      	cmp	r3, #0
 800c156:	d002      	beq.n	800c15e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800c158:	2301      	movs	r3, #1
 800c15a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c15e:	4b70      	ldr	r3, [pc, #448]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c162:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c16a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c16e:	4a6c      	ldr	r2, [pc, #432]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c170:	430b      	orrs	r3, r1
 800c172:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c17c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c180:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c184:	2300      	movs	r3, #0
 800c186:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c18a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800c18e:	460b      	mov	r3, r1
 800c190:	4313      	orrs	r3, r2
 800c192:	d03e      	beq.n	800c212 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c198:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c19c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c1a0:	d022      	beq.n	800c1e8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800c1a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c1a6:	d81b      	bhi.n	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d003      	beq.n	800c1b4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800c1ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c1b0:	d00b      	beq.n	800c1ca <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800c1b2:	e015      	b.n	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c1b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1b8:	3308      	adds	r3, #8
 800c1ba:	2100      	movs	r1, #0
 800c1bc:	4618      	mov	r0, r3
 800c1be:	f000 fd3b 	bl	800cc38 <RCCEx_PLL2_Config>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c1c8:	e00f      	b.n	800c1ea <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c1ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1ce:	3328      	adds	r3, #40	@ 0x28
 800c1d0:	2102      	movs	r1, #2
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f000 fde2 	bl	800cd9c <RCCEx_PLL3_Config>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c1de:	e004      	b.n	800c1ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c1e6:	e000      	b.n	800c1ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800c1e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d10b      	bne.n	800c20a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c1f2:	4b4b      	ldr	r3, [pc, #300]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1f6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c1fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c202:	4a47      	ldr	r2, [pc, #284]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c204:	430b      	orrs	r3, r1
 800c206:	6593      	str	r3, [r2, #88]	@ 0x58
 800c208:	e003      	b.n	800c212 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c20a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c20e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c21e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c220:	2300      	movs	r3, #0
 800c222:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c224:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c228:	460b      	mov	r3, r1
 800c22a:	4313      	orrs	r3, r2
 800c22c:	d03b      	beq.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c22e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c236:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c23a:	d01f      	beq.n	800c27c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800c23c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c240:	d818      	bhi.n	800c274 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800c242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c246:	d003      	beq.n	800c250 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800c248:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c24c:	d007      	beq.n	800c25e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800c24e:	e011      	b.n	800c274 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c250:	4b33      	ldr	r3, [pc, #204]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c254:	4a32      	ldr	r2, [pc, #200]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c256:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c25a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c25c:	e00f      	b.n	800c27e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c25e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c262:	3328      	adds	r3, #40	@ 0x28
 800c264:	2101      	movs	r1, #1
 800c266:	4618      	mov	r0, r3
 800c268:	f000 fd98 	bl	800cd9c <RCCEx_PLL3_Config>
 800c26c:	4603      	mov	r3, r0
 800c26e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800c272:	e004      	b.n	800c27e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c274:	2301      	movs	r3, #1
 800c276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c27a:	e000      	b.n	800c27e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800c27c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c27e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c282:	2b00      	cmp	r3, #0
 800c284:	d10b      	bne.n	800c29e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c286:	4b26      	ldr	r3, [pc, #152]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c28a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c28e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c296:	4a22      	ldr	r2, [pc, #136]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c298:	430b      	orrs	r3, r1
 800c29a:	6553      	str	r3, [r2, #84]	@ 0x54
 800c29c:	e003      	b.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c29e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c2a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ae:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c2b2:	673b      	str	r3, [r7, #112]	@ 0x70
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	677b      	str	r3, [r7, #116]	@ 0x74
 800c2b8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c2bc:	460b      	mov	r3, r1
 800c2be:	4313      	orrs	r3, r2
 800c2c0:	d034      	beq.n	800c32c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c2c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d003      	beq.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800c2cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2d0:	d007      	beq.n	800c2e2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800c2d2:	e011      	b.n	800c2f8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c2d4:	4b12      	ldr	r3, [pc, #72]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c2d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2d8:	4a11      	ldr	r2, [pc, #68]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c2da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c2de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c2e0:	e00e      	b.n	800c300 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c2e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2e6:	3308      	adds	r3, #8
 800c2e8:	2102      	movs	r1, #2
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f000 fca4 	bl	800cc38 <RCCEx_PLL2_Config>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c2f6:	e003      	b.n	800c300 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c2fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c300:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c304:	2b00      	cmp	r3, #0
 800c306:	d10d      	bne.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c308:	4b05      	ldr	r3, [pc, #20]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c30a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c30c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c316:	4a02      	ldr	r2, [pc, #8]	@ (800c320 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c318:	430b      	orrs	r3, r1
 800c31a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c31c:	e006      	b.n	800c32c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800c31e:	bf00      	nop
 800c320:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c324:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c328:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c32c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c334:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c338:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c33a:	2300      	movs	r3, #0
 800c33c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c33e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c342:	460b      	mov	r3, r1
 800c344:	4313      	orrs	r3, r2
 800c346:	d00c      	beq.n	800c362 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c34c:	3328      	adds	r3, #40	@ 0x28
 800c34e:	2102      	movs	r1, #2
 800c350:	4618      	mov	r0, r3
 800c352:	f000 fd23 	bl	800cd9c <RCCEx_PLL3_Config>
 800c356:	4603      	mov	r3, r0
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d002      	beq.n	800c362 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800c35c:	2301      	movs	r3, #1
 800c35e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c36a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c36e:	663b      	str	r3, [r7, #96]	@ 0x60
 800c370:	2300      	movs	r3, #0
 800c372:	667b      	str	r3, [r7, #100]	@ 0x64
 800c374:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c378:	460b      	mov	r3, r1
 800c37a:	4313      	orrs	r3, r2
 800c37c:	d038      	beq.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c37e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c386:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c38a:	d018      	beq.n	800c3be <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800c38c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c390:	d811      	bhi.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c392:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c396:	d014      	beq.n	800c3c2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800c398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c39c:	d80b      	bhi.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d011      	beq.n	800c3c6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800c3a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3a6:	d106      	bne.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3a8:	4bc3      	ldr	r3, [pc, #780]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3ac:	4ac2      	ldr	r2, [pc, #776]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c3b4:	e008      	b.n	800c3c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c3bc:	e004      	b.n	800c3c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c3be:	bf00      	nop
 800c3c0:	e002      	b.n	800c3c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c3c2:	bf00      	nop
 800c3c4:	e000      	b.n	800c3c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c3c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c3c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d10b      	bne.n	800c3e8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c3d0:	4bb9      	ldr	r3, [pc, #740]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3d4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c3d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3e0:	4ab5      	ldr	r2, [pc, #724]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3e2:	430b      	orrs	r3, r1
 800c3e4:	6553      	str	r3, [r2, #84]	@ 0x54
 800c3e6:	e003      	b.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c3f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c3fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c3fe:	2300      	movs	r3, #0
 800c400:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c402:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c406:	460b      	mov	r3, r1
 800c408:	4313      	orrs	r3, r2
 800c40a:	d009      	beq.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c40c:	4baa      	ldr	r3, [pc, #680]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c40e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c410:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c41a:	4aa7      	ldr	r2, [pc, #668]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c41c:	430b      	orrs	r3, r1
 800c41e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c428:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800c42c:	653b      	str	r3, [r7, #80]	@ 0x50
 800c42e:	2300      	movs	r3, #0
 800c430:	657b      	str	r3, [r7, #84]	@ 0x54
 800c432:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c436:	460b      	mov	r3, r1
 800c438:	4313      	orrs	r3, r2
 800c43a:	d00a      	beq.n	800c452 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c43c:	4b9e      	ldr	r3, [pc, #632]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c43e:	691b      	ldr	r3, [r3, #16]
 800c440:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800c444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c448:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c44c:	4a9a      	ldr	r2, [pc, #616]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c44e:	430b      	orrs	r3, r1
 800c450:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c45e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c460:	2300      	movs	r3, #0
 800c462:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c464:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c468:	460b      	mov	r3, r1
 800c46a:	4313      	orrs	r3, r2
 800c46c:	d009      	beq.n	800c482 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c46e:	4b92      	ldr	r3, [pc, #584]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c472:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c47a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c47c:	4a8e      	ldr	r2, [pc, #568]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c47e:	430b      	orrs	r3, r1
 800c480:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c48e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c490:	2300      	movs	r3, #0
 800c492:	647b      	str	r3, [r7, #68]	@ 0x44
 800c494:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c498:	460b      	mov	r3, r1
 800c49a:	4313      	orrs	r3, r2
 800c49c:	d00e      	beq.n	800c4bc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c49e:	4b86      	ldr	r3, [pc, #536]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4a0:	691b      	ldr	r3, [r3, #16]
 800c4a2:	4a85      	ldr	r2, [pc, #532]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4a4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c4a8:	6113      	str	r3, [r2, #16]
 800c4aa:	4b83      	ldr	r3, [pc, #524]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4ac:	6919      	ldr	r1, [r3, #16]
 800c4ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4b2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c4b6:	4a80      	ldr	r2, [pc, #512]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4b8:	430b      	orrs	r3, r1
 800c4ba:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c4bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c4c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c4ce:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c4d2:	460b      	mov	r3, r1
 800c4d4:	4313      	orrs	r3, r2
 800c4d6:	d009      	beq.n	800c4ec <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c4d8:	4b77      	ldr	r3, [pc, #476]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4dc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c4e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4e6:	4a74      	ldr	r2, [pc, #464]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4e8:	430b      	orrs	r3, r1
 800c4ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c4ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c4f8:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800c4fe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c502:	460b      	mov	r3, r1
 800c504:	4313      	orrs	r3, r2
 800c506:	d00a      	beq.n	800c51e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c508:	4b6b      	ldr	r3, [pc, #428]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c50a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c50c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c514:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c518:	4a67      	ldr	r2, [pc, #412]	@ (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c51a:	430b      	orrs	r3, r1
 800c51c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c51e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c526:	2100      	movs	r1, #0
 800c528:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c52a:	f003 0301 	and.w	r3, r3, #1
 800c52e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c530:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c534:	460b      	mov	r3, r1
 800c536:	4313      	orrs	r3, r2
 800c538:	d011      	beq.n	800c55e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c53a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c53e:	3308      	adds	r3, #8
 800c540:	2100      	movs	r1, #0
 800c542:	4618      	mov	r0, r3
 800c544:	f000 fb78 	bl	800cc38 <RCCEx_PLL2_Config>
 800c548:	4603      	mov	r3, r0
 800c54a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c54e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c552:	2b00      	cmp	r3, #0
 800c554:	d003      	beq.n	800c55e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c55a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c55e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c566:	2100      	movs	r1, #0
 800c568:	6239      	str	r1, [r7, #32]
 800c56a:	f003 0302 	and.w	r3, r3, #2
 800c56e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c570:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c574:	460b      	mov	r3, r1
 800c576:	4313      	orrs	r3, r2
 800c578:	d011      	beq.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c57a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c57e:	3308      	adds	r3, #8
 800c580:	2101      	movs	r1, #1
 800c582:	4618      	mov	r0, r3
 800c584:	f000 fb58 	bl	800cc38 <RCCEx_PLL2_Config>
 800c588:	4603      	mov	r3, r0
 800c58a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c58e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c592:	2b00      	cmp	r3, #0
 800c594:	d003      	beq.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c59a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c59e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a6:	2100      	movs	r1, #0
 800c5a8:	61b9      	str	r1, [r7, #24]
 800c5aa:	f003 0304 	and.w	r3, r3, #4
 800c5ae:	61fb      	str	r3, [r7, #28]
 800c5b0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c5b4:	460b      	mov	r3, r1
 800c5b6:	4313      	orrs	r3, r2
 800c5b8:	d011      	beq.n	800c5de <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c5ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5be:	3308      	adds	r3, #8
 800c5c0:	2102      	movs	r1, #2
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f000 fb38 	bl	800cc38 <RCCEx_PLL2_Config>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c5ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d003      	beq.n	800c5de <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c5de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e6:	2100      	movs	r1, #0
 800c5e8:	6139      	str	r1, [r7, #16]
 800c5ea:	f003 0308 	and.w	r3, r3, #8
 800c5ee:	617b      	str	r3, [r7, #20]
 800c5f0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c5f4:	460b      	mov	r3, r1
 800c5f6:	4313      	orrs	r3, r2
 800c5f8:	d011      	beq.n	800c61e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c5fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5fe:	3328      	adds	r3, #40	@ 0x28
 800c600:	2100      	movs	r1, #0
 800c602:	4618      	mov	r0, r3
 800c604:	f000 fbca 	bl	800cd9c <RCCEx_PLL3_Config>
 800c608:	4603      	mov	r3, r0
 800c60a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800c60e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c612:	2b00      	cmp	r3, #0
 800c614:	d003      	beq.n	800c61e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c61a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c61e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c626:	2100      	movs	r1, #0
 800c628:	60b9      	str	r1, [r7, #8]
 800c62a:	f003 0310 	and.w	r3, r3, #16
 800c62e:	60fb      	str	r3, [r7, #12]
 800c630:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c634:	460b      	mov	r3, r1
 800c636:	4313      	orrs	r3, r2
 800c638:	d011      	beq.n	800c65e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c63a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c63e:	3328      	adds	r3, #40	@ 0x28
 800c640:	2101      	movs	r1, #1
 800c642:	4618      	mov	r0, r3
 800c644:	f000 fbaa 	bl	800cd9c <RCCEx_PLL3_Config>
 800c648:	4603      	mov	r3, r0
 800c64a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c64e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c652:	2b00      	cmp	r3, #0
 800c654:	d003      	beq.n	800c65e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c65a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c65e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c666:	2100      	movs	r1, #0
 800c668:	6039      	str	r1, [r7, #0]
 800c66a:	f003 0320 	and.w	r3, r3, #32
 800c66e:	607b      	str	r3, [r7, #4]
 800c670:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c674:	460b      	mov	r3, r1
 800c676:	4313      	orrs	r3, r2
 800c678:	d011      	beq.n	800c69e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c67a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c67e:	3328      	adds	r3, #40	@ 0x28
 800c680:	2102      	movs	r1, #2
 800c682:	4618      	mov	r0, r3
 800c684:	f000 fb8a 	bl	800cd9c <RCCEx_PLL3_Config>
 800c688:	4603      	mov	r3, r0
 800c68a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c68e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c692:	2b00      	cmp	r3, #0
 800c694:	d003      	beq.n	800c69e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c696:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c69a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800c69e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d101      	bne.n	800c6aa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	e000      	b.n	800c6ac <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c6aa:	2301      	movs	r3, #1
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c6b8:	58024400 	.word	0x58024400

0800c6bc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c6c0:	f7fe fd96 	bl	800b1f0 <HAL_RCC_GetHCLKFreq>
 800c6c4:	4602      	mov	r2, r0
 800c6c6:	4b06      	ldr	r3, [pc, #24]	@ (800c6e0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c6c8:	6a1b      	ldr	r3, [r3, #32]
 800c6ca:	091b      	lsrs	r3, r3, #4
 800c6cc:	f003 0307 	and.w	r3, r3, #7
 800c6d0:	4904      	ldr	r1, [pc, #16]	@ (800c6e4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c6d2:	5ccb      	ldrb	r3, [r1, r3]
 800c6d4:	f003 031f 	and.w	r3, r3, #31
 800c6d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c6dc:	4618      	mov	r0, r3
 800c6de:	bd80      	pop	{r7, pc}
 800c6e0:	58024400 	.word	0x58024400
 800c6e4:	08015ad8 	.word	0x08015ad8

0800c6e8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c6e8:	b480      	push	{r7}
 800c6ea:	b089      	sub	sp, #36	@ 0x24
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c6f0:	4ba1      	ldr	r3, [pc, #644]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6f4:	f003 0303 	and.w	r3, r3, #3
 800c6f8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c6fa:	4b9f      	ldr	r3, [pc, #636]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6fe:	0b1b      	lsrs	r3, r3, #12
 800c700:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c704:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c706:	4b9c      	ldr	r3, [pc, #624]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c70a:	091b      	lsrs	r3, r3, #4
 800c70c:	f003 0301 	and.w	r3, r3, #1
 800c710:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c712:	4b99      	ldr	r3, [pc, #612]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c716:	08db      	lsrs	r3, r3, #3
 800c718:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c71c:	693a      	ldr	r2, [r7, #16]
 800c71e:	fb02 f303 	mul.w	r3, r2, r3
 800c722:	ee07 3a90 	vmov	s15, r3
 800c726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c72a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c72e:	697b      	ldr	r3, [r7, #20]
 800c730:	2b00      	cmp	r3, #0
 800c732:	f000 8111 	beq.w	800c958 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c736:	69bb      	ldr	r3, [r7, #24]
 800c738:	2b02      	cmp	r3, #2
 800c73a:	f000 8083 	beq.w	800c844 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c73e:	69bb      	ldr	r3, [r7, #24]
 800c740:	2b02      	cmp	r3, #2
 800c742:	f200 80a1 	bhi.w	800c888 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c746:	69bb      	ldr	r3, [r7, #24]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d003      	beq.n	800c754 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c74c:	69bb      	ldr	r3, [r7, #24]
 800c74e:	2b01      	cmp	r3, #1
 800c750:	d056      	beq.n	800c800 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c752:	e099      	b.n	800c888 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c754:	4b88      	ldr	r3, [pc, #544]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	f003 0320 	and.w	r3, r3, #32
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d02d      	beq.n	800c7bc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c760:	4b85      	ldr	r3, [pc, #532]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	08db      	lsrs	r3, r3, #3
 800c766:	f003 0303 	and.w	r3, r3, #3
 800c76a:	4a84      	ldr	r2, [pc, #528]	@ (800c97c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c76c:	fa22 f303 	lsr.w	r3, r2, r3
 800c770:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	ee07 3a90 	vmov	s15, r3
 800c778:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c77c:	697b      	ldr	r3, [r7, #20]
 800c77e:	ee07 3a90 	vmov	s15, r3
 800c782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c78a:	4b7b      	ldr	r3, [pc, #492]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c78c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c78e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c792:	ee07 3a90 	vmov	s15, r3
 800c796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c79a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c79e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c7a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c7a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c7aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c7ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c7b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c7ba:	e087      	b.n	800c8cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	ee07 3a90 	vmov	s15, r3
 800c7c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7c6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c984 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c7ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c7ce:	4b6a      	ldr	r3, [pc, #424]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7d6:	ee07 3a90 	vmov	s15, r3
 800c7da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c7de:	ed97 6a03 	vldr	s12, [r7, #12]
 800c7e2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c7e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c7ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c7ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c7f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c7f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c7fe:	e065      	b.n	800c8cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c800:	697b      	ldr	r3, [r7, #20]
 800c802:	ee07 3a90 	vmov	s15, r3
 800c806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c80a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c80e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c812:	4b59      	ldr	r3, [pc, #356]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c81a:	ee07 3a90 	vmov	s15, r3
 800c81e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c822:	ed97 6a03 	vldr	s12, [r7, #12]
 800c826:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c82a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c82e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c832:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c83a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c83e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c842:	e043      	b.n	800c8cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	ee07 3a90 	vmov	s15, r3
 800c84a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c84e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c98c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c856:	4b48      	ldr	r3, [pc, #288]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c85a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c85e:	ee07 3a90 	vmov	s15, r3
 800c862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c866:	ed97 6a03 	vldr	s12, [r7, #12]
 800c86a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c86e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c876:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c87a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c87e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c882:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c886:	e021      	b.n	800c8cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c888:	697b      	ldr	r3, [r7, #20]
 800c88a:	ee07 3a90 	vmov	s15, r3
 800c88e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c892:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c89a:	4b37      	ldr	r3, [pc, #220]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c89c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c89e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8a2:	ee07 3a90 	vmov	s15, r3
 800c8a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8ae:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c8b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c8be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8ca:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c8cc:	4b2a      	ldr	r3, [pc, #168]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8d0:	0a5b      	lsrs	r3, r3, #9
 800c8d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c8d6:	ee07 3a90 	vmov	s15, r3
 800c8da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c8e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c8e6:	edd7 6a07 	vldr	s13, [r7, #28]
 800c8ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c8ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c8f2:	ee17 2a90 	vmov	r2, s15
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c8fa:	4b1f      	ldr	r3, [pc, #124]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8fe:	0c1b      	lsrs	r3, r3, #16
 800c900:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c904:	ee07 3a90 	vmov	s15, r3
 800c908:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c90c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c910:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c914:	edd7 6a07 	vldr	s13, [r7, #28]
 800c918:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c91c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c920:	ee17 2a90 	vmov	r2, s15
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c928:	4b13      	ldr	r3, [pc, #76]	@ (800c978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c92a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c92c:	0e1b      	lsrs	r3, r3, #24
 800c92e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c932:	ee07 3a90 	vmov	s15, r3
 800c936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c93a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c93e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c942:	edd7 6a07 	vldr	s13, [r7, #28]
 800c946:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c94a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c94e:	ee17 2a90 	vmov	r2, s15
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c956:	e008      	b.n	800c96a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2200      	movs	r2, #0
 800c95c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2200      	movs	r2, #0
 800c962:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2200      	movs	r2, #0
 800c968:	609a      	str	r2, [r3, #8]
}
 800c96a:	bf00      	nop
 800c96c:	3724      	adds	r7, #36	@ 0x24
 800c96e:	46bd      	mov	sp, r7
 800c970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c974:	4770      	bx	lr
 800c976:	bf00      	nop
 800c978:	58024400 	.word	0x58024400
 800c97c:	03d09000 	.word	0x03d09000
 800c980:	46000000 	.word	0x46000000
 800c984:	4c742400 	.word	0x4c742400
 800c988:	4a742400 	.word	0x4a742400
 800c98c:	4bbebc20 	.word	0x4bbebc20

0800c990 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c990:	b480      	push	{r7}
 800c992:	b089      	sub	sp, #36	@ 0x24
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c998:	4ba1      	ldr	r3, [pc, #644]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c99a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c99c:	f003 0303 	and.w	r3, r3, #3
 800c9a0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c9a2:	4b9f      	ldr	r3, [pc, #636]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9a6:	0d1b      	lsrs	r3, r3, #20
 800c9a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c9ac:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c9ae:	4b9c      	ldr	r3, [pc, #624]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9b2:	0a1b      	lsrs	r3, r3, #8
 800c9b4:	f003 0301 	and.w	r3, r3, #1
 800c9b8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c9ba:	4b99      	ldr	r3, [pc, #612]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c9be:	08db      	lsrs	r3, r3, #3
 800c9c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c9c4:	693a      	ldr	r2, [r7, #16]
 800c9c6:	fb02 f303 	mul.w	r3, r2, r3
 800c9ca:	ee07 3a90 	vmov	s15, r3
 800c9ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c9d6:	697b      	ldr	r3, [r7, #20]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	f000 8111 	beq.w	800cc00 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c9de:	69bb      	ldr	r3, [r7, #24]
 800c9e0:	2b02      	cmp	r3, #2
 800c9e2:	f000 8083 	beq.w	800caec <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c9e6:	69bb      	ldr	r3, [r7, #24]
 800c9e8:	2b02      	cmp	r3, #2
 800c9ea:	f200 80a1 	bhi.w	800cb30 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c9ee:	69bb      	ldr	r3, [r7, #24]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d003      	beq.n	800c9fc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c9f4:	69bb      	ldr	r3, [r7, #24]
 800c9f6:	2b01      	cmp	r3, #1
 800c9f8:	d056      	beq.n	800caa8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c9fa:	e099      	b.n	800cb30 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c9fc:	4b88      	ldr	r3, [pc, #544]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	f003 0320 	and.w	r3, r3, #32
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d02d      	beq.n	800ca64 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca08:	4b85      	ldr	r3, [pc, #532]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	08db      	lsrs	r3, r3, #3
 800ca0e:	f003 0303 	and.w	r3, r3, #3
 800ca12:	4a84      	ldr	r2, [pc, #528]	@ (800cc24 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ca14:	fa22 f303 	lsr.w	r3, r2, r3
 800ca18:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	ee07 3a90 	vmov	s15, r3
 800ca20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	ee07 3a90 	vmov	s15, r3
 800ca2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca32:	4b7b      	ldr	r3, [pc, #492]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca3a:	ee07 3a90 	vmov	s15, r3
 800ca3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca42:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca46:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800cc28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ca4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca5e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ca62:	e087      	b.n	800cb74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ca64:	697b      	ldr	r3, [r7, #20]
 800ca66:	ee07 3a90 	vmov	s15, r3
 800ca6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca6e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800cc2c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800ca72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca76:	4b6a      	ldr	r3, [pc, #424]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca7e:	ee07 3a90 	vmov	s15, r3
 800ca82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca86:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca8a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800cc28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ca8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800caa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800caa6:	e065      	b.n	800cb74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	ee07 3a90 	vmov	s15, r3
 800caae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cab2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800cc30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800caba:	4b59      	ldr	r3, [pc, #356]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cabc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cabe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cac2:	ee07 3a90 	vmov	s15, r3
 800cac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caca:	ed97 6a03 	vldr	s12, [r7, #12]
 800cace:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800cc28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cada:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cae6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800caea:	e043      	b.n	800cb74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800caec:	697b      	ldr	r3, [r7, #20]
 800caee:	ee07 3a90 	vmov	s15, r3
 800caf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800caf6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800cc34 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800cafa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cafe:	4b48      	ldr	r3, [pc, #288]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb06:	ee07 3a90 	vmov	s15, r3
 800cb0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb0e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb12:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800cc28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cb16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb26:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb2e:	e021      	b.n	800cb74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cb30:	697b      	ldr	r3, [r7, #20]
 800cb32:	ee07 3a90 	vmov	s15, r3
 800cb36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb3a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800cc30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cb3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb42:	4b37      	ldr	r3, [pc, #220]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb4a:	ee07 3a90 	vmov	s15, r3
 800cb4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb52:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb56:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800cc28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cb5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb72:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800cb74:	4b2a      	ldr	r3, [pc, #168]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb78:	0a5b      	lsrs	r3, r3, #9
 800cb7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb7e:	ee07 3a90 	vmov	s15, r3
 800cb82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cb8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cb8e:	edd7 6a07 	vldr	s13, [r7, #28]
 800cb92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cb96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cb9a:	ee17 2a90 	vmov	r2, s15
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800cba2:	4b1f      	ldr	r3, [pc, #124]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cba6:	0c1b      	lsrs	r3, r3, #16
 800cba8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbac:	ee07 3a90 	vmov	s15, r3
 800cbb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbb4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cbb8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cbbc:	edd7 6a07 	vldr	s13, [r7, #28]
 800cbc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cbc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cbc8:	ee17 2a90 	vmov	r2, s15
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800cbd0:	4b13      	ldr	r3, [pc, #76]	@ (800cc20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbd4:	0e1b      	lsrs	r3, r3, #24
 800cbd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbda:	ee07 3a90 	vmov	s15, r3
 800cbde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbe2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cbe6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cbea:	edd7 6a07 	vldr	s13, [r7, #28]
 800cbee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cbf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cbf6:	ee17 2a90 	vmov	r2, s15
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800cbfe:	e008      	b.n	800cc12 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2200      	movs	r2, #0
 800cc04:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	2200      	movs	r2, #0
 800cc0a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	609a      	str	r2, [r3, #8]
}
 800cc12:	bf00      	nop
 800cc14:	3724      	adds	r7, #36	@ 0x24
 800cc16:	46bd      	mov	sp, r7
 800cc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1c:	4770      	bx	lr
 800cc1e:	bf00      	nop
 800cc20:	58024400 	.word	0x58024400
 800cc24:	03d09000 	.word	0x03d09000
 800cc28:	46000000 	.word	0x46000000
 800cc2c:	4c742400 	.word	0x4c742400
 800cc30:	4a742400 	.word	0x4a742400
 800cc34:	4bbebc20 	.word	0x4bbebc20

0800cc38 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b084      	sub	sp, #16
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
 800cc40:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cc42:	2300      	movs	r3, #0
 800cc44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cc46:	4b53      	ldr	r3, [pc, #332]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cc48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc4a:	f003 0303 	and.w	r3, r3, #3
 800cc4e:	2b03      	cmp	r3, #3
 800cc50:	d101      	bne.n	800cc56 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cc52:	2301      	movs	r3, #1
 800cc54:	e099      	b.n	800cd8a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cc56:	4b4f      	ldr	r3, [pc, #316]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	4a4e      	ldr	r2, [pc, #312]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cc5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cc60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cc62:	f7f7 f94d 	bl	8003f00 <HAL_GetTick>
 800cc66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cc68:	e008      	b.n	800cc7c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cc6a:	f7f7 f949 	bl	8003f00 <HAL_GetTick>
 800cc6e:	4602      	mov	r2, r0
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	1ad3      	subs	r3, r2, r3
 800cc74:	2b02      	cmp	r3, #2
 800cc76:	d901      	bls.n	800cc7c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cc78:	2303      	movs	r3, #3
 800cc7a:	e086      	b.n	800cd8a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cc7c:	4b45      	ldr	r3, [pc, #276]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d1f0      	bne.n	800cc6a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cc88:	4b42      	ldr	r3, [pc, #264]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cc8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc8c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	031b      	lsls	r3, r3, #12
 800cc96:	493f      	ldr	r1, [pc, #252]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cc98:	4313      	orrs	r3, r2
 800cc9a:	628b      	str	r3, [r1, #40]	@ 0x28
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	685b      	ldr	r3, [r3, #4]
 800cca0:	3b01      	subs	r3, #1
 800cca2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	689b      	ldr	r3, [r3, #8]
 800ccaa:	3b01      	subs	r3, #1
 800ccac:	025b      	lsls	r3, r3, #9
 800ccae:	b29b      	uxth	r3, r3
 800ccb0:	431a      	orrs	r2, r3
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	68db      	ldr	r3, [r3, #12]
 800ccb6:	3b01      	subs	r3, #1
 800ccb8:	041b      	lsls	r3, r3, #16
 800ccba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ccbe:	431a      	orrs	r2, r3
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	691b      	ldr	r3, [r3, #16]
 800ccc4:	3b01      	subs	r3, #1
 800ccc6:	061b      	lsls	r3, r3, #24
 800ccc8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800cccc:	4931      	ldr	r1, [pc, #196]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800ccce:	4313      	orrs	r3, r2
 800ccd0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ccd2:	4b30      	ldr	r3, [pc, #192]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800ccd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccd6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	695b      	ldr	r3, [r3, #20]
 800ccde:	492d      	ldr	r1, [pc, #180]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cce0:	4313      	orrs	r3, r2
 800cce2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cce4:	4b2b      	ldr	r3, [pc, #172]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cce8:	f023 0220 	bic.w	r2, r3, #32
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	699b      	ldr	r3, [r3, #24]
 800ccf0:	4928      	ldr	r1, [pc, #160]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800ccf2:	4313      	orrs	r3, r2
 800ccf4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ccf6:	4b27      	ldr	r3, [pc, #156]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800ccf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccfa:	4a26      	ldr	r2, [pc, #152]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800ccfc:	f023 0310 	bic.w	r3, r3, #16
 800cd00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800cd02:	4b24      	ldr	r3, [pc, #144]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cd06:	4b24      	ldr	r3, [pc, #144]	@ (800cd98 <RCCEx_PLL2_Config+0x160>)
 800cd08:	4013      	ands	r3, r2
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	69d2      	ldr	r2, [r2, #28]
 800cd0e:	00d2      	lsls	r2, r2, #3
 800cd10:	4920      	ldr	r1, [pc, #128]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd12:	4313      	orrs	r3, r2
 800cd14:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cd16:	4b1f      	ldr	r3, [pc, #124]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd1a:	4a1e      	ldr	r2, [pc, #120]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd1c:	f043 0310 	orr.w	r3, r3, #16
 800cd20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d106      	bne.n	800cd36 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cd28:	4b1a      	ldr	r3, [pc, #104]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd2c:	4a19      	ldr	r2, [pc, #100]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd2e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cd32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cd34:	e00f      	b.n	800cd56 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cd36:	683b      	ldr	r3, [r7, #0]
 800cd38:	2b01      	cmp	r3, #1
 800cd3a:	d106      	bne.n	800cd4a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800cd3c:	4b15      	ldr	r3, [pc, #84]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd40:	4a14      	ldr	r2, [pc, #80]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cd46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cd48:	e005      	b.n	800cd56 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800cd4a:	4b12      	ldr	r3, [pc, #72]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd4e:	4a11      	ldr	r2, [pc, #68]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cd54:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800cd56:	4b0f      	ldr	r3, [pc, #60]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	4a0e      	ldr	r2, [pc, #56]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cd60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cd62:	f7f7 f8cd 	bl	8003f00 <HAL_GetTick>
 800cd66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cd68:	e008      	b.n	800cd7c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cd6a:	f7f7 f8c9 	bl	8003f00 <HAL_GetTick>
 800cd6e:	4602      	mov	r2, r0
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	1ad3      	subs	r3, r2, r3
 800cd74:	2b02      	cmp	r3, #2
 800cd76:	d901      	bls.n	800cd7c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cd78:	2303      	movs	r3, #3
 800cd7a:	e006      	b.n	800cd8a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cd7c:	4b05      	ldr	r3, [pc, #20]	@ (800cd94 <RCCEx_PLL2_Config+0x15c>)
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d0f0      	beq.n	800cd6a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800cd88:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	3710      	adds	r7, #16
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bd80      	pop	{r7, pc}
 800cd92:	bf00      	nop
 800cd94:	58024400 	.word	0x58024400
 800cd98:	ffff0007 	.word	0xffff0007

0800cd9c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b084      	sub	sp, #16
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
 800cda4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cda6:	2300      	movs	r3, #0
 800cda8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cdaa:	4b53      	ldr	r3, [pc, #332]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cdac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdae:	f003 0303 	and.w	r3, r3, #3
 800cdb2:	2b03      	cmp	r3, #3
 800cdb4:	d101      	bne.n	800cdba <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	e099      	b.n	800ceee <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800cdba:	4b4f      	ldr	r3, [pc, #316]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4a4e      	ldr	r2, [pc, #312]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cdc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cdc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cdc6:	f7f7 f89b 	bl	8003f00 <HAL_GetTick>
 800cdca:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cdcc:	e008      	b.n	800cde0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cdce:	f7f7 f897 	bl	8003f00 <HAL_GetTick>
 800cdd2:	4602      	mov	r2, r0
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	1ad3      	subs	r3, r2, r3
 800cdd8:	2b02      	cmp	r3, #2
 800cdda:	d901      	bls.n	800cde0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cddc:	2303      	movs	r3, #3
 800cdde:	e086      	b.n	800ceee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cde0:	4b45      	ldr	r3, [pc, #276]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d1f0      	bne.n	800cdce <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800cdec:	4b42      	ldr	r3, [pc, #264]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cdee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdf0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	051b      	lsls	r3, r3, #20
 800cdfa:	493f      	ldr	r1, [pc, #252]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cdfc:	4313      	orrs	r3, r2
 800cdfe:	628b      	str	r3, [r1, #40]	@ 0x28
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	3b01      	subs	r3, #1
 800ce06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	689b      	ldr	r3, [r3, #8]
 800ce0e:	3b01      	subs	r3, #1
 800ce10:	025b      	lsls	r3, r3, #9
 800ce12:	b29b      	uxth	r3, r3
 800ce14:	431a      	orrs	r2, r3
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	68db      	ldr	r3, [r3, #12]
 800ce1a:	3b01      	subs	r3, #1
 800ce1c:	041b      	lsls	r3, r3, #16
 800ce1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ce22:	431a      	orrs	r2, r3
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	691b      	ldr	r3, [r3, #16]
 800ce28:	3b01      	subs	r3, #1
 800ce2a:	061b      	lsls	r3, r3, #24
 800ce2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ce30:	4931      	ldr	r1, [pc, #196]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce32:	4313      	orrs	r3, r2
 800ce34:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ce36:	4b30      	ldr	r3, [pc, #192]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	695b      	ldr	r3, [r3, #20]
 800ce42:	492d      	ldr	r1, [pc, #180]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce44:	4313      	orrs	r3, r2
 800ce46:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ce48:	4b2b      	ldr	r3, [pc, #172]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce4c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	699b      	ldr	r3, [r3, #24]
 800ce54:	4928      	ldr	r1, [pc, #160]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce56:	4313      	orrs	r3, r2
 800ce58:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ce5a:	4b27      	ldr	r3, [pc, #156]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce5e:	4a26      	ldr	r2, [pc, #152]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ce66:	4b24      	ldr	r3, [pc, #144]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ce6a:	4b24      	ldr	r3, [pc, #144]	@ (800cefc <RCCEx_PLL3_Config+0x160>)
 800ce6c:	4013      	ands	r3, r2
 800ce6e:	687a      	ldr	r2, [r7, #4]
 800ce70:	69d2      	ldr	r2, [r2, #28]
 800ce72:	00d2      	lsls	r2, r2, #3
 800ce74:	4920      	ldr	r1, [pc, #128]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce76:	4313      	orrs	r3, r2
 800ce78:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ce7a:	4b1f      	ldr	r3, [pc, #124]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce7e:	4a1e      	ldr	r2, [pc, #120]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ce84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d106      	bne.n	800ce9a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ce8c:	4b1a      	ldr	r3, [pc, #104]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce90:	4a19      	ldr	r2, [pc, #100]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ce92:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ce96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ce98:	e00f      	b.n	800ceba <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ce9a:	683b      	ldr	r3, [r7, #0]
 800ce9c:	2b01      	cmp	r3, #1
 800ce9e:	d106      	bne.n	800ceae <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800cea0:	4b15      	ldr	r3, [pc, #84]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cea4:	4a14      	ldr	r2, [pc, #80]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cea6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ceaa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ceac:	e005      	b.n	800ceba <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ceae:	4b12      	ldr	r3, [pc, #72]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ceb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceb2:	4a11      	ldr	r2, [pc, #68]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800ceb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ceb8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800ceba:	4b0f      	ldr	r3, [pc, #60]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	4a0e      	ldr	r2, [pc, #56]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cec4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cec6:	f7f7 f81b 	bl	8003f00 <HAL_GetTick>
 800ceca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cecc:	e008      	b.n	800cee0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cece:	f7f7 f817 	bl	8003f00 <HAL_GetTick>
 800ced2:	4602      	mov	r2, r0
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	1ad3      	subs	r3, r2, r3
 800ced8:	2b02      	cmp	r3, #2
 800ceda:	d901      	bls.n	800cee0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cedc:	2303      	movs	r3, #3
 800cede:	e006      	b.n	800ceee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cee0:	4b05      	ldr	r3, [pc, #20]	@ (800cef8 <RCCEx_PLL3_Config+0x15c>)
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d0f0      	beq.n	800cece <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800ceec:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	3710      	adds	r7, #16
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}
 800cef6:	bf00      	nop
 800cef8:	58024400 	.word	0x58024400
 800cefc:	ffff0007 	.word	0xffff0007

0800cf00 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b084      	sub	sp, #16
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d101      	bne.n	800cf12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cf0e:	2301      	movs	r3, #1
 800cf10:	e10f      	b.n	800d132 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2200      	movs	r2, #0
 800cf16:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	4a87      	ldr	r2, [pc, #540]	@ (800d13c <HAL_SPI_Init+0x23c>)
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	d00f      	beq.n	800cf42 <HAL_SPI_Init+0x42>
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	4a86      	ldr	r2, [pc, #536]	@ (800d140 <HAL_SPI_Init+0x240>)
 800cf28:	4293      	cmp	r3, r2
 800cf2a:	d00a      	beq.n	800cf42 <HAL_SPI_Init+0x42>
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4a84      	ldr	r2, [pc, #528]	@ (800d144 <HAL_SPI_Init+0x244>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d005      	beq.n	800cf42 <HAL_SPI_Init+0x42>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	68db      	ldr	r3, [r3, #12]
 800cf3a:	2b0f      	cmp	r3, #15
 800cf3c:	d901      	bls.n	800cf42 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800cf3e:	2301      	movs	r3, #1
 800cf40:	e0f7      	b.n	800d132 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800cf42:	6878      	ldr	r0, [r7, #4]
 800cf44:	f000 fd46 	bl	800d9d4 <SPI_GetPacketSize>
 800cf48:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	4a7b      	ldr	r2, [pc, #492]	@ (800d13c <HAL_SPI_Init+0x23c>)
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d00c      	beq.n	800cf6e <HAL_SPI_Init+0x6e>
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	4a79      	ldr	r2, [pc, #484]	@ (800d140 <HAL_SPI_Init+0x240>)
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d007      	beq.n	800cf6e <HAL_SPI_Init+0x6e>
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	4a78      	ldr	r2, [pc, #480]	@ (800d144 <HAL_SPI_Init+0x244>)
 800cf64:	4293      	cmp	r3, r2
 800cf66:	d002      	beq.n	800cf6e <HAL_SPI_Init+0x6e>
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	2b08      	cmp	r3, #8
 800cf6c:	d811      	bhi.n	800cf92 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cf72:	4a72      	ldr	r2, [pc, #456]	@ (800d13c <HAL_SPI_Init+0x23c>)
 800cf74:	4293      	cmp	r3, r2
 800cf76:	d009      	beq.n	800cf8c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	4a70      	ldr	r2, [pc, #448]	@ (800d140 <HAL_SPI_Init+0x240>)
 800cf7e:	4293      	cmp	r3, r2
 800cf80:	d004      	beq.n	800cf8c <HAL_SPI_Init+0x8c>
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	4a6f      	ldr	r2, [pc, #444]	@ (800d144 <HAL_SPI_Init+0x244>)
 800cf88:	4293      	cmp	r3, r2
 800cf8a:	d104      	bne.n	800cf96 <HAL_SPI_Init+0x96>
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	2b10      	cmp	r3, #16
 800cf90:	d901      	bls.n	800cf96 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800cf92:	2301      	movs	r3, #1
 800cf94:	e0cd      	b.n	800d132 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cf9c:	b2db      	uxtb	r3, r3
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d106      	bne.n	800cfb0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cfaa:	6878      	ldr	r0, [r7, #4]
 800cfac:	f7f4 ff2a 	bl	8001e04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2202      	movs	r2, #2
 800cfb4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	681a      	ldr	r2, [r3, #0]
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	f022 0201 	bic.w	r2, r2, #1
 800cfc6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	689b      	ldr	r3, [r3, #8]
 800cfce:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800cfd2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	699b      	ldr	r3, [r3, #24]
 800cfd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cfdc:	d119      	bne.n	800d012 <HAL_SPI_Init+0x112>
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	685b      	ldr	r3, [r3, #4]
 800cfe2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cfe6:	d103      	bne.n	800cff0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d008      	beq.n	800d002 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d10c      	bne.n	800d012 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cffc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d000:	d107      	bne.n	800d012 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	681a      	ldr	r2, [r3, #0]
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d010:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	685b      	ldr	r3, [r3, #4]
 800d016:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d00f      	beq.n	800d03e <HAL_SPI_Init+0x13e>
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	68db      	ldr	r3, [r3, #12]
 800d022:	2b06      	cmp	r3, #6
 800d024:	d90b      	bls.n	800d03e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	430a      	orrs	r2, r1
 800d03a:	601a      	str	r2, [r3, #0]
 800d03c:	e007      	b.n	800d04e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	681a      	ldr	r2, [r3, #0]
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d04c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	69da      	ldr	r2, [r3, #28]
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d056:	431a      	orrs	r2, r3
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	431a      	orrs	r2, r3
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d060:	ea42 0103 	orr.w	r1, r2, r3
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	68da      	ldr	r2, [r3, #12]
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	430a      	orrs	r2, r1
 800d06e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d078:	431a      	orrs	r2, r3
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d07e:	431a      	orrs	r2, r3
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	699b      	ldr	r3, [r3, #24]
 800d084:	431a      	orrs	r2, r3
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	691b      	ldr	r3, [r3, #16]
 800d08a:	431a      	orrs	r2, r3
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	695b      	ldr	r3, [r3, #20]
 800d090:	431a      	orrs	r2, r3
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	6a1b      	ldr	r3, [r3, #32]
 800d096:	431a      	orrs	r2, r3
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	431a      	orrs	r2, r3
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d0a2:	431a      	orrs	r2, r3
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	689b      	ldr	r3, [r3, #8]
 800d0a8:	431a      	orrs	r2, r3
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d0ae:	ea42 0103 	orr.w	r1, r2, r3
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	430a      	orrs	r2, r1
 800d0bc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	685b      	ldr	r3, [r3, #4]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d113      	bne.n	800d0ee <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	689b      	ldr	r3, [r3, #8]
 800d0cc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d0d8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	689b      	ldr	r3, [r3, #8]
 800d0e0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d0ec:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	f022 0201 	bic.w	r2, r2, #1
 800d0fc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	685b      	ldr	r3, [r3, #4]
 800d102:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d106:	2b00      	cmp	r3, #0
 800d108:	d00a      	beq.n	800d120 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	68db      	ldr	r3, [r3, #12]
 800d110:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	430a      	orrs	r2, r1
 800d11e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	2200      	movs	r2, #0
 800d124:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	2201      	movs	r2, #1
 800d12c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800d130:	2300      	movs	r3, #0
}
 800d132:	4618      	mov	r0, r3
 800d134:	3710      	adds	r7, #16
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}
 800d13a:	bf00      	nop
 800d13c:	40013000 	.word	0x40013000
 800d140:	40003800 	.word	0x40003800
 800d144:	40003c00 	.word	0x40003c00

0800d148 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b084      	sub	sp, #16
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	60f8      	str	r0, [r7, #12]
 800d150:	60b9      	str	r1, [r7, #8]
 800d152:	4613      	mov	r3, r2
 800d154:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d15c:	b2db      	uxtb	r3, r3
 800d15e:	2b01      	cmp	r3, #1
 800d160:	d001      	beq.n	800d166 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800d162:	2302      	movs	r3, #2
 800d164:	e126      	b.n	800d3b4 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800d166:	68bb      	ldr	r3, [r7, #8]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d002      	beq.n	800d172 <HAL_SPI_Transmit_DMA+0x2a>
 800d16c:	88fb      	ldrh	r3, [r7, #6]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d101      	bne.n	800d176 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800d172:	2301      	movs	r3, #1
 800d174:	e11e      	b.n	800d3b4 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d17c:	2b01      	cmp	r3, #1
 800d17e:	d101      	bne.n	800d184 <HAL_SPI_Transmit_DMA+0x3c>
 800d180:	2302      	movs	r3, #2
 800d182:	e117      	b.n	800d3b4 <HAL_SPI_Transmit_DMA+0x26c>
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	2201      	movs	r2, #1
 800d188:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	2203      	movs	r2, #3
 800d190:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	2200      	movs	r2, #0
 800d198:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	68ba      	ldr	r2, [r7, #8]
 800d1a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	88fa      	ldrh	r2, [r7, #6]
 800d1a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	88fa      	ldrh	r2, [r7, #6]
 800d1ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	689b      	ldr	r3, [r3, #8]
 800d1d8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800d1dc:	d108      	bne.n	800d1f0 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	681a      	ldr	r2, [r3, #0]
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d1ec:	601a      	str	r2, [r3, #0]
 800d1ee:	e009      	b.n	800d204 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	68db      	ldr	r3, [r3, #12]
 800d1f6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d202:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	68db      	ldr	r3, [r3, #12]
 800d208:	2b0f      	cmp	r3, #15
 800d20a:	d905      	bls.n	800d218 <HAL_SPI_Transmit_DMA+0xd0>
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d210:	699b      	ldr	r3, [r3, #24]
 800d212:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d216:	d10f      	bne.n	800d238 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800d21c:	2b07      	cmp	r3, #7
 800d21e:	d911      	bls.n	800d244 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d224:	699b      	ldr	r3, [r3, #24]
 800d226:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d22a:	d00b      	beq.n	800d244 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d230:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d232:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d236:	d005      	beq.n	800d244 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	2200      	movs	r2, #0
 800d23c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800d240:	2301      	movs	r3, #1
 800d242:	e0b7      	b.n	800d3b4 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	68db      	ldr	r3, [r3, #12]
 800d248:	2b07      	cmp	r3, #7
 800d24a:	d820      	bhi.n	800d28e <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d250:	699b      	ldr	r3, [r3, #24]
 800d252:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d256:	d109      	bne.n	800d26c <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d25e:	b29b      	uxth	r3, r3
 800d260:	3301      	adds	r3, #1
 800d262:	105b      	asrs	r3, r3, #1
 800d264:	b29a      	uxth	r2, r3
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d270:	699b      	ldr	r3, [r3, #24]
 800d272:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d276:	d11e      	bne.n	800d2b6 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d27e:	b29b      	uxth	r3, r3
 800d280:	3303      	adds	r3, #3
 800d282:	109b      	asrs	r3, r3, #2
 800d284:	b29a      	uxth	r2, r3
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d28c:	e013      	b.n	800d2b6 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	68db      	ldr	r3, [r3, #12]
 800d292:	2b0f      	cmp	r3, #15
 800d294:	d80f      	bhi.n	800d2b6 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d29a:	699b      	ldr	r3, [r3, #24]
 800d29c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d2a0:	d109      	bne.n	800d2b6 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d2a8:	b29b      	uxth	r3, r3
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	105b      	asrs	r3, r3, #1
 800d2ae:	b29a      	uxth	r2, r3
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2ba:	4a40      	ldr	r2, [pc, #256]	@ (800d3bc <HAL_SPI_Transmit_DMA+0x274>)
 800d2bc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2c2:	4a3f      	ldr	r2, [pc, #252]	@ (800d3c0 <HAL_SPI_Transmit_DMA+0x278>)
 800d2c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2ca:	4a3e      	ldr	r2, [pc, #248]	@ (800d3c4 <HAL_SPI_Transmit_DMA+0x27c>)
 800d2cc:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	689a      	ldr	r2, [r3, #8]
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d2e4:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d2ee:	4619      	mov	r1, r3
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	3320      	adds	r3, #32
 800d2f6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d2fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800d300:	f7f7 fb1e 	bl	8004940 <HAL_DMA_Start_IT>
 800d304:	4603      	mov	r3, r0
 800d306:	2b00      	cmp	r3, #0
 800d308:	d011      	beq.n	800d32e <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d310:	f043 0210 	orr.w	r2, r3, #16
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	2201      	movs	r2, #1
 800d31e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	2200      	movs	r2, #0
 800d326:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800d32a:	2301      	movs	r3, #1
 800d32c:	e042      	b.n	800d3b4 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d332:	69db      	ldr	r3, [r3, #28]
 800d334:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d338:	d108      	bne.n	800d34c <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	6859      	ldr	r1, [r3, #4]
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	681a      	ldr	r2, [r3, #0]
 800d344:	4b20      	ldr	r3, [pc, #128]	@ (800d3c8 <HAL_SPI_Transmit_DMA+0x280>)
 800d346:	400b      	ands	r3, r1
 800d348:	6053      	str	r3, [r2, #4]
 800d34a:	e009      	b.n	800d360 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	685a      	ldr	r2, [r3, #4]
 800d352:	4b1d      	ldr	r3, [pc, #116]	@ (800d3c8 <HAL_SPI_Transmit_DMA+0x280>)
 800d354:	4013      	ands	r3, r2
 800d356:	88f9      	ldrh	r1, [r7, #6]
 800d358:	68fa      	ldr	r2, [r7, #12]
 800d35a:	6812      	ldr	r2, [r2, #0]
 800d35c:	430b      	orrs	r3, r1
 800d35e:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	689a      	ldr	r2, [r3, #8]
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d36e:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	691a      	ldr	r2, [r3, #16]
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 800d37e:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	681a      	ldr	r2, [r3, #0]
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	f042 0201 	orr.w	r2, r2, #1
 800d38e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	685b      	ldr	r3, [r3, #4]
 800d394:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d398:	d107      	bne.n	800d3aa <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	681a      	ldr	r2, [r3, #0]
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d3a8:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800d3b2:	2300      	movs	r3, #0
}
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	3710      	adds	r7, #16
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	bd80      	pop	{r7, pc}
 800d3bc:	0800d7ff 	.word	0x0800d7ff
 800d3c0:	0800d7b9 	.word	0x0800d7b9
 800d3c4:	0800d81b 	.word	0x0800d81b
 800d3c8:	ffff0000 	.word	0xffff0000

0800d3cc <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b08a      	sub	sp, #40	@ 0x28
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	691b      	ldr	r3, [r3, #16]
 800d3da:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	695b      	ldr	r3, [r3, #20]
 800d3e2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800d3e4:	6a3a      	ldr	r2, [r7, #32]
 800d3e6:	69fb      	ldr	r3, [r7, #28]
 800d3e8:	4013      	ands	r3, r2
 800d3ea:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	689b      	ldr	r3, [r3, #8]
 800d3f2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d3fe:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	3330      	adds	r3, #48	@ 0x30
 800d406:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800d408:	69fb      	ldr	r3, [r7, #28]
 800d40a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d010      	beq.n	800d434 <HAL_SPI_IRQHandler+0x68>
 800d412:	6a3b      	ldr	r3, [r7, #32]
 800d414:	f003 0308 	and.w	r3, r3, #8
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d00b      	beq.n	800d434 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	699a      	ldr	r2, [r3, #24]
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d42a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800d42c:	6878      	ldr	r0, [r7, #4]
 800d42e:	f000 f9b9 	bl	800d7a4 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800d432:	e192      	b.n	800d75a <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d434:	69bb      	ldr	r3, [r7, #24]
 800d436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d113      	bne.n	800d466 <HAL_SPI_IRQHandler+0x9a>
 800d43e:	69bb      	ldr	r3, [r7, #24]
 800d440:	f003 0320 	and.w	r3, r3, #32
 800d444:	2b00      	cmp	r3, #0
 800d446:	d10e      	bne.n	800d466 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800d448:	69bb      	ldr	r3, [r7, #24]
 800d44a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d009      	beq.n	800d466 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d456:	6878      	ldr	r0, [r7, #4]
 800d458:	4798      	blx	r3
    hspi->RxISR(hspi);
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	4798      	blx	r3
    handled = 1UL;
 800d462:	2301      	movs	r3, #1
 800d464:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d466:	69bb      	ldr	r3, [r7, #24]
 800d468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d10f      	bne.n	800d490 <HAL_SPI_IRQHandler+0xc4>
 800d470:	69bb      	ldr	r3, [r7, #24]
 800d472:	f003 0301 	and.w	r3, r3, #1
 800d476:	2b00      	cmp	r3, #0
 800d478:	d00a      	beq.n	800d490 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d47a:	69bb      	ldr	r3, [r7, #24]
 800d47c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d480:	2b00      	cmp	r3, #0
 800d482:	d105      	bne.n	800d490 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d488:	6878      	ldr	r0, [r7, #4]
 800d48a:	4798      	blx	r3
    handled = 1UL;
 800d48c:	2301      	movs	r3, #1
 800d48e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d490:	69bb      	ldr	r3, [r7, #24]
 800d492:	f003 0320 	and.w	r3, r3, #32
 800d496:	2b00      	cmp	r3, #0
 800d498:	d10f      	bne.n	800d4ba <HAL_SPI_IRQHandler+0xee>
 800d49a:	69bb      	ldr	r3, [r7, #24]
 800d49c:	f003 0302 	and.w	r3, r3, #2
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d00a      	beq.n	800d4ba <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d4a4:	69bb      	ldr	r3, [r7, #24]
 800d4a6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d105      	bne.n	800d4ba <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	4798      	blx	r3
    handled = 1UL;
 800d4b6:	2301      	movs	r3, #1
 800d4b8:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800d4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	f040 8147 	bne.w	800d750 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800d4c2:	69bb      	ldr	r3, [r7, #24]
 800d4c4:	f003 0308 	and.w	r3, r3, #8
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	f000 808b 	beq.w	800d5e4 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	699a      	ldr	r2, [r3, #24]
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f042 0208 	orr.w	r2, r2, #8
 800d4dc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	699a      	ldr	r2, [r3, #24]
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	f042 0210 	orr.w	r2, r2, #16
 800d4ec:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	699a      	ldr	r2, [r3, #24]
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d4fc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	691a      	ldr	r2, [r3, #16]
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	f022 0208 	bic.w	r2, r2, #8
 800d50c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	689b      	ldr	r3, [r3, #8]
 800d514:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d13d      	bne.n	800d598 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800d51c:	e036      	b.n	800d58c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	68db      	ldr	r3, [r3, #12]
 800d522:	2b0f      	cmp	r3, #15
 800d524:	d90b      	bls.n	800d53e <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681a      	ldr	r2, [r3, #0]
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d52e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d530:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d536:	1d1a      	adds	r2, r3, #4
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	665a      	str	r2, [r3, #100]	@ 0x64
 800d53c:	e01d      	b.n	800d57a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	2b07      	cmp	r3, #7
 800d544:	d90b      	bls.n	800d55e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d54a:	68fa      	ldr	r2, [r7, #12]
 800d54c:	8812      	ldrh	r2, [r2, #0]
 800d54e:	b292      	uxth	r2, r2
 800d550:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d556:	1c9a      	adds	r2, r3, #2
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	665a      	str	r2, [r3, #100]	@ 0x64
 800d55c:	e00d      	b.n	800d57a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d56a:	7812      	ldrb	r2, [r2, #0]
 800d56c:	b2d2      	uxtb	r2, r2
 800d56e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d574:	1c5a      	adds	r2, r3, #1
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d580:	b29b      	uxth	r3, r3
 800d582:	3b01      	subs	r3, #1
 800d584:	b29a      	uxth	r2, r3
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d592:	b29b      	uxth	r3, r3
 800d594:	2b00      	cmp	r3, #0
 800d596:	d1c2      	bne.n	800d51e <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f000 f97b 	bl	800d894 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2201      	movs	r2, #1
 800d5a2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d003      	beq.n	800d5b8 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d5b0:	6878      	ldr	r0, [r7, #4]
 800d5b2:	f7f4 fb89 	bl	8001cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d5b6:	e0d0      	b.n	800d75a <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800d5b8:	7cfb      	ldrb	r3, [r7, #19]
 800d5ba:	2b05      	cmp	r3, #5
 800d5bc:	d103      	bne.n	800d5c6 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f000 f8dc 	bl	800d77c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800d5c4:	e0c6      	b.n	800d754 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800d5c6:	7cfb      	ldrb	r3, [r7, #19]
 800d5c8:	2b04      	cmp	r3, #4
 800d5ca:	d103      	bne.n	800d5d4 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800d5cc:	6878      	ldr	r0, [r7, #4]
 800d5ce:	f000 f8cb 	bl	800d768 <HAL_SPI_RxCpltCallback>
    return;
 800d5d2:	e0bf      	b.n	800d754 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800d5d4:	7cfb      	ldrb	r3, [r7, #19]
 800d5d6:	2b03      	cmp	r3, #3
 800d5d8:	f040 80bc 	bne.w	800d754 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800d5dc:	6878      	ldr	r0, [r7, #4]
 800d5de:	f7f4 fb5f 	bl	8001ca0 <HAL_SPI_TxCpltCallback>
    return;
 800d5e2:	e0b7      	b.n	800d754 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800d5e4:	69bb      	ldr	r3, [r7, #24]
 800d5e6:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	f000 80b5 	beq.w	800d75a <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800d5f0:	69bb      	ldr	r3, [r7, #24]
 800d5f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d00f      	beq.n	800d61a <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d600:	f043 0204 	orr.w	r2, r3, #4
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	699a      	ldr	r2, [r3, #24]
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d618:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800d61a:	69bb      	ldr	r3, [r7, #24]
 800d61c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d620:	2b00      	cmp	r3, #0
 800d622:	d00f      	beq.n	800d644 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d62a:	f043 0201 	orr.w	r2, r3, #1
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	699a      	ldr	r2, [r3, #24]
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d642:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800d644:	69bb      	ldr	r3, [r7, #24]
 800d646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d00f      	beq.n	800d66e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d654:	f043 0208 	orr.w	r2, r3, #8
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	699a      	ldr	r2, [r3, #24]
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d66c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800d66e:	69bb      	ldr	r3, [r7, #24]
 800d670:	f003 0320 	and.w	r3, r3, #32
 800d674:	2b00      	cmp	r3, #0
 800d676:	d00f      	beq.n	800d698 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d67e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	699a      	ldr	r2, [r3, #24]
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	f042 0220 	orr.w	r2, r2, #32
 800d696:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d05a      	beq.n	800d758 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	681a      	ldr	r2, [r3, #0]
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	f022 0201 	bic.w	r2, r2, #1
 800d6b0:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	6919      	ldr	r1, [r3, #16]
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681a      	ldr	r2, [r3, #0]
 800d6bc:	4b28      	ldr	r3, [pc, #160]	@ (800d760 <HAL_SPI_IRQHandler+0x394>)
 800d6be:	400b      	ands	r3, r1
 800d6c0:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d6c2:	697b      	ldr	r3, [r7, #20]
 800d6c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d6c8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d6cc:	d138      	bne.n	800d740 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	689a      	ldr	r2, [r3, #8]
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d6dc:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d013      	beq.n	800d70e <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6ea:	4a1e      	ldr	r2, [pc, #120]	@ (800d764 <HAL_SPI_IRQHandler+0x398>)
 800d6ec:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	f7f7 feac 	bl	8005450 <HAL_DMA_Abort_IT>
 800d6f8:	4603      	mov	r3, r0
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d007      	beq.n	800d70e <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d704:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d712:	2b00      	cmp	r3, #0
 800d714:	d020      	beq.n	800d758 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d71a:	4a12      	ldr	r2, [pc, #72]	@ (800d764 <HAL_SPI_IRQHandler+0x398>)
 800d71c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d722:	4618      	mov	r0, r3
 800d724:	f7f7 fe94 	bl	8005450 <HAL_DMA_Abort_IT>
 800d728:	4603      	mov	r3, r0
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d014      	beq.n	800d758 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d734:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800d73e:	e00b      	b.n	800d758 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2201      	movs	r2, #1
 800d744:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800d748:	6878      	ldr	r0, [r7, #4]
 800d74a:	f7f4 fabd 	bl	8001cc8 <HAL_SPI_ErrorCallback>
    return;
 800d74e:	e003      	b.n	800d758 <HAL_SPI_IRQHandler+0x38c>
    return;
 800d750:	bf00      	nop
 800d752:	e002      	b.n	800d75a <HAL_SPI_IRQHandler+0x38e>
    return;
 800d754:	bf00      	nop
 800d756:	e000      	b.n	800d75a <HAL_SPI_IRQHandler+0x38e>
    return;
 800d758:	bf00      	nop
  }
}
 800d75a:	3728      	adds	r7, #40	@ 0x28
 800d75c:	46bd      	mov	sp, r7
 800d75e:	bd80      	pop	{r7, pc}
 800d760:	fffffc94 	.word	0xfffffc94
 800d764:	0800d861 	.word	0x0800d861

0800d768 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d768:	b480      	push	{r7}
 800d76a:	b083      	sub	sp, #12
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800d770:	bf00      	nop
 800d772:	370c      	adds	r7, #12
 800d774:	46bd      	mov	sp, r7
 800d776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77a:	4770      	bx	lr

0800d77c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d77c:	b480      	push	{r7}
 800d77e:	b083      	sub	sp, #12
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800d784:	bf00      	nop
 800d786:	370c      	adds	r7, #12
 800d788:	46bd      	mov	sp, r7
 800d78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78e:	4770      	bx	lr

0800d790 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d790:	b480      	push	{r7}
 800d792:	b083      	sub	sp, #12
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800d798:	bf00      	nop
 800d79a:	370c      	adds	r7, #12
 800d79c:	46bd      	mov	sp, r7
 800d79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a2:	4770      	bx	lr

0800d7a4 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b083      	sub	sp, #12
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800d7ac:	bf00      	nop
 800d7ae:	370c      	adds	r7, #12
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b6:	4770      	bx	lr

0800d7b8 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	b084      	sub	sp, #16
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7c4:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d7cc:	b2db      	uxtb	r3, r3
 800d7ce:	2b07      	cmp	r3, #7
 800d7d0:	d011      	beq.n	800d7f6 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d7d6:	69db      	ldr	r3, [r3, #28]
 800d7d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d7dc:	d103      	bne.n	800d7e6 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 800d7de:	68f8      	ldr	r0, [r7, #12]
 800d7e0:	f7f4 fa5e 	bl	8001ca0 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800d7e4:	e007      	b.n	800d7f6 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	691a      	ldr	r2, [r3, #16]
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	f042 0208 	orr.w	r2, r2, #8
 800d7f4:	611a      	str	r2, [r3, #16]
}
 800d7f6:	bf00      	nop
 800d7f8:	3710      	adds	r7, #16
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	bd80      	pop	{r7, pc}

0800d7fe <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d7fe:	b580      	push	{r7, lr}
 800d800:	b084      	sub	sp, #16
 800d802:	af00      	add	r7, sp, #0
 800d804:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d80a:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800d80c:	68f8      	ldr	r0, [r7, #12]
 800d80e:	f7ff ffbf 	bl	800d790 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d812:	bf00      	nop
 800d814:	3710      	adds	r7, #16
 800d816:	46bd      	mov	sp, r7
 800d818:	bd80      	pop	{r7, pc}

0800d81a <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d81a:	b580      	push	{r7, lr}
 800d81c:	b084      	sub	sp, #16
 800d81e:	af00      	add	r7, sp, #0
 800d820:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d826:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800d828:	6878      	ldr	r0, [r7, #4]
 800d82a:	f7f8 ff8f 	bl	800674c <HAL_DMA_GetError>
 800d82e:	4603      	mov	r3, r0
 800d830:	2b02      	cmp	r3, #2
 800d832:	d011      	beq.n	800d858 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800d834:	68f8      	ldr	r0, [r7, #12]
 800d836:	f000 f82d 	bl	800d894 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d840:	f043 0210 	orr.w	r2, r3, #16
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	2201      	movs	r2, #1
 800d84e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800d852:	68f8      	ldr	r0, [r7, #12]
 800d854:	f7f4 fa38 	bl	8001cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800d858:	bf00      	nop
 800d85a:	3710      	adds	r7, #16
 800d85c:	46bd      	mov	sp, r7
 800d85e:	bd80      	pop	{r7, pc}

0800d860 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b084      	sub	sp, #16
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d86c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	2200      	movs	r2, #0
 800d872:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	2200      	movs	r2, #0
 800d87a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2201      	movs	r2, #1
 800d882:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d886:	68f8      	ldr	r0, [r7, #12]
 800d888:	f7f4 fa1e 	bl	8001cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d88c:	bf00      	nop
 800d88e:	3710      	adds	r7, #16
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}

0800d894 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800d894:	b480      	push	{r7}
 800d896:	b085      	sub	sp, #20
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	695b      	ldr	r3, [r3, #20]
 800d8a2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	699a      	ldr	r2, [r3, #24]
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	f042 0208 	orr.w	r2, r2, #8
 800d8b2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	699a      	ldr	r2, [r3, #24]
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	f042 0210 	orr.w	r2, r2, #16
 800d8c2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	681a      	ldr	r2, [r3, #0]
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	f022 0201 	bic.w	r2, r2, #1
 800d8d2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	6919      	ldr	r1, [r3, #16]
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681a      	ldr	r2, [r3, #0]
 800d8de:	4b3c      	ldr	r3, [pc, #240]	@ (800d9d0 <SPI_CloseTransfer+0x13c>)
 800d8e0:	400b      	ands	r3, r1
 800d8e2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	689a      	ldr	r2, [r3, #8]
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d8f2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d8fa:	b2db      	uxtb	r3, r3
 800d8fc:	2b04      	cmp	r3, #4
 800d8fe:	d014      	beq.n	800d92a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	f003 0320 	and.w	r3, r3, #32
 800d906:	2b00      	cmp	r3, #0
 800d908:	d00f      	beq.n	800d92a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d910:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	699a      	ldr	r2, [r3, #24]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f042 0220 	orr.w	r2, r2, #32
 800d928:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d930:	b2db      	uxtb	r3, r3
 800d932:	2b03      	cmp	r3, #3
 800d934:	d014      	beq.n	800d960 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d00f      	beq.n	800d960 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d946:	f043 0204 	orr.w	r2, r3, #4
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	699a      	ldr	r2, [r3, #24]
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d95e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d966:	2b00      	cmp	r3, #0
 800d968:	d00f      	beq.n	800d98a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d970:	f043 0201 	orr.w	r2, r3, #1
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	699a      	ldr	r2, [r3, #24]
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d988:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d990:	2b00      	cmp	r3, #0
 800d992:	d00f      	beq.n	800d9b4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d99a:	f043 0208 	orr.w	r2, r3, #8
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	699a      	ldr	r2, [r3, #24]
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d9b2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800d9c4:	bf00      	nop
 800d9c6:	3714      	adds	r7, #20
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ce:	4770      	bx	lr
 800d9d0:	fffffc90 	.word	0xfffffc90

0800d9d4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b085      	sub	sp, #20
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9e0:	095b      	lsrs	r3, r3, #5
 800d9e2:	3301      	adds	r3, #1
 800d9e4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	68db      	ldr	r3, [r3, #12]
 800d9ea:	3301      	adds	r3, #1
 800d9ec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	3307      	adds	r3, #7
 800d9f2:	08db      	lsrs	r3, r3, #3
 800d9f4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800d9f6:	68bb      	ldr	r3, [r7, #8]
 800d9f8:	68fa      	ldr	r2, [r7, #12]
 800d9fa:	fb02 f303 	mul.w	r3, r2, r3
}
 800d9fe:	4618      	mov	r0, r3
 800da00:	3714      	adds	r7, #20
 800da02:	46bd      	mov	sp, r7
 800da04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da08:	4770      	bx	lr

0800da0a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800da0a:	b580      	push	{r7, lr}
 800da0c:	b082      	sub	sp, #8
 800da0e:	af00      	add	r7, sp, #0
 800da10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d101      	bne.n	800da1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800da18:	2301      	movs	r3, #1
 800da1a:	e049      	b.n	800dab0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800da22:	b2db      	uxtb	r3, r3
 800da24:	2b00      	cmp	r3, #0
 800da26:	d106      	bne.n	800da36 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2200      	movs	r2, #0
 800da2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800da30:	6878      	ldr	r0, [r7, #4]
 800da32:	f7f5 f9b9 	bl	8002da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2202      	movs	r2, #2
 800da3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681a      	ldr	r2, [r3, #0]
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	3304      	adds	r3, #4
 800da46:	4619      	mov	r1, r3
 800da48:	4610      	mov	r0, r2
 800da4a:	f000 fa67 	bl	800df1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	2201      	movs	r2, #1
 800da52:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	2201      	movs	r2, #1
 800da5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	2201      	movs	r2, #1
 800da62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	2201      	movs	r2, #1
 800da6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	2201      	movs	r2, #1
 800da72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	2201      	movs	r2, #1
 800da7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	2201      	movs	r2, #1
 800da82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	2201      	movs	r2, #1
 800da8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	2201      	movs	r2, #1
 800da92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2201      	movs	r2, #1
 800da9a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2201      	movs	r2, #1
 800daa2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	2201      	movs	r2, #1
 800daaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800daae:	2300      	movs	r3, #0
}
 800dab0:	4618      	mov	r0, r3
 800dab2:	3708      	adds	r7, #8
 800dab4:	46bd      	mov	sp, r7
 800dab6:	bd80      	pop	{r7, pc}

0800dab8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b084      	sub	sp, #16
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	68db      	ldr	r3, [r3, #12]
 800dac6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	691b      	ldr	r3, [r3, #16]
 800dace:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800dad0:	68bb      	ldr	r3, [r7, #8]
 800dad2:	f003 0302 	and.w	r3, r3, #2
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d020      	beq.n	800db1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	f003 0302 	and.w	r3, r3, #2
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d01b      	beq.n	800db1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	f06f 0202 	mvn.w	r2, #2
 800daec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	2201      	movs	r2, #1
 800daf2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	699b      	ldr	r3, [r3, #24]
 800dafa:	f003 0303 	and.w	r3, r3, #3
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d003      	beq.n	800db0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db02:	6878      	ldr	r0, [r7, #4]
 800db04:	f000 f9ec 	bl	800dee0 <HAL_TIM_IC_CaptureCallback>
 800db08:	e005      	b.n	800db16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f000 f9de 	bl	800decc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db10:	6878      	ldr	r0, [r7, #4]
 800db12:	f000 f9ef 	bl	800def4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2200      	movs	r2, #0
 800db1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	f003 0304 	and.w	r3, r3, #4
 800db22:	2b00      	cmp	r3, #0
 800db24:	d020      	beq.n	800db68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	f003 0304 	and.w	r3, r3, #4
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d01b      	beq.n	800db68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	f06f 0204 	mvn.w	r2, #4
 800db38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	2202      	movs	r2, #2
 800db3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	699b      	ldr	r3, [r3, #24]
 800db46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d003      	beq.n	800db56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f000 f9c6 	bl	800dee0 <HAL_TIM_IC_CaptureCallback>
 800db54:	e005      	b.n	800db62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800db56:	6878      	ldr	r0, [r7, #4]
 800db58:	f000 f9b8 	bl	800decc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db5c:	6878      	ldr	r0, [r7, #4]
 800db5e:	f000 f9c9 	bl	800def4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	2200      	movs	r2, #0
 800db66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800db68:	68bb      	ldr	r3, [r7, #8]
 800db6a:	f003 0308 	and.w	r3, r3, #8
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d020      	beq.n	800dbb4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	f003 0308 	and.w	r3, r3, #8
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d01b      	beq.n	800dbb4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	f06f 0208 	mvn.w	r2, #8
 800db84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	2204      	movs	r2, #4
 800db8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	69db      	ldr	r3, [r3, #28]
 800db92:	f003 0303 	and.w	r3, r3, #3
 800db96:	2b00      	cmp	r3, #0
 800db98:	d003      	beq.n	800dba2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f000 f9a0 	bl	800dee0 <HAL_TIM_IC_CaptureCallback>
 800dba0:	e005      	b.n	800dbae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dba2:	6878      	ldr	r0, [r7, #4]
 800dba4:	f000 f992 	bl	800decc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dba8:	6878      	ldr	r0, [r7, #4]
 800dbaa:	f000 f9a3 	bl	800def4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dbb4:	68bb      	ldr	r3, [r7, #8]
 800dbb6:	f003 0310 	and.w	r3, r3, #16
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d020      	beq.n	800dc00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	f003 0310 	and.w	r3, r3, #16
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d01b      	beq.n	800dc00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f06f 0210 	mvn.w	r2, #16
 800dbd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	2208      	movs	r2, #8
 800dbd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	69db      	ldr	r3, [r3, #28]
 800dbde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d003      	beq.n	800dbee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbe6:	6878      	ldr	r0, [r7, #4]
 800dbe8:	f000 f97a 	bl	800dee0 <HAL_TIM_IC_CaptureCallback>
 800dbec:	e005      	b.n	800dbfa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f000 f96c 	bl	800decc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbf4:	6878      	ldr	r0, [r7, #4]
 800dbf6:	f000 f97d 	bl	800def4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	f003 0301 	and.w	r3, r3, #1
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d00c      	beq.n	800dc24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	f003 0301 	and.w	r3, r3, #1
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d007      	beq.n	800dc24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	f06f 0201 	mvn.w	r2, #1
 800dc1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc1e:	6878      	ldr	r0, [r7, #4]
 800dc20:	f000 f94a 	bl	800deb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc24:	68bb      	ldr	r3, [r7, #8]
 800dc26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d104      	bne.n	800dc38 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dc2e:	68bb      	ldr	r3, [r7, #8]
 800dc30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d00c      	beq.n	800dc52 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d007      	beq.n	800dc52 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dc4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dc4c:	6878      	ldr	r0, [r7, #4]
 800dc4e:	f000 fb3b 	bl	800e2c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dc52:	68bb      	ldr	r3, [r7, #8]
 800dc54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d00c      	beq.n	800dc76 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d007      	beq.n	800dc76 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800dc6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dc70:	6878      	ldr	r0, [r7, #4]
 800dc72:	f000 fb33 	bl	800e2dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d00c      	beq.n	800dc9a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d007      	beq.n	800dc9a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dc92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dc94:	6878      	ldr	r0, [r7, #4]
 800dc96:	f000 f937 	bl	800df08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dc9a:	68bb      	ldr	r3, [r7, #8]
 800dc9c:	f003 0320 	and.w	r3, r3, #32
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d00c      	beq.n	800dcbe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	f003 0320 	and.w	r3, r3, #32
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d007      	beq.n	800dcbe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	f06f 0220 	mvn.w	r2, #32
 800dcb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dcb8:	6878      	ldr	r0, [r7, #4]
 800dcba:	f000 fafb 	bl	800e2b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dcbe:	bf00      	nop
 800dcc0:	3710      	adds	r7, #16
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	bd80      	pop	{r7, pc}
	...

0800dcc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b084      	sub	sp, #16
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
 800dcd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dcdc:	2b01      	cmp	r3, #1
 800dcde:	d101      	bne.n	800dce4 <HAL_TIM_ConfigClockSource+0x1c>
 800dce0:	2302      	movs	r3, #2
 800dce2:	e0dc      	b.n	800de9e <HAL_TIM_ConfigClockSource+0x1d6>
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	2201      	movs	r2, #1
 800dce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	2202      	movs	r2, #2
 800dcf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	689b      	ldr	r3, [r3, #8]
 800dcfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dcfc:	68ba      	ldr	r2, [r7, #8]
 800dcfe:	4b6a      	ldr	r3, [pc, #424]	@ (800dea8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800dd00:	4013      	ands	r3, r2
 800dd02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dd04:	68bb      	ldr	r3, [r7, #8]
 800dd06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dd0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	68ba      	ldr	r2, [r7, #8]
 800dd12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	4a64      	ldr	r2, [pc, #400]	@ (800deac <HAL_TIM_ConfigClockSource+0x1e4>)
 800dd1a:	4293      	cmp	r3, r2
 800dd1c:	f000 80a9 	beq.w	800de72 <HAL_TIM_ConfigClockSource+0x1aa>
 800dd20:	4a62      	ldr	r2, [pc, #392]	@ (800deac <HAL_TIM_ConfigClockSource+0x1e4>)
 800dd22:	4293      	cmp	r3, r2
 800dd24:	f200 80ae 	bhi.w	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd28:	4a61      	ldr	r2, [pc, #388]	@ (800deb0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dd2a:	4293      	cmp	r3, r2
 800dd2c:	f000 80a1 	beq.w	800de72 <HAL_TIM_ConfigClockSource+0x1aa>
 800dd30:	4a5f      	ldr	r2, [pc, #380]	@ (800deb0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dd32:	4293      	cmp	r3, r2
 800dd34:	f200 80a6 	bhi.w	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd38:	4a5e      	ldr	r2, [pc, #376]	@ (800deb4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800dd3a:	4293      	cmp	r3, r2
 800dd3c:	f000 8099 	beq.w	800de72 <HAL_TIM_ConfigClockSource+0x1aa>
 800dd40:	4a5c      	ldr	r2, [pc, #368]	@ (800deb4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800dd42:	4293      	cmp	r3, r2
 800dd44:	f200 809e 	bhi.w	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd48:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dd4c:	f000 8091 	beq.w	800de72 <HAL_TIM_ConfigClockSource+0x1aa>
 800dd50:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dd54:	f200 8096 	bhi.w	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd5c:	f000 8089 	beq.w	800de72 <HAL_TIM_ConfigClockSource+0x1aa>
 800dd60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd64:	f200 808e 	bhi.w	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dd6c:	d03e      	beq.n	800ddec <HAL_TIM_ConfigClockSource+0x124>
 800dd6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dd72:	f200 8087 	bhi.w	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dd7a:	f000 8086 	beq.w	800de8a <HAL_TIM_ConfigClockSource+0x1c2>
 800dd7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dd82:	d87f      	bhi.n	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd84:	2b70      	cmp	r3, #112	@ 0x70
 800dd86:	d01a      	beq.n	800ddbe <HAL_TIM_ConfigClockSource+0xf6>
 800dd88:	2b70      	cmp	r3, #112	@ 0x70
 800dd8a:	d87b      	bhi.n	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd8c:	2b60      	cmp	r3, #96	@ 0x60
 800dd8e:	d050      	beq.n	800de32 <HAL_TIM_ConfigClockSource+0x16a>
 800dd90:	2b60      	cmp	r3, #96	@ 0x60
 800dd92:	d877      	bhi.n	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd94:	2b50      	cmp	r3, #80	@ 0x50
 800dd96:	d03c      	beq.n	800de12 <HAL_TIM_ConfigClockSource+0x14a>
 800dd98:	2b50      	cmp	r3, #80	@ 0x50
 800dd9a:	d873      	bhi.n	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dd9c:	2b40      	cmp	r3, #64	@ 0x40
 800dd9e:	d058      	beq.n	800de52 <HAL_TIM_ConfigClockSource+0x18a>
 800dda0:	2b40      	cmp	r3, #64	@ 0x40
 800dda2:	d86f      	bhi.n	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800dda4:	2b30      	cmp	r3, #48	@ 0x30
 800dda6:	d064      	beq.n	800de72 <HAL_TIM_ConfigClockSource+0x1aa>
 800dda8:	2b30      	cmp	r3, #48	@ 0x30
 800ddaa:	d86b      	bhi.n	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800ddac:	2b20      	cmp	r3, #32
 800ddae:	d060      	beq.n	800de72 <HAL_TIM_ConfigClockSource+0x1aa>
 800ddb0:	2b20      	cmp	r3, #32
 800ddb2:	d867      	bhi.n	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d05c      	beq.n	800de72 <HAL_TIM_ConfigClockSource+0x1aa>
 800ddb8:	2b10      	cmp	r3, #16
 800ddba:	d05a      	beq.n	800de72 <HAL_TIM_ConfigClockSource+0x1aa>
 800ddbc:	e062      	b.n	800de84 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ddc2:	683b      	ldr	r3, [r7, #0]
 800ddc4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ddce:	f000 f9c3 	bl	800e158 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	689b      	ldr	r3, [r3, #8]
 800ddd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ddda:	68bb      	ldr	r3, [r7, #8]
 800dddc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800dde0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	68ba      	ldr	r2, [r7, #8]
 800dde8:	609a      	str	r2, [r3, #8]
      break;
 800ddea:	e04f      	b.n	800de8c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ddf4:	683b      	ldr	r3, [r7, #0]
 800ddf6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ddfc:	f000 f9ac 	bl	800e158 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	689a      	ldr	r2, [r3, #8]
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800de0e:	609a      	str	r2, [r3, #8]
      break;
 800de10:	e03c      	b.n	800de8c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de1e:	461a      	mov	r2, r3
 800de20:	f000 f91c 	bl	800e05c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	2150      	movs	r1, #80	@ 0x50
 800de2a:	4618      	mov	r0, r3
 800de2c:	f000 f976 	bl	800e11c <TIM_ITRx_SetConfig>
      break;
 800de30:	e02c      	b.n	800de8c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800de3e:	461a      	mov	r2, r3
 800de40:	f000 f93b 	bl	800e0ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	2160      	movs	r1, #96	@ 0x60
 800de4a:	4618      	mov	r0, r3
 800de4c:	f000 f966 	bl	800e11c <TIM_ITRx_SetConfig>
      break;
 800de50:	e01c      	b.n	800de8c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de5e:	461a      	mov	r2, r3
 800de60:	f000 f8fc 	bl	800e05c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	2140      	movs	r1, #64	@ 0x40
 800de6a:	4618      	mov	r0, r3
 800de6c:	f000 f956 	bl	800e11c <TIM_ITRx_SetConfig>
      break;
 800de70:	e00c      	b.n	800de8c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681a      	ldr	r2, [r3, #0]
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	4619      	mov	r1, r3
 800de7c:	4610      	mov	r0, r2
 800de7e:	f000 f94d 	bl	800e11c <TIM_ITRx_SetConfig>
      break;
 800de82:	e003      	b.n	800de8c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800de84:	2301      	movs	r3, #1
 800de86:	73fb      	strb	r3, [r7, #15]
      break;
 800de88:	e000      	b.n	800de8c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800de8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2201      	movs	r2, #1
 800de90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2200      	movs	r2, #0
 800de98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800de9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	3710      	adds	r7, #16
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bd80      	pop	{r7, pc}
 800dea6:	bf00      	nop
 800dea8:	ffceff88 	.word	0xffceff88
 800deac:	00100040 	.word	0x00100040
 800deb0:	00100030 	.word	0x00100030
 800deb4:	00100020 	.word	0x00100020

0800deb8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800deb8:	b480      	push	{r7}
 800deba:	b083      	sub	sp, #12
 800debc:	af00      	add	r7, sp, #0
 800debe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800dec0:	bf00      	nop
 800dec2:	370c      	adds	r7, #12
 800dec4:	46bd      	mov	sp, r7
 800dec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deca:	4770      	bx	lr

0800decc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800decc:	b480      	push	{r7}
 800dece:	b083      	sub	sp, #12
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ded4:	bf00      	nop
 800ded6:	370c      	adds	r7, #12
 800ded8:	46bd      	mov	sp, r7
 800deda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dede:	4770      	bx	lr

0800dee0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dee0:	b480      	push	{r7}
 800dee2:	b083      	sub	sp, #12
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800dee8:	bf00      	nop
 800deea:	370c      	adds	r7, #12
 800deec:	46bd      	mov	sp, r7
 800deee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def2:	4770      	bx	lr

0800def4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800def4:	b480      	push	{r7}
 800def6:	b083      	sub	sp, #12
 800def8:	af00      	add	r7, sp, #0
 800defa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800defc:	bf00      	nop
 800defe:	370c      	adds	r7, #12
 800df00:	46bd      	mov	sp, r7
 800df02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df06:	4770      	bx	lr

0800df08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800df08:	b480      	push	{r7}
 800df0a:	b083      	sub	sp, #12
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800df10:	bf00      	nop
 800df12:	370c      	adds	r7, #12
 800df14:	46bd      	mov	sp, r7
 800df16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1a:	4770      	bx	lr

0800df1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800df1c:	b480      	push	{r7}
 800df1e:	b085      	sub	sp, #20
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
 800df24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	4a43      	ldr	r2, [pc, #268]	@ (800e03c <TIM_Base_SetConfig+0x120>)
 800df30:	4293      	cmp	r3, r2
 800df32:	d013      	beq.n	800df5c <TIM_Base_SetConfig+0x40>
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df3a:	d00f      	beq.n	800df5c <TIM_Base_SetConfig+0x40>
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	4a40      	ldr	r2, [pc, #256]	@ (800e040 <TIM_Base_SetConfig+0x124>)
 800df40:	4293      	cmp	r3, r2
 800df42:	d00b      	beq.n	800df5c <TIM_Base_SetConfig+0x40>
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	4a3f      	ldr	r2, [pc, #252]	@ (800e044 <TIM_Base_SetConfig+0x128>)
 800df48:	4293      	cmp	r3, r2
 800df4a:	d007      	beq.n	800df5c <TIM_Base_SetConfig+0x40>
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	4a3e      	ldr	r2, [pc, #248]	@ (800e048 <TIM_Base_SetConfig+0x12c>)
 800df50:	4293      	cmp	r3, r2
 800df52:	d003      	beq.n	800df5c <TIM_Base_SetConfig+0x40>
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	4a3d      	ldr	r2, [pc, #244]	@ (800e04c <TIM_Base_SetConfig+0x130>)
 800df58:	4293      	cmp	r3, r2
 800df5a:	d108      	bne.n	800df6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	685b      	ldr	r3, [r3, #4]
 800df68:	68fa      	ldr	r2, [r7, #12]
 800df6a:	4313      	orrs	r3, r2
 800df6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	4a32      	ldr	r2, [pc, #200]	@ (800e03c <TIM_Base_SetConfig+0x120>)
 800df72:	4293      	cmp	r3, r2
 800df74:	d01f      	beq.n	800dfb6 <TIM_Base_SetConfig+0x9a>
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df7c:	d01b      	beq.n	800dfb6 <TIM_Base_SetConfig+0x9a>
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	4a2f      	ldr	r2, [pc, #188]	@ (800e040 <TIM_Base_SetConfig+0x124>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d017      	beq.n	800dfb6 <TIM_Base_SetConfig+0x9a>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	4a2e      	ldr	r2, [pc, #184]	@ (800e044 <TIM_Base_SetConfig+0x128>)
 800df8a:	4293      	cmp	r3, r2
 800df8c:	d013      	beq.n	800dfb6 <TIM_Base_SetConfig+0x9a>
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	4a2d      	ldr	r2, [pc, #180]	@ (800e048 <TIM_Base_SetConfig+0x12c>)
 800df92:	4293      	cmp	r3, r2
 800df94:	d00f      	beq.n	800dfb6 <TIM_Base_SetConfig+0x9a>
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	4a2c      	ldr	r2, [pc, #176]	@ (800e04c <TIM_Base_SetConfig+0x130>)
 800df9a:	4293      	cmp	r3, r2
 800df9c:	d00b      	beq.n	800dfb6 <TIM_Base_SetConfig+0x9a>
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	4a2b      	ldr	r2, [pc, #172]	@ (800e050 <TIM_Base_SetConfig+0x134>)
 800dfa2:	4293      	cmp	r3, r2
 800dfa4:	d007      	beq.n	800dfb6 <TIM_Base_SetConfig+0x9a>
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	4a2a      	ldr	r2, [pc, #168]	@ (800e054 <TIM_Base_SetConfig+0x138>)
 800dfaa:	4293      	cmp	r3, r2
 800dfac:	d003      	beq.n	800dfb6 <TIM_Base_SetConfig+0x9a>
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	4a29      	ldr	r2, [pc, #164]	@ (800e058 <TIM_Base_SetConfig+0x13c>)
 800dfb2:	4293      	cmp	r3, r2
 800dfb4:	d108      	bne.n	800dfc8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dfbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	68db      	ldr	r3, [r3, #12]
 800dfc2:	68fa      	ldr	r2, [r7, #12]
 800dfc4:	4313      	orrs	r3, r2
 800dfc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	695b      	ldr	r3, [r3, #20]
 800dfd2:	4313      	orrs	r3, r2
 800dfd4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	689a      	ldr	r2, [r3, #8]
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dfde:	683b      	ldr	r3, [r7, #0]
 800dfe0:	681a      	ldr	r2, [r3, #0]
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	4a14      	ldr	r2, [pc, #80]	@ (800e03c <TIM_Base_SetConfig+0x120>)
 800dfea:	4293      	cmp	r3, r2
 800dfec:	d00f      	beq.n	800e00e <TIM_Base_SetConfig+0xf2>
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	4a16      	ldr	r2, [pc, #88]	@ (800e04c <TIM_Base_SetConfig+0x130>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d00b      	beq.n	800e00e <TIM_Base_SetConfig+0xf2>
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	4a15      	ldr	r2, [pc, #84]	@ (800e050 <TIM_Base_SetConfig+0x134>)
 800dffa:	4293      	cmp	r3, r2
 800dffc:	d007      	beq.n	800e00e <TIM_Base_SetConfig+0xf2>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	4a14      	ldr	r2, [pc, #80]	@ (800e054 <TIM_Base_SetConfig+0x138>)
 800e002:	4293      	cmp	r3, r2
 800e004:	d003      	beq.n	800e00e <TIM_Base_SetConfig+0xf2>
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	4a13      	ldr	r2, [pc, #76]	@ (800e058 <TIM_Base_SetConfig+0x13c>)
 800e00a:	4293      	cmp	r3, r2
 800e00c:	d103      	bne.n	800e016 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	691a      	ldr	r2, [r3, #16]
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	f043 0204 	orr.w	r2, r3, #4
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	2201      	movs	r2, #1
 800e026:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	68fa      	ldr	r2, [r7, #12]
 800e02c:	601a      	str	r2, [r3, #0]
}
 800e02e:	bf00      	nop
 800e030:	3714      	adds	r7, #20
 800e032:	46bd      	mov	sp, r7
 800e034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e038:	4770      	bx	lr
 800e03a:	bf00      	nop
 800e03c:	40010000 	.word	0x40010000
 800e040:	40000400 	.word	0x40000400
 800e044:	40000800 	.word	0x40000800
 800e048:	40000c00 	.word	0x40000c00
 800e04c:	40010400 	.word	0x40010400
 800e050:	40014000 	.word	0x40014000
 800e054:	40014400 	.word	0x40014400
 800e058:	40014800 	.word	0x40014800

0800e05c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e05c:	b480      	push	{r7}
 800e05e:	b087      	sub	sp, #28
 800e060:	af00      	add	r7, sp, #0
 800e062:	60f8      	str	r0, [r7, #12]
 800e064:	60b9      	str	r1, [r7, #8]
 800e066:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	6a1b      	ldr	r3, [r3, #32]
 800e06c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	6a1b      	ldr	r3, [r3, #32]
 800e072:	f023 0201 	bic.w	r2, r3, #1
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	699b      	ldr	r3, [r3, #24]
 800e07e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e080:	693b      	ldr	r3, [r7, #16]
 800e082:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	011b      	lsls	r3, r3, #4
 800e08c:	693a      	ldr	r2, [r7, #16]
 800e08e:	4313      	orrs	r3, r2
 800e090:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e092:	697b      	ldr	r3, [r7, #20]
 800e094:	f023 030a 	bic.w	r3, r3, #10
 800e098:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e09a:	697a      	ldr	r2, [r7, #20]
 800e09c:	68bb      	ldr	r3, [r7, #8]
 800e09e:	4313      	orrs	r3, r2
 800e0a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	693a      	ldr	r2, [r7, #16]
 800e0a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	697a      	ldr	r2, [r7, #20]
 800e0ac:	621a      	str	r2, [r3, #32]
}
 800e0ae:	bf00      	nop
 800e0b0:	371c      	adds	r7, #28
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b8:	4770      	bx	lr

0800e0ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e0ba:	b480      	push	{r7}
 800e0bc:	b087      	sub	sp, #28
 800e0be:	af00      	add	r7, sp, #0
 800e0c0:	60f8      	str	r0, [r7, #12]
 800e0c2:	60b9      	str	r1, [r7, #8]
 800e0c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	6a1b      	ldr	r3, [r3, #32]
 800e0ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	6a1b      	ldr	r3, [r3, #32]
 800e0d0:	f023 0210 	bic.w	r2, r3, #16
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	699b      	ldr	r3, [r3, #24]
 800e0dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e0de:	693b      	ldr	r3, [r7, #16]
 800e0e0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e0e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	031b      	lsls	r3, r3, #12
 800e0ea:	693a      	ldr	r2, [r7, #16]
 800e0ec:	4313      	orrs	r3, r2
 800e0ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e0f0:	697b      	ldr	r3, [r7, #20]
 800e0f2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e0f6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e0f8:	68bb      	ldr	r3, [r7, #8]
 800e0fa:	011b      	lsls	r3, r3, #4
 800e0fc:	697a      	ldr	r2, [r7, #20]
 800e0fe:	4313      	orrs	r3, r2
 800e100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	693a      	ldr	r2, [r7, #16]
 800e106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	697a      	ldr	r2, [r7, #20]
 800e10c:	621a      	str	r2, [r3, #32]
}
 800e10e:	bf00      	nop
 800e110:	371c      	adds	r7, #28
 800e112:	46bd      	mov	sp, r7
 800e114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e118:	4770      	bx	lr
	...

0800e11c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e11c:	b480      	push	{r7}
 800e11e:	b085      	sub	sp, #20
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
 800e124:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	689b      	ldr	r3, [r3, #8]
 800e12a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e12c:	68fa      	ldr	r2, [r7, #12]
 800e12e:	4b09      	ldr	r3, [pc, #36]	@ (800e154 <TIM_ITRx_SetConfig+0x38>)
 800e130:	4013      	ands	r3, r2
 800e132:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e134:	683a      	ldr	r2, [r7, #0]
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	4313      	orrs	r3, r2
 800e13a:	f043 0307 	orr.w	r3, r3, #7
 800e13e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	68fa      	ldr	r2, [r7, #12]
 800e144:	609a      	str	r2, [r3, #8]
}
 800e146:	bf00      	nop
 800e148:	3714      	adds	r7, #20
 800e14a:	46bd      	mov	sp, r7
 800e14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e150:	4770      	bx	lr
 800e152:	bf00      	nop
 800e154:	ffcfff8f 	.word	0xffcfff8f

0800e158 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e158:	b480      	push	{r7}
 800e15a:	b087      	sub	sp, #28
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	60f8      	str	r0, [r7, #12]
 800e160:	60b9      	str	r1, [r7, #8]
 800e162:	607a      	str	r2, [r7, #4]
 800e164:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	689b      	ldr	r3, [r3, #8]
 800e16a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e16c:	697b      	ldr	r3, [r7, #20]
 800e16e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e172:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	021a      	lsls	r2, r3, #8
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	431a      	orrs	r2, r3
 800e17c:	68bb      	ldr	r3, [r7, #8]
 800e17e:	4313      	orrs	r3, r2
 800e180:	697a      	ldr	r2, [r7, #20]
 800e182:	4313      	orrs	r3, r2
 800e184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	697a      	ldr	r2, [r7, #20]
 800e18a:	609a      	str	r2, [r3, #8]
}
 800e18c:	bf00      	nop
 800e18e:	371c      	adds	r7, #28
 800e190:	46bd      	mov	sp, r7
 800e192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e196:	4770      	bx	lr

0800e198 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e198:	b480      	push	{r7}
 800e19a:	b085      	sub	sp, #20
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
 800e1a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e1a8:	2b01      	cmp	r3, #1
 800e1aa:	d101      	bne.n	800e1b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e1ac:	2302      	movs	r3, #2
 800e1ae:	e06d      	b.n	800e28c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	2201      	movs	r2, #1
 800e1b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	2202      	movs	r2, #2
 800e1bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	685b      	ldr	r3, [r3, #4]
 800e1c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	689b      	ldr	r3, [r3, #8]
 800e1ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	4a30      	ldr	r2, [pc, #192]	@ (800e298 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e1d6:	4293      	cmp	r3, r2
 800e1d8:	d004      	beq.n	800e1e4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	4a2f      	ldr	r2, [pc, #188]	@ (800e29c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e1e0:	4293      	cmp	r3, r2
 800e1e2:	d108      	bne.n	800e1f6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e1ea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	685b      	ldr	r3, [r3, #4]
 800e1f0:	68fa      	ldr	r2, [r7, #12]
 800e1f2:	4313      	orrs	r3, r2
 800e1f4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	68fa      	ldr	r2, [r7, #12]
 800e204:	4313      	orrs	r3, r2
 800e206:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	68fa      	ldr	r2, [r7, #12]
 800e20e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	4a20      	ldr	r2, [pc, #128]	@ (800e298 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e216:	4293      	cmp	r3, r2
 800e218:	d022      	beq.n	800e260 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e222:	d01d      	beq.n	800e260 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	4a1d      	ldr	r2, [pc, #116]	@ (800e2a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e22a:	4293      	cmp	r3, r2
 800e22c:	d018      	beq.n	800e260 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	4a1c      	ldr	r2, [pc, #112]	@ (800e2a4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e234:	4293      	cmp	r3, r2
 800e236:	d013      	beq.n	800e260 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	4a1a      	ldr	r2, [pc, #104]	@ (800e2a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e23e:	4293      	cmp	r3, r2
 800e240:	d00e      	beq.n	800e260 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	4a15      	ldr	r2, [pc, #84]	@ (800e29c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e248:	4293      	cmp	r3, r2
 800e24a:	d009      	beq.n	800e260 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	4a16      	ldr	r2, [pc, #88]	@ (800e2ac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e252:	4293      	cmp	r3, r2
 800e254:	d004      	beq.n	800e260 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	4a15      	ldr	r2, [pc, #84]	@ (800e2b0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e25c:	4293      	cmp	r3, r2
 800e25e:	d10c      	bne.n	800e27a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e260:	68bb      	ldr	r3, [r7, #8]
 800e262:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e266:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	689b      	ldr	r3, [r3, #8]
 800e26c:	68ba      	ldr	r2, [r7, #8]
 800e26e:	4313      	orrs	r3, r2
 800e270:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	68ba      	ldr	r2, [r7, #8]
 800e278:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	2201      	movs	r2, #1
 800e27e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	2200      	movs	r2, #0
 800e286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e28a:	2300      	movs	r3, #0
}
 800e28c:	4618      	mov	r0, r3
 800e28e:	3714      	adds	r7, #20
 800e290:	46bd      	mov	sp, r7
 800e292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e296:	4770      	bx	lr
 800e298:	40010000 	.word	0x40010000
 800e29c:	40010400 	.word	0x40010400
 800e2a0:	40000400 	.word	0x40000400
 800e2a4:	40000800 	.word	0x40000800
 800e2a8:	40000c00 	.word	0x40000c00
 800e2ac:	40001800 	.word	0x40001800
 800e2b0:	40014000 	.word	0x40014000

0800e2b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e2b4:	b480      	push	{r7}
 800e2b6:	b083      	sub	sp, #12
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e2bc:	bf00      	nop
 800e2be:	370c      	adds	r7, #12
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c6:	4770      	bx	lr

0800e2c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e2c8:	b480      	push	{r7}
 800e2ca:	b083      	sub	sp, #12
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e2d0:	bf00      	nop
 800e2d2:	370c      	adds	r7, #12
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2da:	4770      	bx	lr

0800e2dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e2dc:	b480      	push	{r7}
 800e2de:	b083      	sub	sp, #12
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e2e4:	bf00      	nop
 800e2e6:	370c      	adds	r7, #12
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ee:	4770      	bx	lr

0800e2f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b082      	sub	sp, #8
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d101      	bne.n	800e302 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e2fe:	2301      	movs	r3, #1
 800e300:	e042      	b.n	800e388 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d106      	bne.n	800e31a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	2200      	movs	r2, #0
 800e310:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	f7f5 fc6b 	bl	8003bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	2224      	movs	r2, #36	@ 0x24
 800e31e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	681a      	ldr	r2, [r3, #0]
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	f022 0201 	bic.w	r2, r2, #1
 800e330:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e336:	2b00      	cmp	r3, #0
 800e338:	d002      	beq.n	800e340 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e33a:	6878      	ldr	r0, [r7, #4]
 800e33c:	f001 fa1c 	bl	800f778 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e340:	6878      	ldr	r0, [r7, #4]
 800e342:	f000 fcb1 	bl	800eca8 <UART_SetConfig>
 800e346:	4603      	mov	r3, r0
 800e348:	2b01      	cmp	r3, #1
 800e34a:	d101      	bne.n	800e350 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e34c:	2301      	movs	r3, #1
 800e34e:	e01b      	b.n	800e388 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	685a      	ldr	r2, [r3, #4]
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e35e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	689a      	ldr	r2, [r3, #8]
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e36e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	681a      	ldr	r2, [r3, #0]
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	f042 0201 	orr.w	r2, r2, #1
 800e37e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e380:	6878      	ldr	r0, [r7, #4]
 800e382:	f001 fa9b 	bl	800f8bc <UART_CheckIdleState>
 800e386:	4603      	mov	r3, r0
}
 800e388:	4618      	mov	r0, r3
 800e38a:	3708      	adds	r7, #8
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}

0800e390 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b08a      	sub	sp, #40	@ 0x28
 800e394:	af02      	add	r7, sp, #8
 800e396:	60f8      	str	r0, [r7, #12]
 800e398:	60b9      	str	r1, [r7, #8]
 800e39a:	603b      	str	r3, [r7, #0]
 800e39c:	4613      	mov	r3, r2
 800e39e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3a6:	2b20      	cmp	r3, #32
 800e3a8:	d17b      	bne.n	800e4a2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800e3aa:	68bb      	ldr	r3, [r7, #8]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d002      	beq.n	800e3b6 <HAL_UART_Transmit+0x26>
 800e3b0:	88fb      	ldrh	r3, [r7, #6]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d101      	bne.n	800e3ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800e3b6:	2301      	movs	r3, #1
 800e3b8:	e074      	b.n	800e4a4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	2200      	movs	r2, #0
 800e3be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	2221      	movs	r2, #33	@ 0x21
 800e3c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e3ca:	f7f5 fd99 	bl	8003f00 <HAL_GetTick>
 800e3ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	88fa      	ldrh	r2, [r7, #6]
 800e3d4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	88fa      	ldrh	r2, [r7, #6]
 800e3dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	689b      	ldr	r3, [r3, #8]
 800e3e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e3e8:	d108      	bne.n	800e3fc <HAL_UART_Transmit+0x6c>
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	691b      	ldr	r3, [r3, #16]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d104      	bne.n	800e3fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e3f6:	68bb      	ldr	r3, [r7, #8]
 800e3f8:	61bb      	str	r3, [r7, #24]
 800e3fa:	e003      	b.n	800e404 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e3fc:	68bb      	ldr	r3, [r7, #8]
 800e3fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e400:	2300      	movs	r3, #0
 800e402:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e404:	e030      	b.n	800e468 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	9300      	str	r3, [sp, #0]
 800e40a:	697b      	ldr	r3, [r7, #20]
 800e40c:	2200      	movs	r2, #0
 800e40e:	2180      	movs	r1, #128	@ 0x80
 800e410:	68f8      	ldr	r0, [r7, #12]
 800e412:	f001 fafd 	bl	800fa10 <UART_WaitOnFlagUntilTimeout>
 800e416:	4603      	mov	r3, r0
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d005      	beq.n	800e428 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	2220      	movs	r2, #32
 800e420:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800e424:	2303      	movs	r3, #3
 800e426:	e03d      	b.n	800e4a4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e428:	69fb      	ldr	r3, [r7, #28]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d10b      	bne.n	800e446 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e42e:	69bb      	ldr	r3, [r7, #24]
 800e430:	881b      	ldrh	r3, [r3, #0]
 800e432:	461a      	mov	r2, r3
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e43c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e43e:	69bb      	ldr	r3, [r7, #24]
 800e440:	3302      	adds	r3, #2
 800e442:	61bb      	str	r3, [r7, #24]
 800e444:	e007      	b.n	800e456 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e446:	69fb      	ldr	r3, [r7, #28]
 800e448:	781a      	ldrb	r2, [r3, #0]
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e450:	69fb      	ldr	r3, [r7, #28]
 800e452:	3301      	adds	r3, #1
 800e454:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e45c:	b29b      	uxth	r3, r3
 800e45e:	3b01      	subs	r3, #1
 800e460:	b29a      	uxth	r2, r3
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e46e:	b29b      	uxth	r3, r3
 800e470:	2b00      	cmp	r3, #0
 800e472:	d1c8      	bne.n	800e406 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	9300      	str	r3, [sp, #0]
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	2200      	movs	r2, #0
 800e47c:	2140      	movs	r1, #64	@ 0x40
 800e47e:	68f8      	ldr	r0, [r7, #12]
 800e480:	f001 fac6 	bl	800fa10 <UART_WaitOnFlagUntilTimeout>
 800e484:	4603      	mov	r3, r0
 800e486:	2b00      	cmp	r3, #0
 800e488:	d005      	beq.n	800e496 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	2220      	movs	r2, #32
 800e48e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800e492:	2303      	movs	r3, #3
 800e494:	e006      	b.n	800e4a4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	2220      	movs	r2, #32
 800e49a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	e000      	b.n	800e4a4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e4a2:	2302      	movs	r3, #2
  }
}
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	3720      	adds	r7, #32
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	bd80      	pop	{r7, pc}

0800e4ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b0ba      	sub	sp, #232	@ 0xe8
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	69db      	ldr	r3, [r3, #28]
 800e4ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	689b      	ldr	r3, [r3, #8]
 800e4ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e4d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e4d6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e4da:	4013      	ands	r3, r2
 800e4dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e4e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d11b      	bne.n	800e520 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e4e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e4ec:	f003 0320 	and.w	r3, r3, #32
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d015      	beq.n	800e520 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e4f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e4f8:	f003 0320 	and.w	r3, r3, #32
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d105      	bne.n	800e50c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e504:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d009      	beq.n	800e520 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e510:	2b00      	cmp	r3, #0
 800e512:	f000 8393 	beq.w	800ec3c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e51a:	6878      	ldr	r0, [r7, #4]
 800e51c:	4798      	blx	r3
      }
      return;
 800e51e:	e38d      	b.n	800ec3c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e520:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e524:	2b00      	cmp	r3, #0
 800e526:	f000 8123 	beq.w	800e770 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e52a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e52e:	4b8d      	ldr	r3, [pc, #564]	@ (800e764 <HAL_UART_IRQHandler+0x2b8>)
 800e530:	4013      	ands	r3, r2
 800e532:	2b00      	cmp	r3, #0
 800e534:	d106      	bne.n	800e544 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e536:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e53a:	4b8b      	ldr	r3, [pc, #556]	@ (800e768 <HAL_UART_IRQHandler+0x2bc>)
 800e53c:	4013      	ands	r3, r2
 800e53e:	2b00      	cmp	r3, #0
 800e540:	f000 8116 	beq.w	800e770 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e544:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e548:	f003 0301 	and.w	r3, r3, #1
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d011      	beq.n	800e574 <HAL_UART_IRQHandler+0xc8>
 800e550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d00b      	beq.n	800e574 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	2201      	movs	r2, #1
 800e562:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e56a:	f043 0201 	orr.w	r2, r3, #1
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e578:	f003 0302 	and.w	r3, r3, #2
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d011      	beq.n	800e5a4 <HAL_UART_IRQHandler+0xf8>
 800e580:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e584:	f003 0301 	and.w	r3, r3, #1
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d00b      	beq.n	800e5a4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	2202      	movs	r2, #2
 800e592:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e59a:	f043 0204 	orr.w	r2, r3, #4
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e5a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5a8:	f003 0304 	and.w	r3, r3, #4
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d011      	beq.n	800e5d4 <HAL_UART_IRQHandler+0x128>
 800e5b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e5b4:	f003 0301 	and.w	r3, r3, #1
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d00b      	beq.n	800e5d4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	2204      	movs	r2, #4
 800e5c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e5ca:	f043 0202 	orr.w	r2, r3, #2
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e5d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5d8:	f003 0308 	and.w	r3, r3, #8
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d017      	beq.n	800e610 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e5e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e5e4:	f003 0320 	and.w	r3, r3, #32
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d105      	bne.n	800e5f8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e5ec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e5f0:	4b5c      	ldr	r3, [pc, #368]	@ (800e764 <HAL_UART_IRQHandler+0x2b8>)
 800e5f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d00b      	beq.n	800e610 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	2208      	movs	r2, #8
 800e5fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e606:	f043 0208 	orr.w	r2, r3, #8
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e614:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d012      	beq.n	800e642 <HAL_UART_IRQHandler+0x196>
 800e61c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e620:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e624:	2b00      	cmp	r3, #0
 800e626:	d00c      	beq.n	800e642 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e630:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e638:	f043 0220 	orr.w	r2, r3, #32
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e648:	2b00      	cmp	r3, #0
 800e64a:	f000 82f9 	beq.w	800ec40 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e64e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e652:	f003 0320 	and.w	r3, r3, #32
 800e656:	2b00      	cmp	r3, #0
 800e658:	d013      	beq.n	800e682 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e65a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e65e:	f003 0320 	and.w	r3, r3, #32
 800e662:	2b00      	cmp	r3, #0
 800e664:	d105      	bne.n	800e672 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e666:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e66a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d007      	beq.n	800e682 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e676:	2b00      	cmp	r3, #0
 800e678:	d003      	beq.n	800e682 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e67e:	6878      	ldr	r0, [r7, #4]
 800e680:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e688:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	689b      	ldr	r3, [r3, #8]
 800e692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e696:	2b40      	cmp	r3, #64	@ 0x40
 800e698:	d005      	beq.n	800e6a6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e69a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e69e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d054      	beq.n	800e750 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e6a6:	6878      	ldr	r0, [r7, #4]
 800e6a8:	f001 fb08 	bl	800fcbc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	689b      	ldr	r3, [r3, #8]
 800e6b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6b6:	2b40      	cmp	r3, #64	@ 0x40
 800e6b8:	d146      	bne.n	800e748 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	3308      	adds	r3, #8
 800e6c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e6c8:	e853 3f00 	ldrex	r3, [r3]
 800e6cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e6d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e6d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e6d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	3308      	adds	r3, #8
 800e6e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e6e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e6ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e6f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e6f6:	e841 2300 	strex	r3, r2, [r1]
 800e6fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e6fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e702:	2b00      	cmp	r3, #0
 800e704:	d1d9      	bne.n	800e6ba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d017      	beq.n	800e740 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e716:	4a15      	ldr	r2, [pc, #84]	@ (800e76c <HAL_UART_IRQHandler+0x2c0>)
 800e718:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e720:	4618      	mov	r0, r3
 800e722:	f7f6 fe95 	bl	8005450 <HAL_DMA_Abort_IT>
 800e726:	4603      	mov	r3, r0
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d019      	beq.n	800e760 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e732:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e734:	687a      	ldr	r2, [r7, #4]
 800e736:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e73a:	4610      	mov	r0, r2
 800e73c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e73e:	e00f      	b.n	800e760 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e740:	6878      	ldr	r0, [r7, #4]
 800e742:	f000 faa7 	bl	800ec94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e746:	e00b      	b.n	800e760 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e748:	6878      	ldr	r0, [r7, #4]
 800e74a:	f000 faa3 	bl	800ec94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e74e:	e007      	b.n	800e760 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e750:	6878      	ldr	r0, [r7, #4]
 800e752:	f000 fa9f 	bl	800ec94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	2200      	movs	r2, #0
 800e75a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e75e:	e26f      	b.n	800ec40 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e760:	bf00      	nop
    return;
 800e762:	e26d      	b.n	800ec40 <HAL_UART_IRQHandler+0x794>
 800e764:	10000001 	.word	0x10000001
 800e768:	04000120 	.word	0x04000120
 800e76c:	0800ff6f 	.word	0x0800ff6f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e774:	2b01      	cmp	r3, #1
 800e776:	f040 8203 	bne.w	800eb80 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e77a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e77e:	f003 0310 	and.w	r3, r3, #16
 800e782:	2b00      	cmp	r3, #0
 800e784:	f000 81fc 	beq.w	800eb80 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e78c:	f003 0310 	and.w	r3, r3, #16
 800e790:	2b00      	cmp	r3, #0
 800e792:	f000 81f5 	beq.w	800eb80 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	2210      	movs	r2, #16
 800e79c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	689b      	ldr	r3, [r3, #8]
 800e7a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7a8:	2b40      	cmp	r3, #64	@ 0x40
 800e7aa:	f040 816d 	bne.w	800ea88 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	4aa4      	ldr	r2, [pc, #656]	@ (800ea48 <HAL_UART_IRQHandler+0x59c>)
 800e7b8:	4293      	cmp	r3, r2
 800e7ba:	d068      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	4aa1      	ldr	r2, [pc, #644]	@ (800ea4c <HAL_UART_IRQHandler+0x5a0>)
 800e7c6:	4293      	cmp	r3, r2
 800e7c8:	d061      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	4a9f      	ldr	r2, [pc, #636]	@ (800ea50 <HAL_UART_IRQHandler+0x5a4>)
 800e7d4:	4293      	cmp	r3, r2
 800e7d6:	d05a      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	4a9c      	ldr	r2, [pc, #624]	@ (800ea54 <HAL_UART_IRQHandler+0x5a8>)
 800e7e2:	4293      	cmp	r3, r2
 800e7e4:	d053      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	4a9a      	ldr	r2, [pc, #616]	@ (800ea58 <HAL_UART_IRQHandler+0x5ac>)
 800e7f0:	4293      	cmp	r3, r2
 800e7f2:	d04c      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	4a97      	ldr	r2, [pc, #604]	@ (800ea5c <HAL_UART_IRQHandler+0x5b0>)
 800e7fe:	4293      	cmp	r3, r2
 800e800:	d045      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	4a95      	ldr	r2, [pc, #596]	@ (800ea60 <HAL_UART_IRQHandler+0x5b4>)
 800e80c:	4293      	cmp	r3, r2
 800e80e:	d03e      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	4a92      	ldr	r2, [pc, #584]	@ (800ea64 <HAL_UART_IRQHandler+0x5b8>)
 800e81a:	4293      	cmp	r3, r2
 800e81c:	d037      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	4a90      	ldr	r2, [pc, #576]	@ (800ea68 <HAL_UART_IRQHandler+0x5bc>)
 800e828:	4293      	cmp	r3, r2
 800e82a:	d030      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	4a8d      	ldr	r2, [pc, #564]	@ (800ea6c <HAL_UART_IRQHandler+0x5c0>)
 800e836:	4293      	cmp	r3, r2
 800e838:	d029      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	4a8b      	ldr	r2, [pc, #556]	@ (800ea70 <HAL_UART_IRQHandler+0x5c4>)
 800e844:	4293      	cmp	r3, r2
 800e846:	d022      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	4a88      	ldr	r2, [pc, #544]	@ (800ea74 <HAL_UART_IRQHandler+0x5c8>)
 800e852:	4293      	cmp	r3, r2
 800e854:	d01b      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	4a86      	ldr	r2, [pc, #536]	@ (800ea78 <HAL_UART_IRQHandler+0x5cc>)
 800e860:	4293      	cmp	r3, r2
 800e862:	d014      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	4a83      	ldr	r2, [pc, #524]	@ (800ea7c <HAL_UART_IRQHandler+0x5d0>)
 800e86e:	4293      	cmp	r3, r2
 800e870:	d00d      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	4a81      	ldr	r2, [pc, #516]	@ (800ea80 <HAL_UART_IRQHandler+0x5d4>)
 800e87c:	4293      	cmp	r3, r2
 800e87e:	d006      	beq.n	800e88e <HAL_UART_IRQHandler+0x3e2>
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	4a7e      	ldr	r2, [pc, #504]	@ (800ea84 <HAL_UART_IRQHandler+0x5d8>)
 800e88a:	4293      	cmp	r3, r2
 800e88c:	d106      	bne.n	800e89c <HAL_UART_IRQHandler+0x3f0>
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	685b      	ldr	r3, [r3, #4]
 800e898:	b29b      	uxth	r3, r3
 800e89a:	e005      	b.n	800e8a8 <HAL_UART_IRQHandler+0x3fc>
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	685b      	ldr	r3, [r3, #4]
 800e8a6:	b29b      	uxth	r3, r3
 800e8a8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e8ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	f000 80ad 	beq.w	800ea10 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e8bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e8c0:	429a      	cmp	r2, r3
 800e8c2:	f080 80a5 	bcs.w	800ea10 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e8cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8d6:	69db      	ldr	r3, [r3, #28]
 800e8d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e8dc:	f000 8087 	beq.w	800e9ee <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e8ec:	e853 3f00 	ldrex	r3, [r3]
 800e8f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e8f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e8f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e8fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	461a      	mov	r2, r3
 800e906:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e90a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e90e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e912:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e916:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e91a:	e841 2300 	strex	r3, r2, [r1]
 800e91e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e922:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e926:	2b00      	cmp	r3, #0
 800e928:	d1da      	bne.n	800e8e0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	3308      	adds	r3, #8
 800e930:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e932:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e934:	e853 3f00 	ldrex	r3, [r3]
 800e938:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e93a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e93c:	f023 0301 	bic.w	r3, r3, #1
 800e940:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	3308      	adds	r3, #8
 800e94a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e94e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e952:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e954:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e956:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e95a:	e841 2300 	strex	r3, r2, [r1]
 800e95e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e960:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e962:	2b00      	cmp	r3, #0
 800e964:	d1e1      	bne.n	800e92a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	3308      	adds	r3, #8
 800e96c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e96e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e970:	e853 3f00 	ldrex	r3, [r3]
 800e974:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e976:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e978:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e97c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	3308      	adds	r3, #8
 800e986:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e98a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e98c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e98e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e990:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e992:	e841 2300 	strex	r3, r2, [r1]
 800e996:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e998:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d1e3      	bne.n	800e966 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	2220      	movs	r2, #32
 800e9a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e9b4:	e853 3f00 	ldrex	r3, [r3]
 800e9b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e9ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e9bc:	f023 0310 	bic.w	r3, r3, #16
 800e9c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	461a      	mov	r2, r3
 800e9ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e9d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e9d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e9d6:	e841 2300 	strex	r3, r2, [r1]
 800e9da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e9dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d1e4      	bne.n	800e9ac <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	f7f6 fa13 	bl	8004e14 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2202      	movs	r2, #2
 800e9f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ea00:	b29b      	uxth	r3, r3
 800ea02:	1ad3      	subs	r3, r2, r3
 800ea04:	b29b      	uxth	r3, r3
 800ea06:	4619      	mov	r1, r3
 800ea08:	6878      	ldr	r0, [r7, #4]
 800ea0a:	f7f2 fba7 	bl	800115c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ea0e:	e119      	b.n	800ec44 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ea16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ea1a:	429a      	cmp	r2, r3
 800ea1c:	f040 8112 	bne.w	800ec44 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea26:	69db      	ldr	r3, [r3, #28]
 800ea28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ea2c:	f040 810a 	bne.w	800ec44 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2202      	movs	r2, #2
 800ea34:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ea3c:	4619      	mov	r1, r3
 800ea3e:	6878      	ldr	r0, [r7, #4]
 800ea40:	f7f2 fb8c 	bl	800115c <HAL_UARTEx_RxEventCallback>
      return;
 800ea44:	e0fe      	b.n	800ec44 <HAL_UART_IRQHandler+0x798>
 800ea46:	bf00      	nop
 800ea48:	40020010 	.word	0x40020010
 800ea4c:	40020028 	.word	0x40020028
 800ea50:	40020040 	.word	0x40020040
 800ea54:	40020058 	.word	0x40020058
 800ea58:	40020070 	.word	0x40020070
 800ea5c:	40020088 	.word	0x40020088
 800ea60:	400200a0 	.word	0x400200a0
 800ea64:	400200b8 	.word	0x400200b8
 800ea68:	40020410 	.word	0x40020410
 800ea6c:	40020428 	.word	0x40020428
 800ea70:	40020440 	.word	0x40020440
 800ea74:	40020458 	.word	0x40020458
 800ea78:	40020470 	.word	0x40020470
 800ea7c:	40020488 	.word	0x40020488
 800ea80:	400204a0 	.word	0x400204a0
 800ea84:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ea94:	b29b      	uxth	r3, r3
 800ea96:	1ad3      	subs	r3, r2, r3
 800ea98:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eaa2:	b29b      	uxth	r3, r3
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	f000 80cf 	beq.w	800ec48 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800eaaa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	f000 80ca 	beq.w	800ec48 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eabc:	e853 3f00 	ldrex	r3, [r3]
 800eac0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800eac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eac4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eac8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	461a      	mov	r2, r3
 800ead2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ead6:	647b      	str	r3, [r7, #68]	@ 0x44
 800ead8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eada:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800eadc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eade:	e841 2300 	strex	r3, r2, [r1]
 800eae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800eae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d1e4      	bne.n	800eab4 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	3308      	adds	r3, #8
 800eaf0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaf4:	e853 3f00 	ldrex	r3, [r3]
 800eaf8:	623b      	str	r3, [r7, #32]
   return(result);
 800eafa:	6a3a      	ldr	r2, [r7, #32]
 800eafc:	4b55      	ldr	r3, [pc, #340]	@ (800ec54 <HAL_UART_IRQHandler+0x7a8>)
 800eafe:	4013      	ands	r3, r2
 800eb00:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	3308      	adds	r3, #8
 800eb0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800eb0e:	633a      	str	r2, [r7, #48]	@ 0x30
 800eb10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eb14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb16:	e841 2300 	strex	r3, r2, [r1]
 800eb1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800eb1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d1e3      	bne.n	800eaea <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	2220      	movs	r2, #32
 800eb26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	2200      	movs	r2, #0
 800eb34:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	e853 3f00 	ldrex	r3, [r3]
 800eb42:	60fb      	str	r3, [r7, #12]
   return(result);
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	f023 0310 	bic.w	r3, r3, #16
 800eb4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	461a      	mov	r2, r3
 800eb54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800eb58:	61fb      	str	r3, [r7, #28]
 800eb5a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb5c:	69b9      	ldr	r1, [r7, #24]
 800eb5e:	69fa      	ldr	r2, [r7, #28]
 800eb60:	e841 2300 	strex	r3, r2, [r1]
 800eb64:	617b      	str	r3, [r7, #20]
   return(result);
 800eb66:	697b      	ldr	r3, [r7, #20]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d1e4      	bne.n	800eb36 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	2202      	movs	r2, #2
 800eb70:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800eb72:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800eb76:	4619      	mov	r1, r3
 800eb78:	6878      	ldr	r0, [r7, #4]
 800eb7a:	f7f2 faef 	bl	800115c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800eb7e:	e063      	b.n	800ec48 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800eb80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d00e      	beq.n	800ebaa <HAL_UART_IRQHandler+0x6fe>
 800eb8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800eb90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d008      	beq.n	800ebaa <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800eba0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800eba2:	6878      	ldr	r0, [r7, #4]
 800eba4:	f001 fa20 	bl	800ffe8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800eba8:	e051      	b.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ebaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ebae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d014      	beq.n	800ebe0 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ebb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ebba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d105      	bne.n	800ebce <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ebc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ebc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d008      	beq.n	800ebe0 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d03a      	beq.n	800ec4c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ebda:	6878      	ldr	r0, [r7, #4]
 800ebdc:	4798      	blx	r3
    }
    return;
 800ebde:	e035      	b.n	800ec4c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ebe0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ebe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d009      	beq.n	800ec00 <HAL_UART_IRQHandler+0x754>
 800ebec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ebf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d003      	beq.n	800ec00 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800ebf8:	6878      	ldr	r0, [r7, #4]
 800ebfa:	f001 f9ca 	bl	800ff92 <UART_EndTransmit_IT>
    return;
 800ebfe:	e026      	b.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ec00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d009      	beq.n	800ec20 <HAL_UART_IRQHandler+0x774>
 800ec0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec10:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d003      	beq.n	800ec20 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ec18:	6878      	ldr	r0, [r7, #4]
 800ec1a:	f001 f9f9 	bl	8010010 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ec1e:	e016      	b.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ec20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d010      	beq.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
 800ec2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	da0c      	bge.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ec34:	6878      	ldr	r0, [r7, #4]
 800ec36:	f001 f9e1 	bl	800fffc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ec3a:	e008      	b.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
      return;
 800ec3c:	bf00      	nop
 800ec3e:	e006      	b.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
    return;
 800ec40:	bf00      	nop
 800ec42:	e004      	b.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
      return;
 800ec44:	bf00      	nop
 800ec46:	e002      	b.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
      return;
 800ec48:	bf00      	nop
 800ec4a:	e000      	b.n	800ec4e <HAL_UART_IRQHandler+0x7a2>
    return;
 800ec4c:	bf00      	nop
  }
}
 800ec4e:	37e8      	adds	r7, #232	@ 0xe8
 800ec50:	46bd      	mov	sp, r7
 800ec52:	bd80      	pop	{r7, pc}
 800ec54:	effffffe 	.word	0xeffffffe

0800ec58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ec58:	b480      	push	{r7}
 800ec5a:	b083      	sub	sp, #12
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ec60:	bf00      	nop
 800ec62:	370c      	adds	r7, #12
 800ec64:	46bd      	mov	sp, r7
 800ec66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6a:	4770      	bx	lr

0800ec6c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ec6c:	b480      	push	{r7}
 800ec6e:	b083      	sub	sp, #12
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ec74:	bf00      	nop
 800ec76:	370c      	adds	r7, #12
 800ec78:	46bd      	mov	sp, r7
 800ec7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7e:	4770      	bx	lr

0800ec80 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ec80:	b480      	push	{r7}
 800ec82:	b083      	sub	sp, #12
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ec88:	bf00      	nop
 800ec8a:	370c      	adds	r7, #12
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec92:	4770      	bx	lr

0800ec94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ec94:	b480      	push	{r7}
 800ec96:	b083      	sub	sp, #12
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ec9c:	bf00      	nop
 800ec9e:	370c      	adds	r7, #12
 800eca0:	46bd      	mov	sp, r7
 800eca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca6:	4770      	bx	lr

0800eca8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800eca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ecac:	b092      	sub	sp, #72	@ 0x48
 800ecae:	af00      	add	r7, sp, #0
 800ecb0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ecb8:	697b      	ldr	r3, [r7, #20]
 800ecba:	689a      	ldr	r2, [r3, #8]
 800ecbc:	697b      	ldr	r3, [r7, #20]
 800ecbe:	691b      	ldr	r3, [r3, #16]
 800ecc0:	431a      	orrs	r2, r3
 800ecc2:	697b      	ldr	r3, [r7, #20]
 800ecc4:	695b      	ldr	r3, [r3, #20]
 800ecc6:	431a      	orrs	r2, r3
 800ecc8:	697b      	ldr	r3, [r7, #20]
 800ecca:	69db      	ldr	r3, [r3, #28]
 800eccc:	4313      	orrs	r3, r2
 800ecce:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	681a      	ldr	r2, [r3, #0]
 800ecd6:	4bbe      	ldr	r3, [pc, #760]	@ (800efd0 <UART_SetConfig+0x328>)
 800ecd8:	4013      	ands	r3, r2
 800ecda:	697a      	ldr	r2, [r7, #20]
 800ecdc:	6812      	ldr	r2, [r2, #0]
 800ecde:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ece0:	430b      	orrs	r3, r1
 800ece2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ece4:	697b      	ldr	r3, [r7, #20]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	685b      	ldr	r3, [r3, #4]
 800ecea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ecee:	697b      	ldr	r3, [r7, #20]
 800ecf0:	68da      	ldr	r2, [r3, #12]
 800ecf2:	697b      	ldr	r3, [r7, #20]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	430a      	orrs	r2, r1
 800ecf8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ecfa:	697b      	ldr	r3, [r7, #20]
 800ecfc:	699b      	ldr	r3, [r3, #24]
 800ecfe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ed00:	697b      	ldr	r3, [r7, #20]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	4ab3      	ldr	r2, [pc, #716]	@ (800efd4 <UART_SetConfig+0x32c>)
 800ed06:	4293      	cmp	r3, r2
 800ed08:	d004      	beq.n	800ed14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ed0a:	697b      	ldr	r3, [r7, #20]
 800ed0c:	6a1b      	ldr	r3, [r3, #32]
 800ed0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ed10:	4313      	orrs	r3, r2
 800ed12:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ed14:	697b      	ldr	r3, [r7, #20]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	689a      	ldr	r2, [r3, #8]
 800ed1a:	4baf      	ldr	r3, [pc, #700]	@ (800efd8 <UART_SetConfig+0x330>)
 800ed1c:	4013      	ands	r3, r2
 800ed1e:	697a      	ldr	r2, [r7, #20]
 800ed20:	6812      	ldr	r2, [r2, #0]
 800ed22:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ed24:	430b      	orrs	r3, r1
 800ed26:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ed28:	697b      	ldr	r3, [r7, #20]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed2e:	f023 010f 	bic.w	r1, r3, #15
 800ed32:	697b      	ldr	r3, [r7, #20]
 800ed34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ed36:	697b      	ldr	r3, [r7, #20]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	430a      	orrs	r2, r1
 800ed3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	4aa6      	ldr	r2, [pc, #664]	@ (800efdc <UART_SetConfig+0x334>)
 800ed44:	4293      	cmp	r3, r2
 800ed46:	d177      	bne.n	800ee38 <UART_SetConfig+0x190>
 800ed48:	4ba5      	ldr	r3, [pc, #660]	@ (800efe0 <UART_SetConfig+0x338>)
 800ed4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed4c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ed50:	2b28      	cmp	r3, #40	@ 0x28
 800ed52:	d86d      	bhi.n	800ee30 <UART_SetConfig+0x188>
 800ed54:	a201      	add	r2, pc, #4	@ (adr r2, 800ed5c <UART_SetConfig+0xb4>)
 800ed56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed5a:	bf00      	nop
 800ed5c:	0800ee01 	.word	0x0800ee01
 800ed60:	0800ee31 	.word	0x0800ee31
 800ed64:	0800ee31 	.word	0x0800ee31
 800ed68:	0800ee31 	.word	0x0800ee31
 800ed6c:	0800ee31 	.word	0x0800ee31
 800ed70:	0800ee31 	.word	0x0800ee31
 800ed74:	0800ee31 	.word	0x0800ee31
 800ed78:	0800ee31 	.word	0x0800ee31
 800ed7c:	0800ee09 	.word	0x0800ee09
 800ed80:	0800ee31 	.word	0x0800ee31
 800ed84:	0800ee31 	.word	0x0800ee31
 800ed88:	0800ee31 	.word	0x0800ee31
 800ed8c:	0800ee31 	.word	0x0800ee31
 800ed90:	0800ee31 	.word	0x0800ee31
 800ed94:	0800ee31 	.word	0x0800ee31
 800ed98:	0800ee31 	.word	0x0800ee31
 800ed9c:	0800ee11 	.word	0x0800ee11
 800eda0:	0800ee31 	.word	0x0800ee31
 800eda4:	0800ee31 	.word	0x0800ee31
 800eda8:	0800ee31 	.word	0x0800ee31
 800edac:	0800ee31 	.word	0x0800ee31
 800edb0:	0800ee31 	.word	0x0800ee31
 800edb4:	0800ee31 	.word	0x0800ee31
 800edb8:	0800ee31 	.word	0x0800ee31
 800edbc:	0800ee19 	.word	0x0800ee19
 800edc0:	0800ee31 	.word	0x0800ee31
 800edc4:	0800ee31 	.word	0x0800ee31
 800edc8:	0800ee31 	.word	0x0800ee31
 800edcc:	0800ee31 	.word	0x0800ee31
 800edd0:	0800ee31 	.word	0x0800ee31
 800edd4:	0800ee31 	.word	0x0800ee31
 800edd8:	0800ee31 	.word	0x0800ee31
 800eddc:	0800ee21 	.word	0x0800ee21
 800ede0:	0800ee31 	.word	0x0800ee31
 800ede4:	0800ee31 	.word	0x0800ee31
 800ede8:	0800ee31 	.word	0x0800ee31
 800edec:	0800ee31 	.word	0x0800ee31
 800edf0:	0800ee31 	.word	0x0800ee31
 800edf4:	0800ee31 	.word	0x0800ee31
 800edf8:	0800ee31 	.word	0x0800ee31
 800edfc:	0800ee29 	.word	0x0800ee29
 800ee00:	2301      	movs	r3, #1
 800ee02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee06:	e222      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee08:	2304      	movs	r3, #4
 800ee0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee0e:	e21e      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee10:	2308      	movs	r3, #8
 800ee12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee16:	e21a      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee18:	2310      	movs	r3, #16
 800ee1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee1e:	e216      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee20:	2320      	movs	r3, #32
 800ee22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee26:	e212      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee28:	2340      	movs	r3, #64	@ 0x40
 800ee2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee2e:	e20e      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee30:	2380      	movs	r3, #128	@ 0x80
 800ee32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee36:	e20a      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee38:	697b      	ldr	r3, [r7, #20]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	4a69      	ldr	r2, [pc, #420]	@ (800efe4 <UART_SetConfig+0x33c>)
 800ee3e:	4293      	cmp	r3, r2
 800ee40:	d130      	bne.n	800eea4 <UART_SetConfig+0x1fc>
 800ee42:	4b67      	ldr	r3, [pc, #412]	@ (800efe0 <UART_SetConfig+0x338>)
 800ee44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee46:	f003 0307 	and.w	r3, r3, #7
 800ee4a:	2b05      	cmp	r3, #5
 800ee4c:	d826      	bhi.n	800ee9c <UART_SetConfig+0x1f4>
 800ee4e:	a201      	add	r2, pc, #4	@ (adr r2, 800ee54 <UART_SetConfig+0x1ac>)
 800ee50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee54:	0800ee6d 	.word	0x0800ee6d
 800ee58:	0800ee75 	.word	0x0800ee75
 800ee5c:	0800ee7d 	.word	0x0800ee7d
 800ee60:	0800ee85 	.word	0x0800ee85
 800ee64:	0800ee8d 	.word	0x0800ee8d
 800ee68:	0800ee95 	.word	0x0800ee95
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee72:	e1ec      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee74:	2304      	movs	r3, #4
 800ee76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee7a:	e1e8      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee7c:	2308      	movs	r3, #8
 800ee7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee82:	e1e4      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee84:	2310      	movs	r3, #16
 800ee86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee8a:	e1e0      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee8c:	2320      	movs	r3, #32
 800ee8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee92:	e1dc      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee94:	2340      	movs	r3, #64	@ 0x40
 800ee96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee9a:	e1d8      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ee9c:	2380      	movs	r3, #128	@ 0x80
 800ee9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eea2:	e1d4      	b.n	800f24e <UART_SetConfig+0x5a6>
 800eea4:	697b      	ldr	r3, [r7, #20]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	4a4f      	ldr	r2, [pc, #316]	@ (800efe8 <UART_SetConfig+0x340>)
 800eeaa:	4293      	cmp	r3, r2
 800eeac:	d130      	bne.n	800ef10 <UART_SetConfig+0x268>
 800eeae:	4b4c      	ldr	r3, [pc, #304]	@ (800efe0 <UART_SetConfig+0x338>)
 800eeb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eeb2:	f003 0307 	and.w	r3, r3, #7
 800eeb6:	2b05      	cmp	r3, #5
 800eeb8:	d826      	bhi.n	800ef08 <UART_SetConfig+0x260>
 800eeba:	a201      	add	r2, pc, #4	@ (adr r2, 800eec0 <UART_SetConfig+0x218>)
 800eebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eec0:	0800eed9 	.word	0x0800eed9
 800eec4:	0800eee1 	.word	0x0800eee1
 800eec8:	0800eee9 	.word	0x0800eee9
 800eecc:	0800eef1 	.word	0x0800eef1
 800eed0:	0800eef9 	.word	0x0800eef9
 800eed4:	0800ef01 	.word	0x0800ef01
 800eed8:	2300      	movs	r3, #0
 800eeda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eede:	e1b6      	b.n	800f24e <UART_SetConfig+0x5a6>
 800eee0:	2304      	movs	r3, #4
 800eee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eee6:	e1b2      	b.n	800f24e <UART_SetConfig+0x5a6>
 800eee8:	2308      	movs	r3, #8
 800eeea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eeee:	e1ae      	b.n	800f24e <UART_SetConfig+0x5a6>
 800eef0:	2310      	movs	r3, #16
 800eef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eef6:	e1aa      	b.n	800f24e <UART_SetConfig+0x5a6>
 800eef8:	2320      	movs	r3, #32
 800eefa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eefe:	e1a6      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef00:	2340      	movs	r3, #64	@ 0x40
 800ef02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef06:	e1a2      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef08:	2380      	movs	r3, #128	@ 0x80
 800ef0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef0e:	e19e      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef10:	697b      	ldr	r3, [r7, #20]
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	4a35      	ldr	r2, [pc, #212]	@ (800efec <UART_SetConfig+0x344>)
 800ef16:	4293      	cmp	r3, r2
 800ef18:	d130      	bne.n	800ef7c <UART_SetConfig+0x2d4>
 800ef1a:	4b31      	ldr	r3, [pc, #196]	@ (800efe0 <UART_SetConfig+0x338>)
 800ef1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef1e:	f003 0307 	and.w	r3, r3, #7
 800ef22:	2b05      	cmp	r3, #5
 800ef24:	d826      	bhi.n	800ef74 <UART_SetConfig+0x2cc>
 800ef26:	a201      	add	r2, pc, #4	@ (adr r2, 800ef2c <UART_SetConfig+0x284>)
 800ef28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef2c:	0800ef45 	.word	0x0800ef45
 800ef30:	0800ef4d 	.word	0x0800ef4d
 800ef34:	0800ef55 	.word	0x0800ef55
 800ef38:	0800ef5d 	.word	0x0800ef5d
 800ef3c:	0800ef65 	.word	0x0800ef65
 800ef40:	0800ef6d 	.word	0x0800ef6d
 800ef44:	2300      	movs	r3, #0
 800ef46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef4a:	e180      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef4c:	2304      	movs	r3, #4
 800ef4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef52:	e17c      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef54:	2308      	movs	r3, #8
 800ef56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef5a:	e178      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef5c:	2310      	movs	r3, #16
 800ef5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef62:	e174      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef64:	2320      	movs	r3, #32
 800ef66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef6a:	e170      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef6c:	2340      	movs	r3, #64	@ 0x40
 800ef6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef72:	e16c      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef74:	2380      	movs	r3, #128	@ 0x80
 800ef76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef7a:	e168      	b.n	800f24e <UART_SetConfig+0x5a6>
 800ef7c:	697b      	ldr	r3, [r7, #20]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	4a1b      	ldr	r2, [pc, #108]	@ (800eff0 <UART_SetConfig+0x348>)
 800ef82:	4293      	cmp	r3, r2
 800ef84:	d142      	bne.n	800f00c <UART_SetConfig+0x364>
 800ef86:	4b16      	ldr	r3, [pc, #88]	@ (800efe0 <UART_SetConfig+0x338>)
 800ef88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef8a:	f003 0307 	and.w	r3, r3, #7
 800ef8e:	2b05      	cmp	r3, #5
 800ef90:	d838      	bhi.n	800f004 <UART_SetConfig+0x35c>
 800ef92:	a201      	add	r2, pc, #4	@ (adr r2, 800ef98 <UART_SetConfig+0x2f0>)
 800ef94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef98:	0800efb1 	.word	0x0800efb1
 800ef9c:	0800efb9 	.word	0x0800efb9
 800efa0:	0800efc1 	.word	0x0800efc1
 800efa4:	0800efc9 	.word	0x0800efc9
 800efa8:	0800eff5 	.word	0x0800eff5
 800efac:	0800effd 	.word	0x0800effd
 800efb0:	2300      	movs	r3, #0
 800efb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efb6:	e14a      	b.n	800f24e <UART_SetConfig+0x5a6>
 800efb8:	2304      	movs	r3, #4
 800efba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efbe:	e146      	b.n	800f24e <UART_SetConfig+0x5a6>
 800efc0:	2308      	movs	r3, #8
 800efc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efc6:	e142      	b.n	800f24e <UART_SetConfig+0x5a6>
 800efc8:	2310      	movs	r3, #16
 800efca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efce:	e13e      	b.n	800f24e <UART_SetConfig+0x5a6>
 800efd0:	cfff69f3 	.word	0xcfff69f3
 800efd4:	58000c00 	.word	0x58000c00
 800efd8:	11fff4ff 	.word	0x11fff4ff
 800efdc:	40011000 	.word	0x40011000
 800efe0:	58024400 	.word	0x58024400
 800efe4:	40004400 	.word	0x40004400
 800efe8:	40004800 	.word	0x40004800
 800efec:	40004c00 	.word	0x40004c00
 800eff0:	40005000 	.word	0x40005000
 800eff4:	2320      	movs	r3, #32
 800eff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800effa:	e128      	b.n	800f24e <UART_SetConfig+0x5a6>
 800effc:	2340      	movs	r3, #64	@ 0x40
 800effe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f002:	e124      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f004:	2380      	movs	r3, #128	@ 0x80
 800f006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f00a:	e120      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f00c:	697b      	ldr	r3, [r7, #20]
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	4acb      	ldr	r2, [pc, #812]	@ (800f340 <UART_SetConfig+0x698>)
 800f012:	4293      	cmp	r3, r2
 800f014:	d176      	bne.n	800f104 <UART_SetConfig+0x45c>
 800f016:	4bcb      	ldr	r3, [pc, #812]	@ (800f344 <UART_SetConfig+0x69c>)
 800f018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f01a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f01e:	2b28      	cmp	r3, #40	@ 0x28
 800f020:	d86c      	bhi.n	800f0fc <UART_SetConfig+0x454>
 800f022:	a201      	add	r2, pc, #4	@ (adr r2, 800f028 <UART_SetConfig+0x380>)
 800f024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f028:	0800f0cd 	.word	0x0800f0cd
 800f02c:	0800f0fd 	.word	0x0800f0fd
 800f030:	0800f0fd 	.word	0x0800f0fd
 800f034:	0800f0fd 	.word	0x0800f0fd
 800f038:	0800f0fd 	.word	0x0800f0fd
 800f03c:	0800f0fd 	.word	0x0800f0fd
 800f040:	0800f0fd 	.word	0x0800f0fd
 800f044:	0800f0fd 	.word	0x0800f0fd
 800f048:	0800f0d5 	.word	0x0800f0d5
 800f04c:	0800f0fd 	.word	0x0800f0fd
 800f050:	0800f0fd 	.word	0x0800f0fd
 800f054:	0800f0fd 	.word	0x0800f0fd
 800f058:	0800f0fd 	.word	0x0800f0fd
 800f05c:	0800f0fd 	.word	0x0800f0fd
 800f060:	0800f0fd 	.word	0x0800f0fd
 800f064:	0800f0fd 	.word	0x0800f0fd
 800f068:	0800f0dd 	.word	0x0800f0dd
 800f06c:	0800f0fd 	.word	0x0800f0fd
 800f070:	0800f0fd 	.word	0x0800f0fd
 800f074:	0800f0fd 	.word	0x0800f0fd
 800f078:	0800f0fd 	.word	0x0800f0fd
 800f07c:	0800f0fd 	.word	0x0800f0fd
 800f080:	0800f0fd 	.word	0x0800f0fd
 800f084:	0800f0fd 	.word	0x0800f0fd
 800f088:	0800f0e5 	.word	0x0800f0e5
 800f08c:	0800f0fd 	.word	0x0800f0fd
 800f090:	0800f0fd 	.word	0x0800f0fd
 800f094:	0800f0fd 	.word	0x0800f0fd
 800f098:	0800f0fd 	.word	0x0800f0fd
 800f09c:	0800f0fd 	.word	0x0800f0fd
 800f0a0:	0800f0fd 	.word	0x0800f0fd
 800f0a4:	0800f0fd 	.word	0x0800f0fd
 800f0a8:	0800f0ed 	.word	0x0800f0ed
 800f0ac:	0800f0fd 	.word	0x0800f0fd
 800f0b0:	0800f0fd 	.word	0x0800f0fd
 800f0b4:	0800f0fd 	.word	0x0800f0fd
 800f0b8:	0800f0fd 	.word	0x0800f0fd
 800f0bc:	0800f0fd 	.word	0x0800f0fd
 800f0c0:	0800f0fd 	.word	0x0800f0fd
 800f0c4:	0800f0fd 	.word	0x0800f0fd
 800f0c8:	0800f0f5 	.word	0x0800f0f5
 800f0cc:	2301      	movs	r3, #1
 800f0ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0d2:	e0bc      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f0d4:	2304      	movs	r3, #4
 800f0d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0da:	e0b8      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f0dc:	2308      	movs	r3, #8
 800f0de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0e2:	e0b4      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f0e4:	2310      	movs	r3, #16
 800f0e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0ea:	e0b0      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f0ec:	2320      	movs	r3, #32
 800f0ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0f2:	e0ac      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f0f4:	2340      	movs	r3, #64	@ 0x40
 800f0f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0fa:	e0a8      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f0fc:	2380      	movs	r3, #128	@ 0x80
 800f0fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f102:	e0a4      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	4a8f      	ldr	r2, [pc, #572]	@ (800f348 <UART_SetConfig+0x6a0>)
 800f10a:	4293      	cmp	r3, r2
 800f10c:	d130      	bne.n	800f170 <UART_SetConfig+0x4c8>
 800f10e:	4b8d      	ldr	r3, [pc, #564]	@ (800f344 <UART_SetConfig+0x69c>)
 800f110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f112:	f003 0307 	and.w	r3, r3, #7
 800f116:	2b05      	cmp	r3, #5
 800f118:	d826      	bhi.n	800f168 <UART_SetConfig+0x4c0>
 800f11a:	a201      	add	r2, pc, #4	@ (adr r2, 800f120 <UART_SetConfig+0x478>)
 800f11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f120:	0800f139 	.word	0x0800f139
 800f124:	0800f141 	.word	0x0800f141
 800f128:	0800f149 	.word	0x0800f149
 800f12c:	0800f151 	.word	0x0800f151
 800f130:	0800f159 	.word	0x0800f159
 800f134:	0800f161 	.word	0x0800f161
 800f138:	2300      	movs	r3, #0
 800f13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f13e:	e086      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f140:	2304      	movs	r3, #4
 800f142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f146:	e082      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f148:	2308      	movs	r3, #8
 800f14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f14e:	e07e      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f150:	2310      	movs	r3, #16
 800f152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f156:	e07a      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f158:	2320      	movs	r3, #32
 800f15a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f15e:	e076      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f160:	2340      	movs	r3, #64	@ 0x40
 800f162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f166:	e072      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f168:	2380      	movs	r3, #128	@ 0x80
 800f16a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f16e:	e06e      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f170:	697b      	ldr	r3, [r7, #20]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	4a75      	ldr	r2, [pc, #468]	@ (800f34c <UART_SetConfig+0x6a4>)
 800f176:	4293      	cmp	r3, r2
 800f178:	d130      	bne.n	800f1dc <UART_SetConfig+0x534>
 800f17a:	4b72      	ldr	r3, [pc, #456]	@ (800f344 <UART_SetConfig+0x69c>)
 800f17c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f17e:	f003 0307 	and.w	r3, r3, #7
 800f182:	2b05      	cmp	r3, #5
 800f184:	d826      	bhi.n	800f1d4 <UART_SetConfig+0x52c>
 800f186:	a201      	add	r2, pc, #4	@ (adr r2, 800f18c <UART_SetConfig+0x4e4>)
 800f188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f18c:	0800f1a5 	.word	0x0800f1a5
 800f190:	0800f1ad 	.word	0x0800f1ad
 800f194:	0800f1b5 	.word	0x0800f1b5
 800f198:	0800f1bd 	.word	0x0800f1bd
 800f19c:	0800f1c5 	.word	0x0800f1c5
 800f1a0:	0800f1cd 	.word	0x0800f1cd
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1aa:	e050      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f1ac:	2304      	movs	r3, #4
 800f1ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1b2:	e04c      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f1b4:	2308      	movs	r3, #8
 800f1b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1ba:	e048      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f1bc:	2310      	movs	r3, #16
 800f1be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1c2:	e044      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f1c4:	2320      	movs	r3, #32
 800f1c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1ca:	e040      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f1cc:	2340      	movs	r3, #64	@ 0x40
 800f1ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1d2:	e03c      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f1d4:	2380      	movs	r3, #128	@ 0x80
 800f1d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1da:	e038      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f1dc:	697b      	ldr	r3, [r7, #20]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	4a5b      	ldr	r2, [pc, #364]	@ (800f350 <UART_SetConfig+0x6a8>)
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d130      	bne.n	800f248 <UART_SetConfig+0x5a0>
 800f1e6:	4b57      	ldr	r3, [pc, #348]	@ (800f344 <UART_SetConfig+0x69c>)
 800f1e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f1ea:	f003 0307 	and.w	r3, r3, #7
 800f1ee:	2b05      	cmp	r3, #5
 800f1f0:	d826      	bhi.n	800f240 <UART_SetConfig+0x598>
 800f1f2:	a201      	add	r2, pc, #4	@ (adr r2, 800f1f8 <UART_SetConfig+0x550>)
 800f1f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1f8:	0800f211 	.word	0x0800f211
 800f1fc:	0800f219 	.word	0x0800f219
 800f200:	0800f221 	.word	0x0800f221
 800f204:	0800f229 	.word	0x0800f229
 800f208:	0800f231 	.word	0x0800f231
 800f20c:	0800f239 	.word	0x0800f239
 800f210:	2302      	movs	r3, #2
 800f212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f216:	e01a      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f218:	2304      	movs	r3, #4
 800f21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f21e:	e016      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f220:	2308      	movs	r3, #8
 800f222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f226:	e012      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f228:	2310      	movs	r3, #16
 800f22a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f22e:	e00e      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f230:	2320      	movs	r3, #32
 800f232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f236:	e00a      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f238:	2340      	movs	r3, #64	@ 0x40
 800f23a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f23e:	e006      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f240:	2380      	movs	r3, #128	@ 0x80
 800f242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f246:	e002      	b.n	800f24e <UART_SetConfig+0x5a6>
 800f248:	2380      	movs	r3, #128	@ 0x80
 800f24a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f24e:	697b      	ldr	r3, [r7, #20]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	4a3f      	ldr	r2, [pc, #252]	@ (800f350 <UART_SetConfig+0x6a8>)
 800f254:	4293      	cmp	r3, r2
 800f256:	f040 80f8 	bne.w	800f44a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f25a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f25e:	2b20      	cmp	r3, #32
 800f260:	dc46      	bgt.n	800f2f0 <UART_SetConfig+0x648>
 800f262:	2b02      	cmp	r3, #2
 800f264:	f2c0 8082 	blt.w	800f36c <UART_SetConfig+0x6c4>
 800f268:	3b02      	subs	r3, #2
 800f26a:	2b1e      	cmp	r3, #30
 800f26c:	d87e      	bhi.n	800f36c <UART_SetConfig+0x6c4>
 800f26e:	a201      	add	r2, pc, #4	@ (adr r2, 800f274 <UART_SetConfig+0x5cc>)
 800f270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f274:	0800f2f7 	.word	0x0800f2f7
 800f278:	0800f36d 	.word	0x0800f36d
 800f27c:	0800f2ff 	.word	0x0800f2ff
 800f280:	0800f36d 	.word	0x0800f36d
 800f284:	0800f36d 	.word	0x0800f36d
 800f288:	0800f36d 	.word	0x0800f36d
 800f28c:	0800f30f 	.word	0x0800f30f
 800f290:	0800f36d 	.word	0x0800f36d
 800f294:	0800f36d 	.word	0x0800f36d
 800f298:	0800f36d 	.word	0x0800f36d
 800f29c:	0800f36d 	.word	0x0800f36d
 800f2a0:	0800f36d 	.word	0x0800f36d
 800f2a4:	0800f36d 	.word	0x0800f36d
 800f2a8:	0800f36d 	.word	0x0800f36d
 800f2ac:	0800f31f 	.word	0x0800f31f
 800f2b0:	0800f36d 	.word	0x0800f36d
 800f2b4:	0800f36d 	.word	0x0800f36d
 800f2b8:	0800f36d 	.word	0x0800f36d
 800f2bc:	0800f36d 	.word	0x0800f36d
 800f2c0:	0800f36d 	.word	0x0800f36d
 800f2c4:	0800f36d 	.word	0x0800f36d
 800f2c8:	0800f36d 	.word	0x0800f36d
 800f2cc:	0800f36d 	.word	0x0800f36d
 800f2d0:	0800f36d 	.word	0x0800f36d
 800f2d4:	0800f36d 	.word	0x0800f36d
 800f2d8:	0800f36d 	.word	0x0800f36d
 800f2dc:	0800f36d 	.word	0x0800f36d
 800f2e0:	0800f36d 	.word	0x0800f36d
 800f2e4:	0800f36d 	.word	0x0800f36d
 800f2e8:	0800f36d 	.word	0x0800f36d
 800f2ec:	0800f35f 	.word	0x0800f35f
 800f2f0:	2b40      	cmp	r3, #64	@ 0x40
 800f2f2:	d037      	beq.n	800f364 <UART_SetConfig+0x6bc>
 800f2f4:	e03a      	b.n	800f36c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f2f6:	f7fd f9e1 	bl	800c6bc <HAL_RCCEx_GetD3PCLK1Freq>
 800f2fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f2fc:	e03c      	b.n	800f378 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f2fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f302:	4618      	mov	r0, r3
 800f304:	f7fd f9f0 	bl	800c6e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f30a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f30c:	e034      	b.n	800f378 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f30e:	f107 0318 	add.w	r3, r7, #24
 800f312:	4618      	mov	r0, r3
 800f314:	f7fd fb3c 	bl	800c990 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f318:	69fb      	ldr	r3, [r7, #28]
 800f31a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f31c:	e02c      	b.n	800f378 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f31e:	4b09      	ldr	r3, [pc, #36]	@ (800f344 <UART_SetConfig+0x69c>)
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	f003 0320 	and.w	r3, r3, #32
 800f326:	2b00      	cmp	r3, #0
 800f328:	d016      	beq.n	800f358 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f32a:	4b06      	ldr	r3, [pc, #24]	@ (800f344 <UART_SetConfig+0x69c>)
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	08db      	lsrs	r3, r3, #3
 800f330:	f003 0303 	and.w	r3, r3, #3
 800f334:	4a07      	ldr	r2, [pc, #28]	@ (800f354 <UART_SetConfig+0x6ac>)
 800f336:	fa22 f303 	lsr.w	r3, r2, r3
 800f33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f33c:	e01c      	b.n	800f378 <UART_SetConfig+0x6d0>
 800f33e:	bf00      	nop
 800f340:	40011400 	.word	0x40011400
 800f344:	58024400 	.word	0x58024400
 800f348:	40007800 	.word	0x40007800
 800f34c:	40007c00 	.word	0x40007c00
 800f350:	58000c00 	.word	0x58000c00
 800f354:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800f358:	4b9d      	ldr	r3, [pc, #628]	@ (800f5d0 <UART_SetConfig+0x928>)
 800f35a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f35c:	e00c      	b.n	800f378 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f35e:	4b9d      	ldr	r3, [pc, #628]	@ (800f5d4 <UART_SetConfig+0x92c>)
 800f360:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f362:	e009      	b.n	800f378 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f364:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f36a:	e005      	b.n	800f378 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800f36c:	2300      	movs	r3, #0
 800f36e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f370:	2301      	movs	r3, #1
 800f372:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f376:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	f000 81de 	beq.w	800f73c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f380:	697b      	ldr	r3, [r7, #20]
 800f382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f384:	4a94      	ldr	r2, [pc, #592]	@ (800f5d8 <UART_SetConfig+0x930>)
 800f386:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f38a:	461a      	mov	r2, r3
 800f38c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f38e:	fbb3 f3f2 	udiv	r3, r3, r2
 800f392:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f394:	697b      	ldr	r3, [r7, #20]
 800f396:	685a      	ldr	r2, [r3, #4]
 800f398:	4613      	mov	r3, r2
 800f39a:	005b      	lsls	r3, r3, #1
 800f39c:	4413      	add	r3, r2
 800f39e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f3a0:	429a      	cmp	r2, r3
 800f3a2:	d305      	bcc.n	800f3b0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f3a4:	697b      	ldr	r3, [r7, #20]
 800f3a6:	685b      	ldr	r3, [r3, #4]
 800f3a8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f3aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f3ac:	429a      	cmp	r2, r3
 800f3ae:	d903      	bls.n	800f3b8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f3b6:	e1c1      	b.n	800f73c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f3b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	60bb      	str	r3, [r7, #8]
 800f3be:	60fa      	str	r2, [r7, #12]
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3c4:	4a84      	ldr	r2, [pc, #528]	@ (800f5d8 <UART_SetConfig+0x930>)
 800f3c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f3ca:	b29b      	uxth	r3, r3
 800f3cc:	2200      	movs	r2, #0
 800f3ce:	603b      	str	r3, [r7, #0]
 800f3d0:	607a      	str	r2, [r7, #4]
 800f3d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f3d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f3da:	f7f0 ffd9 	bl	8000390 <__aeabi_uldivmod>
 800f3de:	4602      	mov	r2, r0
 800f3e0:	460b      	mov	r3, r1
 800f3e2:	4610      	mov	r0, r2
 800f3e4:	4619      	mov	r1, r3
 800f3e6:	f04f 0200 	mov.w	r2, #0
 800f3ea:	f04f 0300 	mov.w	r3, #0
 800f3ee:	020b      	lsls	r3, r1, #8
 800f3f0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f3f4:	0202      	lsls	r2, r0, #8
 800f3f6:	6979      	ldr	r1, [r7, #20]
 800f3f8:	6849      	ldr	r1, [r1, #4]
 800f3fa:	0849      	lsrs	r1, r1, #1
 800f3fc:	2000      	movs	r0, #0
 800f3fe:	460c      	mov	r4, r1
 800f400:	4605      	mov	r5, r0
 800f402:	eb12 0804 	adds.w	r8, r2, r4
 800f406:	eb43 0905 	adc.w	r9, r3, r5
 800f40a:	697b      	ldr	r3, [r7, #20]
 800f40c:	685b      	ldr	r3, [r3, #4]
 800f40e:	2200      	movs	r2, #0
 800f410:	469a      	mov	sl, r3
 800f412:	4693      	mov	fp, r2
 800f414:	4652      	mov	r2, sl
 800f416:	465b      	mov	r3, fp
 800f418:	4640      	mov	r0, r8
 800f41a:	4649      	mov	r1, r9
 800f41c:	f7f0 ffb8 	bl	8000390 <__aeabi_uldivmod>
 800f420:	4602      	mov	r2, r0
 800f422:	460b      	mov	r3, r1
 800f424:	4613      	mov	r3, r2
 800f426:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f42a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f42e:	d308      	bcc.n	800f442 <UART_SetConfig+0x79a>
 800f430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f432:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f436:	d204      	bcs.n	800f442 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800f438:	697b      	ldr	r3, [r7, #20]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f43e:	60da      	str	r2, [r3, #12]
 800f440:	e17c      	b.n	800f73c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800f442:	2301      	movs	r3, #1
 800f444:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f448:	e178      	b.n	800f73c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f44a:	697b      	ldr	r3, [r7, #20]
 800f44c:	69db      	ldr	r3, [r3, #28]
 800f44e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f452:	f040 80c5 	bne.w	800f5e0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800f456:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f45a:	2b20      	cmp	r3, #32
 800f45c:	dc48      	bgt.n	800f4f0 <UART_SetConfig+0x848>
 800f45e:	2b00      	cmp	r3, #0
 800f460:	db7b      	blt.n	800f55a <UART_SetConfig+0x8b2>
 800f462:	2b20      	cmp	r3, #32
 800f464:	d879      	bhi.n	800f55a <UART_SetConfig+0x8b2>
 800f466:	a201      	add	r2, pc, #4	@ (adr r2, 800f46c <UART_SetConfig+0x7c4>)
 800f468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f46c:	0800f4f7 	.word	0x0800f4f7
 800f470:	0800f4ff 	.word	0x0800f4ff
 800f474:	0800f55b 	.word	0x0800f55b
 800f478:	0800f55b 	.word	0x0800f55b
 800f47c:	0800f507 	.word	0x0800f507
 800f480:	0800f55b 	.word	0x0800f55b
 800f484:	0800f55b 	.word	0x0800f55b
 800f488:	0800f55b 	.word	0x0800f55b
 800f48c:	0800f517 	.word	0x0800f517
 800f490:	0800f55b 	.word	0x0800f55b
 800f494:	0800f55b 	.word	0x0800f55b
 800f498:	0800f55b 	.word	0x0800f55b
 800f49c:	0800f55b 	.word	0x0800f55b
 800f4a0:	0800f55b 	.word	0x0800f55b
 800f4a4:	0800f55b 	.word	0x0800f55b
 800f4a8:	0800f55b 	.word	0x0800f55b
 800f4ac:	0800f527 	.word	0x0800f527
 800f4b0:	0800f55b 	.word	0x0800f55b
 800f4b4:	0800f55b 	.word	0x0800f55b
 800f4b8:	0800f55b 	.word	0x0800f55b
 800f4bc:	0800f55b 	.word	0x0800f55b
 800f4c0:	0800f55b 	.word	0x0800f55b
 800f4c4:	0800f55b 	.word	0x0800f55b
 800f4c8:	0800f55b 	.word	0x0800f55b
 800f4cc:	0800f55b 	.word	0x0800f55b
 800f4d0:	0800f55b 	.word	0x0800f55b
 800f4d4:	0800f55b 	.word	0x0800f55b
 800f4d8:	0800f55b 	.word	0x0800f55b
 800f4dc:	0800f55b 	.word	0x0800f55b
 800f4e0:	0800f55b 	.word	0x0800f55b
 800f4e4:	0800f55b 	.word	0x0800f55b
 800f4e8:	0800f55b 	.word	0x0800f55b
 800f4ec:	0800f54d 	.word	0x0800f54d
 800f4f0:	2b40      	cmp	r3, #64	@ 0x40
 800f4f2:	d02e      	beq.n	800f552 <UART_SetConfig+0x8aa>
 800f4f4:	e031      	b.n	800f55a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f4f6:	f7fb feab 	bl	800b250 <HAL_RCC_GetPCLK1Freq>
 800f4fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f4fc:	e033      	b.n	800f566 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f4fe:	f7fb febd 	bl	800b27c <HAL_RCC_GetPCLK2Freq>
 800f502:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f504:	e02f      	b.n	800f566 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f506:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f50a:	4618      	mov	r0, r3
 800f50c:	f7fd f8ec 	bl	800c6e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f512:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f514:	e027      	b.n	800f566 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f516:	f107 0318 	add.w	r3, r7, #24
 800f51a:	4618      	mov	r0, r3
 800f51c:	f7fd fa38 	bl	800c990 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f520:	69fb      	ldr	r3, [r7, #28]
 800f522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f524:	e01f      	b.n	800f566 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f526:	4b2d      	ldr	r3, [pc, #180]	@ (800f5dc <UART_SetConfig+0x934>)
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	f003 0320 	and.w	r3, r3, #32
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d009      	beq.n	800f546 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f532:	4b2a      	ldr	r3, [pc, #168]	@ (800f5dc <UART_SetConfig+0x934>)
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	08db      	lsrs	r3, r3, #3
 800f538:	f003 0303 	and.w	r3, r3, #3
 800f53c:	4a24      	ldr	r2, [pc, #144]	@ (800f5d0 <UART_SetConfig+0x928>)
 800f53e:	fa22 f303 	lsr.w	r3, r2, r3
 800f542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f544:	e00f      	b.n	800f566 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f546:	4b22      	ldr	r3, [pc, #136]	@ (800f5d0 <UART_SetConfig+0x928>)
 800f548:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f54a:	e00c      	b.n	800f566 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f54c:	4b21      	ldr	r3, [pc, #132]	@ (800f5d4 <UART_SetConfig+0x92c>)
 800f54e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f550:	e009      	b.n	800f566 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f558:	e005      	b.n	800f566 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f55a:	2300      	movs	r3, #0
 800f55c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f55e:	2301      	movs	r3, #1
 800f560:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f564:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f568:	2b00      	cmp	r3, #0
 800f56a:	f000 80e7 	beq.w	800f73c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f56e:	697b      	ldr	r3, [r7, #20]
 800f570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f572:	4a19      	ldr	r2, [pc, #100]	@ (800f5d8 <UART_SetConfig+0x930>)
 800f574:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f578:	461a      	mov	r2, r3
 800f57a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f57c:	fbb3 f3f2 	udiv	r3, r3, r2
 800f580:	005a      	lsls	r2, r3, #1
 800f582:	697b      	ldr	r3, [r7, #20]
 800f584:	685b      	ldr	r3, [r3, #4]
 800f586:	085b      	lsrs	r3, r3, #1
 800f588:	441a      	add	r2, r3
 800f58a:	697b      	ldr	r3, [r7, #20]
 800f58c:	685b      	ldr	r3, [r3, #4]
 800f58e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f592:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f596:	2b0f      	cmp	r3, #15
 800f598:	d916      	bls.n	800f5c8 <UART_SetConfig+0x920>
 800f59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f59c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f5a0:	d212      	bcs.n	800f5c8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f5a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5a4:	b29b      	uxth	r3, r3
 800f5a6:	f023 030f 	bic.w	r3, r3, #15
 800f5aa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f5ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5ae:	085b      	lsrs	r3, r3, #1
 800f5b0:	b29b      	uxth	r3, r3
 800f5b2:	f003 0307 	and.w	r3, r3, #7
 800f5b6:	b29a      	uxth	r2, r3
 800f5b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f5ba:	4313      	orrs	r3, r2
 800f5bc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f5be:	697b      	ldr	r3, [r7, #20]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f5c4:	60da      	str	r2, [r3, #12]
 800f5c6:	e0b9      	b.n	800f73c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f5c8:	2301      	movs	r3, #1
 800f5ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f5ce:	e0b5      	b.n	800f73c <UART_SetConfig+0xa94>
 800f5d0:	03d09000 	.word	0x03d09000
 800f5d4:	003d0900 	.word	0x003d0900
 800f5d8:	08015af0 	.word	0x08015af0
 800f5dc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f5e0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f5e4:	2b20      	cmp	r3, #32
 800f5e6:	dc49      	bgt.n	800f67c <UART_SetConfig+0x9d4>
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	db7c      	blt.n	800f6e6 <UART_SetConfig+0xa3e>
 800f5ec:	2b20      	cmp	r3, #32
 800f5ee:	d87a      	bhi.n	800f6e6 <UART_SetConfig+0xa3e>
 800f5f0:	a201      	add	r2, pc, #4	@ (adr r2, 800f5f8 <UART_SetConfig+0x950>)
 800f5f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5f6:	bf00      	nop
 800f5f8:	0800f683 	.word	0x0800f683
 800f5fc:	0800f68b 	.word	0x0800f68b
 800f600:	0800f6e7 	.word	0x0800f6e7
 800f604:	0800f6e7 	.word	0x0800f6e7
 800f608:	0800f693 	.word	0x0800f693
 800f60c:	0800f6e7 	.word	0x0800f6e7
 800f610:	0800f6e7 	.word	0x0800f6e7
 800f614:	0800f6e7 	.word	0x0800f6e7
 800f618:	0800f6a3 	.word	0x0800f6a3
 800f61c:	0800f6e7 	.word	0x0800f6e7
 800f620:	0800f6e7 	.word	0x0800f6e7
 800f624:	0800f6e7 	.word	0x0800f6e7
 800f628:	0800f6e7 	.word	0x0800f6e7
 800f62c:	0800f6e7 	.word	0x0800f6e7
 800f630:	0800f6e7 	.word	0x0800f6e7
 800f634:	0800f6e7 	.word	0x0800f6e7
 800f638:	0800f6b3 	.word	0x0800f6b3
 800f63c:	0800f6e7 	.word	0x0800f6e7
 800f640:	0800f6e7 	.word	0x0800f6e7
 800f644:	0800f6e7 	.word	0x0800f6e7
 800f648:	0800f6e7 	.word	0x0800f6e7
 800f64c:	0800f6e7 	.word	0x0800f6e7
 800f650:	0800f6e7 	.word	0x0800f6e7
 800f654:	0800f6e7 	.word	0x0800f6e7
 800f658:	0800f6e7 	.word	0x0800f6e7
 800f65c:	0800f6e7 	.word	0x0800f6e7
 800f660:	0800f6e7 	.word	0x0800f6e7
 800f664:	0800f6e7 	.word	0x0800f6e7
 800f668:	0800f6e7 	.word	0x0800f6e7
 800f66c:	0800f6e7 	.word	0x0800f6e7
 800f670:	0800f6e7 	.word	0x0800f6e7
 800f674:	0800f6e7 	.word	0x0800f6e7
 800f678:	0800f6d9 	.word	0x0800f6d9
 800f67c:	2b40      	cmp	r3, #64	@ 0x40
 800f67e:	d02e      	beq.n	800f6de <UART_SetConfig+0xa36>
 800f680:	e031      	b.n	800f6e6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f682:	f7fb fde5 	bl	800b250 <HAL_RCC_GetPCLK1Freq>
 800f686:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f688:	e033      	b.n	800f6f2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f68a:	f7fb fdf7 	bl	800b27c <HAL_RCC_GetPCLK2Freq>
 800f68e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f690:	e02f      	b.n	800f6f2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f692:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f696:	4618      	mov	r0, r3
 800f698:	f7fd f826 	bl	800c6e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f69e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6a0:	e027      	b.n	800f6f2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f6a2:	f107 0318 	add.w	r3, r7, #24
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	f7fd f972 	bl	800c990 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f6ac:	69fb      	ldr	r3, [r7, #28]
 800f6ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6b0:	e01f      	b.n	800f6f2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f6b2:	4b2d      	ldr	r3, [pc, #180]	@ (800f768 <UART_SetConfig+0xac0>)
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	f003 0320 	and.w	r3, r3, #32
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d009      	beq.n	800f6d2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f6be:	4b2a      	ldr	r3, [pc, #168]	@ (800f768 <UART_SetConfig+0xac0>)
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	08db      	lsrs	r3, r3, #3
 800f6c4:	f003 0303 	and.w	r3, r3, #3
 800f6c8:	4a28      	ldr	r2, [pc, #160]	@ (800f76c <UART_SetConfig+0xac4>)
 800f6ca:	fa22 f303 	lsr.w	r3, r2, r3
 800f6ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f6d0:	e00f      	b.n	800f6f2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f6d2:	4b26      	ldr	r3, [pc, #152]	@ (800f76c <UART_SetConfig+0xac4>)
 800f6d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6d6:	e00c      	b.n	800f6f2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f6d8:	4b25      	ldr	r3, [pc, #148]	@ (800f770 <UART_SetConfig+0xac8>)
 800f6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6dc:	e009      	b.n	800f6f2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f6de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f6e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6e4:	e005      	b.n	800f6f2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f6ea:	2301      	movs	r3, #1
 800f6ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f6f0:	bf00      	nop
    }

    if (pclk != 0U)
 800f6f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d021      	beq.n	800f73c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f6f8:	697b      	ldr	r3, [r7, #20]
 800f6fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6fc:	4a1d      	ldr	r2, [pc, #116]	@ (800f774 <UART_SetConfig+0xacc>)
 800f6fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f702:	461a      	mov	r2, r3
 800f704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f706:	fbb3 f2f2 	udiv	r2, r3, r2
 800f70a:	697b      	ldr	r3, [r7, #20]
 800f70c:	685b      	ldr	r3, [r3, #4]
 800f70e:	085b      	lsrs	r3, r3, #1
 800f710:	441a      	add	r2, r3
 800f712:	697b      	ldr	r3, [r7, #20]
 800f714:	685b      	ldr	r3, [r3, #4]
 800f716:	fbb2 f3f3 	udiv	r3, r2, r3
 800f71a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f71e:	2b0f      	cmp	r3, #15
 800f720:	d909      	bls.n	800f736 <UART_SetConfig+0xa8e>
 800f722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f728:	d205      	bcs.n	800f736 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f72c:	b29a      	uxth	r2, r3
 800f72e:	697b      	ldr	r3, [r7, #20]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	60da      	str	r2, [r3, #12]
 800f734:	e002      	b.n	800f73c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f736:	2301      	movs	r3, #1
 800f738:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	2201      	movs	r2, #1
 800f740:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f744:	697b      	ldr	r3, [r7, #20]
 800f746:	2201      	movs	r2, #1
 800f748:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f74c:	697b      	ldr	r3, [r7, #20]
 800f74e:	2200      	movs	r2, #0
 800f750:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f752:	697b      	ldr	r3, [r7, #20]
 800f754:	2200      	movs	r2, #0
 800f756:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f758:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800f75c:	4618      	mov	r0, r3
 800f75e:	3748      	adds	r7, #72	@ 0x48
 800f760:	46bd      	mov	sp, r7
 800f762:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f766:	bf00      	nop
 800f768:	58024400 	.word	0x58024400
 800f76c:	03d09000 	.word	0x03d09000
 800f770:	003d0900 	.word	0x003d0900
 800f774:	08015af0 	.word	0x08015af0

0800f778 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f778:	b480      	push	{r7}
 800f77a:	b083      	sub	sp, #12
 800f77c:	af00      	add	r7, sp, #0
 800f77e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f784:	f003 0308 	and.w	r3, r3, #8
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d00a      	beq.n	800f7a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	685b      	ldr	r3, [r3, #4]
 800f792:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	430a      	orrs	r2, r1
 800f7a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7a6:	f003 0301 	and.w	r3, r3, #1
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d00a      	beq.n	800f7c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	685b      	ldr	r3, [r3, #4]
 800f7b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	430a      	orrs	r2, r1
 800f7c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7c8:	f003 0302 	and.w	r3, r3, #2
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d00a      	beq.n	800f7e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	685b      	ldr	r3, [r3, #4]
 800f7d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	430a      	orrs	r2, r1
 800f7e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7ea:	f003 0304 	and.w	r3, r3, #4
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d00a      	beq.n	800f808 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	685b      	ldr	r3, [r3, #4]
 800f7f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	430a      	orrs	r2, r1
 800f806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f80c:	f003 0310 	and.w	r3, r3, #16
 800f810:	2b00      	cmp	r3, #0
 800f812:	d00a      	beq.n	800f82a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	689b      	ldr	r3, [r3, #8]
 800f81a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	430a      	orrs	r2, r1
 800f828:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f82e:	f003 0320 	and.w	r3, r3, #32
 800f832:	2b00      	cmp	r3, #0
 800f834:	d00a      	beq.n	800f84c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	689b      	ldr	r3, [r3, #8]
 800f83c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	430a      	orrs	r2, r1
 800f84a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f854:	2b00      	cmp	r3, #0
 800f856:	d01a      	beq.n	800f88e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	685b      	ldr	r3, [r3, #4]
 800f85e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	430a      	orrs	r2, r1
 800f86c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f876:	d10a      	bne.n	800f88e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	685b      	ldr	r3, [r3, #4]
 800f87e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	430a      	orrs	r2, r1
 800f88c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f896:	2b00      	cmp	r3, #0
 800f898:	d00a      	beq.n	800f8b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	685b      	ldr	r3, [r3, #4]
 800f8a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	430a      	orrs	r2, r1
 800f8ae:	605a      	str	r2, [r3, #4]
  }
}
 800f8b0:	bf00      	nop
 800f8b2:	370c      	adds	r7, #12
 800f8b4:	46bd      	mov	sp, r7
 800f8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ba:	4770      	bx	lr

0800f8bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	b098      	sub	sp, #96	@ 0x60
 800f8c0:	af02      	add	r7, sp, #8
 800f8c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f8cc:	f7f4 fb18 	bl	8003f00 <HAL_GetTick>
 800f8d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	f003 0308 	and.w	r3, r3, #8
 800f8dc:	2b08      	cmp	r3, #8
 800f8de:	d12f      	bne.n	800f940 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f8e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f8e4:	9300      	str	r3, [sp, #0]
 800f8e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f8e8:	2200      	movs	r2, #0
 800f8ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f8ee:	6878      	ldr	r0, [r7, #4]
 800f8f0:	f000 f88e 	bl	800fa10 <UART_WaitOnFlagUntilTimeout>
 800f8f4:	4603      	mov	r3, r0
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d022      	beq.n	800f940 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f902:	e853 3f00 	ldrex	r3, [r3]
 800f906:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f90a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f90e:	653b      	str	r3, [r7, #80]	@ 0x50
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	461a      	mov	r2, r3
 800f916:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f918:	647b      	str	r3, [r7, #68]	@ 0x44
 800f91a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f91c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f91e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f920:	e841 2300 	strex	r3, r2, [r1]
 800f924:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d1e6      	bne.n	800f8fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	2220      	movs	r2, #32
 800f930:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	2200      	movs	r2, #0
 800f938:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f93c:	2303      	movs	r3, #3
 800f93e:	e063      	b.n	800fa08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	f003 0304 	and.w	r3, r3, #4
 800f94a:	2b04      	cmp	r3, #4
 800f94c:	d149      	bne.n	800f9e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f94e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f952:	9300      	str	r3, [sp, #0]
 800f954:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f956:	2200      	movs	r2, #0
 800f958:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f95c:	6878      	ldr	r0, [r7, #4]
 800f95e:	f000 f857 	bl	800fa10 <UART_WaitOnFlagUntilTimeout>
 800f962:	4603      	mov	r3, r0
 800f964:	2b00      	cmp	r3, #0
 800f966:	d03c      	beq.n	800f9e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f970:	e853 3f00 	ldrex	r3, [r3]
 800f974:	623b      	str	r3, [r7, #32]
   return(result);
 800f976:	6a3b      	ldr	r3, [r7, #32]
 800f978:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f97c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	461a      	mov	r2, r3
 800f984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f986:	633b      	str	r3, [r7, #48]	@ 0x30
 800f988:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f98a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f98c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f98e:	e841 2300 	strex	r3, r2, [r1]
 800f992:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f996:	2b00      	cmp	r3, #0
 800f998:	d1e6      	bne.n	800f968 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	3308      	adds	r3, #8
 800f9a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9a2:	693b      	ldr	r3, [r7, #16]
 800f9a4:	e853 3f00 	ldrex	r3, [r3]
 800f9a8:	60fb      	str	r3, [r7, #12]
   return(result);
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	f023 0301 	bic.w	r3, r3, #1
 800f9b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	3308      	adds	r3, #8
 800f9b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f9ba:	61fa      	str	r2, [r7, #28]
 800f9bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9be:	69b9      	ldr	r1, [r7, #24]
 800f9c0:	69fa      	ldr	r2, [r7, #28]
 800f9c2:	e841 2300 	strex	r3, r2, [r1]
 800f9c6:	617b      	str	r3, [r7, #20]
   return(result);
 800f9c8:	697b      	ldr	r3, [r7, #20]
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d1e5      	bne.n	800f99a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	2220      	movs	r2, #32
 800f9d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	2200      	movs	r2, #0
 800f9da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f9de:	2303      	movs	r3, #3
 800f9e0:	e012      	b.n	800fa08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	2220      	movs	r2, #32
 800f9e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	2220      	movs	r2, #32
 800f9ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	2200      	movs	r2, #0
 800f9fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	2200      	movs	r2, #0
 800fa02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fa06:	2300      	movs	r3, #0
}
 800fa08:	4618      	mov	r0, r3
 800fa0a:	3758      	adds	r7, #88	@ 0x58
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	bd80      	pop	{r7, pc}

0800fa10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fa10:	b580      	push	{r7, lr}
 800fa12:	b084      	sub	sp, #16
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	60f8      	str	r0, [r7, #12]
 800fa18:	60b9      	str	r1, [r7, #8]
 800fa1a:	603b      	str	r3, [r7, #0]
 800fa1c:	4613      	mov	r3, r2
 800fa1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fa20:	e04f      	b.n	800fac2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fa22:	69bb      	ldr	r3, [r7, #24]
 800fa24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa28:	d04b      	beq.n	800fac2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fa2a:	f7f4 fa69 	bl	8003f00 <HAL_GetTick>
 800fa2e:	4602      	mov	r2, r0
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	1ad3      	subs	r3, r2, r3
 800fa34:	69ba      	ldr	r2, [r7, #24]
 800fa36:	429a      	cmp	r2, r3
 800fa38:	d302      	bcc.n	800fa40 <UART_WaitOnFlagUntilTimeout+0x30>
 800fa3a:	69bb      	ldr	r3, [r7, #24]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d101      	bne.n	800fa44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fa40:	2303      	movs	r3, #3
 800fa42:	e04e      	b.n	800fae2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	f003 0304 	and.w	r3, r3, #4
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d037      	beq.n	800fac2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fa52:	68bb      	ldr	r3, [r7, #8]
 800fa54:	2b80      	cmp	r3, #128	@ 0x80
 800fa56:	d034      	beq.n	800fac2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	2b40      	cmp	r3, #64	@ 0x40
 800fa5c:	d031      	beq.n	800fac2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	69db      	ldr	r3, [r3, #28]
 800fa64:	f003 0308 	and.w	r3, r3, #8
 800fa68:	2b08      	cmp	r3, #8
 800fa6a:	d110      	bne.n	800fa8e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	2208      	movs	r2, #8
 800fa72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fa74:	68f8      	ldr	r0, [r7, #12]
 800fa76:	f000 f921 	bl	800fcbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	2208      	movs	r2, #8
 800fa7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	2200      	movs	r2, #0
 800fa86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800fa8a:	2301      	movs	r3, #1
 800fa8c:	e029      	b.n	800fae2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	69db      	ldr	r3, [r3, #28]
 800fa94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fa98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa9c:	d111      	bne.n	800fac2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800faa6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800faa8:	68f8      	ldr	r0, [r7, #12]
 800faaa:	f000 f907 	bl	800fcbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	2220      	movs	r2, #32
 800fab2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	2200      	movs	r2, #0
 800faba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fabe:	2303      	movs	r3, #3
 800fac0:	e00f      	b.n	800fae2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	69da      	ldr	r2, [r3, #28]
 800fac8:	68bb      	ldr	r3, [r7, #8]
 800faca:	4013      	ands	r3, r2
 800facc:	68ba      	ldr	r2, [r7, #8]
 800face:	429a      	cmp	r2, r3
 800fad0:	bf0c      	ite	eq
 800fad2:	2301      	moveq	r3, #1
 800fad4:	2300      	movne	r3, #0
 800fad6:	b2db      	uxtb	r3, r3
 800fad8:	461a      	mov	r2, r3
 800fada:	79fb      	ldrb	r3, [r7, #7]
 800fadc:	429a      	cmp	r2, r3
 800fade:	d0a0      	beq.n	800fa22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fae0:	2300      	movs	r3, #0
}
 800fae2:	4618      	mov	r0, r3
 800fae4:	3710      	adds	r7, #16
 800fae6:	46bd      	mov	sp, r7
 800fae8:	bd80      	pop	{r7, pc}
	...

0800faec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b096      	sub	sp, #88	@ 0x58
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	60f8      	str	r0, [r7, #12]
 800faf4:	60b9      	str	r1, [r7, #8]
 800faf6:	4613      	mov	r3, r2
 800faf8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	68ba      	ldr	r2, [r7, #8]
 800fafe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	88fa      	ldrh	r2, [r7, #6]
 800fb04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	2222      	movs	r2, #34	@ 0x22
 800fb14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d02d      	beq.n	800fb7e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb28:	4a40      	ldr	r2, [pc, #256]	@ (800fc2c <UART_Start_Receive_DMA+0x140>)
 800fb2a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb32:	4a3f      	ldr	r2, [pc, #252]	@ (800fc30 <UART_Start_Receive_DMA+0x144>)
 800fb34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb3c:	4a3d      	ldr	r2, [pc, #244]	@ (800fc34 <UART_Start_Receive_DMA+0x148>)
 800fb3e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb46:	2200      	movs	r2, #0
 800fb48:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	3324      	adds	r3, #36	@ 0x24
 800fb56:	4619      	mov	r1, r3
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb5c:	461a      	mov	r2, r3
 800fb5e:	88fb      	ldrh	r3, [r7, #6]
 800fb60:	f7f4 feee 	bl	8004940 <HAL_DMA_Start_IT>
 800fb64:	4603      	mov	r3, r0
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d009      	beq.n	800fb7e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	2210      	movs	r2, #16
 800fb6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	2220      	movs	r2, #32
 800fb76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800fb7a:	2301      	movs	r3, #1
 800fb7c:	e051      	b.n	800fc22 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	691b      	ldr	r3, [r3, #16]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d018      	beq.n	800fbb8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb8e:	e853 3f00 	ldrex	r3, [r3]
 800fb92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fb94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fb9a:	657b      	str	r3, [r7, #84]	@ 0x54
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	461a      	mov	r2, r3
 800fba2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fba4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fba6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fba8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fbaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fbac:	e841 2300 	strex	r3, r2, [r1]
 800fbb0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800fbb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d1e6      	bne.n	800fb86 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	3308      	adds	r3, #8
 800fbbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbc2:	e853 3f00 	ldrex	r3, [r3]
 800fbc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fbc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbca:	f043 0301 	orr.w	r3, r3, #1
 800fbce:	653b      	str	r3, [r7, #80]	@ 0x50
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	3308      	adds	r3, #8
 800fbd6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fbd8:	637a      	str	r2, [r7, #52]	@ 0x34
 800fbda:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbdc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fbde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fbe0:	e841 2300 	strex	r3, r2, [r1]
 800fbe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800fbe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d1e5      	bne.n	800fbb8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	3308      	adds	r3, #8
 800fbf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbf4:	697b      	ldr	r3, [r7, #20]
 800fbf6:	e853 3f00 	ldrex	r3, [r3]
 800fbfa:	613b      	str	r3, [r7, #16]
   return(result);
 800fbfc:	693b      	ldr	r3, [r7, #16]
 800fbfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	3308      	adds	r3, #8
 800fc0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fc0c:	623a      	str	r2, [r7, #32]
 800fc0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc10:	69f9      	ldr	r1, [r7, #28]
 800fc12:	6a3a      	ldr	r2, [r7, #32]
 800fc14:	e841 2300 	strex	r3, r2, [r1]
 800fc18:	61bb      	str	r3, [r7, #24]
   return(result);
 800fc1a:	69bb      	ldr	r3, [r7, #24]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d1e5      	bne.n	800fbec <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800fc20:	2300      	movs	r3, #0
}
 800fc22:	4618      	mov	r0, r3
 800fc24:	3758      	adds	r7, #88	@ 0x58
 800fc26:	46bd      	mov	sp, r7
 800fc28:	bd80      	pop	{r7, pc}
 800fc2a:	bf00      	nop
 800fc2c:	0800fd89 	.word	0x0800fd89
 800fc30:	0800feb1 	.word	0x0800feb1
 800fc34:	0800feef 	.word	0x0800feef

0800fc38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800fc38:	b480      	push	{r7}
 800fc3a:	b08f      	sub	sp, #60	@ 0x3c
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc46:	6a3b      	ldr	r3, [r7, #32]
 800fc48:	e853 3f00 	ldrex	r3, [r3]
 800fc4c:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc4e:	69fb      	ldr	r3, [r7, #28]
 800fc50:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800fc54:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	461a      	mov	r2, r3
 800fc5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fc60:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc66:	e841 2300 	strex	r3, r2, [r1]
 800fc6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d1e6      	bne.n	800fc40 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	3308      	adds	r3, #8
 800fc78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	e853 3f00 	ldrex	r3, [r3]
 800fc80:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc82:	68bb      	ldr	r3, [r7, #8]
 800fc84:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800fc88:	633b      	str	r3, [r7, #48]	@ 0x30
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	3308      	adds	r3, #8
 800fc90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fc92:	61ba      	str	r2, [r7, #24]
 800fc94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc96:	6979      	ldr	r1, [r7, #20]
 800fc98:	69ba      	ldr	r2, [r7, #24]
 800fc9a:	e841 2300 	strex	r3, r2, [r1]
 800fc9e:	613b      	str	r3, [r7, #16]
   return(result);
 800fca0:	693b      	ldr	r3, [r7, #16]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d1e5      	bne.n	800fc72 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	2220      	movs	r2, #32
 800fcaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800fcae:	bf00      	nop
 800fcb0:	373c      	adds	r7, #60	@ 0x3c
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb8:	4770      	bx	lr
	...

0800fcbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fcbc:	b480      	push	{r7}
 800fcbe:	b095      	sub	sp, #84	@ 0x54
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fccc:	e853 3f00 	ldrex	r3, [r3]
 800fcd0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fcd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fcd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	461a      	mov	r2, r3
 800fce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fce2:	643b      	str	r3, [r7, #64]	@ 0x40
 800fce4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fce6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fce8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fcea:	e841 2300 	strex	r3, r2, [r1]
 800fcee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fcf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d1e6      	bne.n	800fcc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	3308      	adds	r3, #8
 800fcfc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcfe:	6a3b      	ldr	r3, [r7, #32]
 800fd00:	e853 3f00 	ldrex	r3, [r3]
 800fd04:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd06:	69fa      	ldr	r2, [r7, #28]
 800fd08:	4b1e      	ldr	r3, [pc, #120]	@ (800fd84 <UART_EndRxTransfer+0xc8>)
 800fd0a:	4013      	ands	r3, r2
 800fd0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	3308      	adds	r3, #8
 800fd14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fd16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fd18:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd1e:	e841 2300 	strex	r3, r2, [r1]
 800fd22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fd24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d1e5      	bne.n	800fcf6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd2e:	2b01      	cmp	r3, #1
 800fd30:	d118      	bne.n	800fd64 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	e853 3f00 	ldrex	r3, [r3]
 800fd3e:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd40:	68bb      	ldr	r3, [r7, #8]
 800fd42:	f023 0310 	bic.w	r3, r3, #16
 800fd46:	647b      	str	r3, [r7, #68]	@ 0x44
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	461a      	mov	r2, r3
 800fd4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fd50:	61bb      	str	r3, [r7, #24]
 800fd52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd54:	6979      	ldr	r1, [r7, #20]
 800fd56:	69ba      	ldr	r2, [r7, #24]
 800fd58:	e841 2300 	strex	r3, r2, [r1]
 800fd5c:	613b      	str	r3, [r7, #16]
   return(result);
 800fd5e:	693b      	ldr	r3, [r7, #16]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d1e6      	bne.n	800fd32 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	2220      	movs	r2, #32
 800fd68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	2200      	movs	r2, #0
 800fd70:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	2200      	movs	r2, #0
 800fd76:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fd78:	bf00      	nop
 800fd7a:	3754      	adds	r7, #84	@ 0x54
 800fd7c:	46bd      	mov	sp, r7
 800fd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd82:	4770      	bx	lr
 800fd84:	effffffe 	.word	0xeffffffe

0800fd88 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b09c      	sub	sp, #112	@ 0x70
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd94:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	69db      	ldr	r3, [r3, #28]
 800fd9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fd9e:	d071      	beq.n	800fe84 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800fda0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fda2:	2200      	movs	r2, #0
 800fda4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fda8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fdb0:	e853 3f00 	ldrex	r3, [r3]
 800fdb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fdb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fdb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fdbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fdbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	461a      	mov	r2, r3
 800fdc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fdc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fdc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fdcc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fdce:	e841 2300 	strex	r3, r2, [r1]
 800fdd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fdd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d1e6      	bne.n	800fda8 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fdda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	3308      	adds	r3, #8
 800fde0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fde2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fde4:	e853 3f00 	ldrex	r3, [r3]
 800fde8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fdea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdec:	f023 0301 	bic.w	r3, r3, #1
 800fdf0:	667b      	str	r3, [r7, #100]	@ 0x64
 800fdf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	3308      	adds	r3, #8
 800fdf8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fdfa:	647a      	str	r2, [r7, #68]	@ 0x44
 800fdfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fe00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe02:	e841 2300 	strex	r3, r2, [r1]
 800fe06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fe08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d1e5      	bne.n	800fdda <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	3308      	adds	r3, #8
 800fe14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe18:	e853 3f00 	ldrex	r3, [r3]
 800fe1c:	623b      	str	r3, [r7, #32]
   return(result);
 800fe1e:	6a3b      	ldr	r3, [r7, #32]
 800fe20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe24:	663b      	str	r3, [r7, #96]	@ 0x60
 800fe26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	3308      	adds	r3, #8
 800fe2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fe2e:	633a      	str	r2, [r7, #48]	@ 0x30
 800fe30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe36:	e841 2300 	strex	r3, r2, [r1]
 800fe3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d1e5      	bne.n	800fe0e <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fe42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe44:	2220      	movs	r2, #32
 800fe46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe4e:	2b01      	cmp	r3, #1
 800fe50:	d118      	bne.n	800fe84 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fe52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe58:	693b      	ldr	r3, [r7, #16]
 800fe5a:	e853 3f00 	ldrex	r3, [r3]
 800fe5e:	60fb      	str	r3, [r7, #12]
   return(result);
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	f023 0310 	bic.w	r3, r3, #16
 800fe66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fe68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	461a      	mov	r2, r3
 800fe6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe70:	61fb      	str	r3, [r7, #28]
 800fe72:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe74:	69b9      	ldr	r1, [r7, #24]
 800fe76:	69fa      	ldr	r2, [r7, #28]
 800fe78:	e841 2300 	strex	r3, r2, [r1]
 800fe7c:	617b      	str	r3, [r7, #20]
   return(result);
 800fe7e:	697b      	ldr	r3, [r7, #20]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d1e6      	bne.n	800fe52 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fe84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe86:	2200      	movs	r2, #0
 800fe88:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe8e:	2b01      	cmp	r3, #1
 800fe90:	d107      	bne.n	800fea2 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fe92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fe98:	4619      	mov	r1, r3
 800fe9a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fe9c:	f7f1 f95e 	bl	800115c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fea0:	e002      	b.n	800fea8 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800fea2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fea4:	f7fe fee2 	bl	800ec6c <HAL_UART_RxCpltCallback>
}
 800fea8:	bf00      	nop
 800feaa:	3770      	adds	r7, #112	@ 0x70
 800feac:	46bd      	mov	sp, r7
 800feae:	bd80      	pop	{r7, pc}

0800feb0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b084      	sub	sp, #16
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800febc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	2201      	movs	r2, #1
 800fec2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fec8:	2b01      	cmp	r3, #1
 800feca:	d109      	bne.n	800fee0 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fed2:	085b      	lsrs	r3, r3, #1
 800fed4:	b29b      	uxth	r3, r3
 800fed6:	4619      	mov	r1, r3
 800fed8:	68f8      	ldr	r0, [r7, #12]
 800feda:	f7f1 f93f 	bl	800115c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fede:	e002      	b.n	800fee6 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800fee0:	68f8      	ldr	r0, [r7, #12]
 800fee2:	f7fe fecd 	bl	800ec80 <HAL_UART_RxHalfCpltCallback>
}
 800fee6:	bf00      	nop
 800fee8:	3710      	adds	r7, #16
 800feea:	46bd      	mov	sp, r7
 800feec:	bd80      	pop	{r7, pc}

0800feee <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800feee:	b580      	push	{r7, lr}
 800fef0:	b086      	sub	sp, #24
 800fef2:	af00      	add	r7, sp, #0
 800fef4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fefa:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fefc:	697b      	ldr	r3, [r7, #20]
 800fefe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff02:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ff04:	697b      	ldr	r3, [r7, #20]
 800ff06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ff0a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ff0c:	697b      	ldr	r3, [r7, #20]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	689b      	ldr	r3, [r3, #8]
 800ff12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff16:	2b80      	cmp	r3, #128	@ 0x80
 800ff18:	d109      	bne.n	800ff2e <UART_DMAError+0x40>
 800ff1a:	693b      	ldr	r3, [r7, #16]
 800ff1c:	2b21      	cmp	r3, #33	@ 0x21
 800ff1e:	d106      	bne.n	800ff2e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ff20:	697b      	ldr	r3, [r7, #20]
 800ff22:	2200      	movs	r2, #0
 800ff24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800ff28:	6978      	ldr	r0, [r7, #20]
 800ff2a:	f7ff fe85 	bl	800fc38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	689b      	ldr	r3, [r3, #8]
 800ff34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff38:	2b40      	cmp	r3, #64	@ 0x40
 800ff3a:	d109      	bne.n	800ff50 <UART_DMAError+0x62>
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	2b22      	cmp	r3, #34	@ 0x22
 800ff40:	d106      	bne.n	800ff50 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ff42:	697b      	ldr	r3, [r7, #20]
 800ff44:	2200      	movs	r2, #0
 800ff46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800ff4a:	6978      	ldr	r0, [r7, #20]
 800ff4c:	f7ff feb6 	bl	800fcbc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ff50:	697b      	ldr	r3, [r7, #20]
 800ff52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff56:	f043 0210 	orr.w	r2, r3, #16
 800ff5a:	697b      	ldr	r3, [r7, #20]
 800ff5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ff60:	6978      	ldr	r0, [r7, #20]
 800ff62:	f7fe fe97 	bl	800ec94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ff66:	bf00      	nop
 800ff68:	3718      	adds	r7, #24
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	bd80      	pop	{r7, pc}

0800ff6e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ff6e:	b580      	push	{r7, lr}
 800ff70:	b084      	sub	sp, #16
 800ff72:	af00      	add	r7, sp, #0
 800ff74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff7a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	2200      	movs	r2, #0
 800ff80:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ff84:	68f8      	ldr	r0, [r7, #12]
 800ff86:	f7fe fe85 	bl	800ec94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ff8a:	bf00      	nop
 800ff8c:	3710      	adds	r7, #16
 800ff8e:	46bd      	mov	sp, r7
 800ff90:	bd80      	pop	{r7, pc}

0800ff92 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ff92:	b580      	push	{r7, lr}
 800ff94:	b088      	sub	sp, #32
 800ff96:	af00      	add	r7, sp, #0
 800ff98:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	e853 3f00 	ldrex	r3, [r3]
 800ffa6:	60bb      	str	r3, [r7, #8]
   return(result);
 800ffa8:	68bb      	ldr	r3, [r7, #8]
 800ffaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ffae:	61fb      	str	r3, [r7, #28]
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	461a      	mov	r2, r3
 800ffb6:	69fb      	ldr	r3, [r7, #28]
 800ffb8:	61bb      	str	r3, [r7, #24]
 800ffba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffbc:	6979      	ldr	r1, [r7, #20]
 800ffbe:	69ba      	ldr	r2, [r7, #24]
 800ffc0:	e841 2300 	strex	r3, r2, [r1]
 800ffc4:	613b      	str	r3, [r7, #16]
   return(result);
 800ffc6:	693b      	ldr	r3, [r7, #16]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d1e6      	bne.n	800ff9a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	2220      	movs	r2, #32
 800ffd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	2200      	movs	r2, #0
 800ffd8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ffda:	6878      	ldr	r0, [r7, #4]
 800ffdc:	f7fe fe3c 	bl	800ec58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ffe0:	bf00      	nop
 800ffe2:	3720      	adds	r7, #32
 800ffe4:	46bd      	mov	sp, r7
 800ffe6:	bd80      	pop	{r7, pc}

0800ffe8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ffe8:	b480      	push	{r7}
 800ffea:	b083      	sub	sp, #12
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800fff0:	bf00      	nop
 800fff2:	370c      	adds	r7, #12
 800fff4:	46bd      	mov	sp, r7
 800fff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffa:	4770      	bx	lr

0800fffc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800fffc:	b480      	push	{r7}
 800fffe:	b083      	sub	sp, #12
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010004:	bf00      	nop
 8010006:	370c      	adds	r7, #12
 8010008:	46bd      	mov	sp, r7
 801000a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000e:	4770      	bx	lr

08010010 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010010:	b480      	push	{r7}
 8010012:	b083      	sub	sp, #12
 8010014:	af00      	add	r7, sp, #0
 8010016:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010018:	bf00      	nop
 801001a:	370c      	adds	r7, #12
 801001c:	46bd      	mov	sp, r7
 801001e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010022:	4770      	bx	lr

08010024 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010024:	b480      	push	{r7}
 8010026:	b085      	sub	sp, #20
 8010028:	af00      	add	r7, sp, #0
 801002a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010032:	2b01      	cmp	r3, #1
 8010034:	d101      	bne.n	801003a <HAL_UARTEx_DisableFifoMode+0x16>
 8010036:	2302      	movs	r3, #2
 8010038:	e027      	b.n	801008a <HAL_UARTEx_DisableFifoMode+0x66>
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	2201      	movs	r2, #1
 801003e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	2224      	movs	r2, #36	@ 0x24
 8010046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	681a      	ldr	r2, [r3, #0]
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	f022 0201 	bic.w	r2, r2, #1
 8010060:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010068:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	2200      	movs	r2, #0
 801006e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	68fa      	ldr	r2, [r7, #12]
 8010076:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	2220      	movs	r2, #32
 801007c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	2200      	movs	r2, #0
 8010084:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010088:	2300      	movs	r3, #0
}
 801008a:	4618      	mov	r0, r3
 801008c:	3714      	adds	r7, #20
 801008e:	46bd      	mov	sp, r7
 8010090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010094:	4770      	bx	lr

08010096 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010096:	b580      	push	{r7, lr}
 8010098:	b084      	sub	sp, #16
 801009a:	af00      	add	r7, sp, #0
 801009c:	6078      	str	r0, [r7, #4]
 801009e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80100a6:	2b01      	cmp	r3, #1
 80100a8:	d101      	bne.n	80100ae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80100aa:	2302      	movs	r3, #2
 80100ac:	e02d      	b.n	801010a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	2201      	movs	r2, #1
 80100b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	2224      	movs	r2, #36	@ 0x24
 80100ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	681a      	ldr	r2, [r3, #0]
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	f022 0201 	bic.w	r2, r2, #1
 80100d4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	689b      	ldr	r3, [r3, #8]
 80100dc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	683a      	ldr	r2, [r7, #0]
 80100e6:	430a      	orrs	r2, r1
 80100e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80100ea:	6878      	ldr	r0, [r7, #4]
 80100ec:	f000 f8a4 	bl	8010238 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	681b      	ldr	r3, [r3, #0]
 80100f4:	68fa      	ldr	r2, [r7, #12]
 80100f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	2220      	movs	r2, #32
 80100fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	2200      	movs	r2, #0
 8010104:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010108:	2300      	movs	r3, #0
}
 801010a:	4618      	mov	r0, r3
 801010c:	3710      	adds	r7, #16
 801010e:	46bd      	mov	sp, r7
 8010110:	bd80      	pop	{r7, pc}

08010112 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010112:	b580      	push	{r7, lr}
 8010114:	b084      	sub	sp, #16
 8010116:	af00      	add	r7, sp, #0
 8010118:	6078      	str	r0, [r7, #4]
 801011a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010122:	2b01      	cmp	r3, #1
 8010124:	d101      	bne.n	801012a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010126:	2302      	movs	r3, #2
 8010128:	e02d      	b.n	8010186 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	2201      	movs	r2, #1
 801012e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	2224      	movs	r2, #36	@ 0x24
 8010136:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	681a      	ldr	r2, [r3, #0]
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	f022 0201 	bic.w	r2, r2, #1
 8010150:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	689b      	ldr	r3, [r3, #8]
 8010158:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	683a      	ldr	r2, [r7, #0]
 8010162:	430a      	orrs	r2, r1
 8010164:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010166:	6878      	ldr	r0, [r7, #4]
 8010168:	f000 f866 	bl	8010238 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	68fa      	ldr	r2, [r7, #12]
 8010172:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	2220      	movs	r2, #32
 8010178:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	2200      	movs	r2, #0
 8010180:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010184:	2300      	movs	r3, #0
}
 8010186:	4618      	mov	r0, r3
 8010188:	3710      	adds	r7, #16
 801018a:	46bd      	mov	sp, r7
 801018c:	bd80      	pop	{r7, pc}

0801018e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801018e:	b580      	push	{r7, lr}
 8010190:	b08c      	sub	sp, #48	@ 0x30
 8010192:	af00      	add	r7, sp, #0
 8010194:	60f8      	str	r0, [r7, #12]
 8010196:	60b9      	str	r1, [r7, #8]
 8010198:	4613      	mov	r3, r2
 801019a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80101a2:	2b20      	cmp	r3, #32
 80101a4:	d142      	bne.n	801022c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80101a6:	68bb      	ldr	r3, [r7, #8]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d002      	beq.n	80101b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80101ac:	88fb      	ldrh	r3, [r7, #6]
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d101      	bne.n	80101b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80101b2:	2301      	movs	r3, #1
 80101b4:	e03b      	b.n	801022e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	2201      	movs	r2, #1
 80101ba:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	2200      	movs	r2, #0
 80101c0:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80101c2:	88fb      	ldrh	r3, [r7, #6]
 80101c4:	461a      	mov	r2, r3
 80101c6:	68b9      	ldr	r1, [r7, #8]
 80101c8:	68f8      	ldr	r0, [r7, #12]
 80101ca:	f7ff fc8f 	bl	800faec <UART_Start_Receive_DMA>
 80101ce:	4603      	mov	r3, r0
 80101d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80101d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d124      	bne.n	8010226 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80101e0:	2b01      	cmp	r3, #1
 80101e2:	d11d      	bne.n	8010220 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	2210      	movs	r2, #16
 80101ea:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101f2:	69bb      	ldr	r3, [r7, #24]
 80101f4:	e853 3f00 	ldrex	r3, [r3]
 80101f8:	617b      	str	r3, [r7, #20]
   return(result);
 80101fa:	697b      	ldr	r3, [r7, #20]
 80101fc:	f043 0310 	orr.w	r3, r3, #16
 8010200:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	461a      	mov	r2, r3
 8010208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801020a:	627b      	str	r3, [r7, #36]	@ 0x24
 801020c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801020e:	6a39      	ldr	r1, [r7, #32]
 8010210:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010212:	e841 2300 	strex	r3, r2, [r1]
 8010216:	61fb      	str	r3, [r7, #28]
   return(result);
 8010218:	69fb      	ldr	r3, [r7, #28]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d1e6      	bne.n	80101ec <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 801021e:	e002      	b.n	8010226 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8010220:	2301      	movs	r3, #1
 8010222:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8010226:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801022a:	e000      	b.n	801022e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 801022c:	2302      	movs	r3, #2
  }
}
 801022e:	4618      	mov	r0, r3
 8010230:	3730      	adds	r7, #48	@ 0x30
 8010232:	46bd      	mov	sp, r7
 8010234:	bd80      	pop	{r7, pc}
	...

08010238 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010238:	b480      	push	{r7}
 801023a:	b085      	sub	sp, #20
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010244:	2b00      	cmp	r3, #0
 8010246:	d108      	bne.n	801025a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	2201      	movs	r2, #1
 801024c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	2201      	movs	r2, #1
 8010254:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010258:	e031      	b.n	80102be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801025a:	2310      	movs	r3, #16
 801025c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801025e:	2310      	movs	r3, #16
 8010260:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	689b      	ldr	r3, [r3, #8]
 8010268:	0e5b      	lsrs	r3, r3, #25
 801026a:	b2db      	uxtb	r3, r3
 801026c:	f003 0307 	and.w	r3, r3, #7
 8010270:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	689b      	ldr	r3, [r3, #8]
 8010278:	0f5b      	lsrs	r3, r3, #29
 801027a:	b2db      	uxtb	r3, r3
 801027c:	f003 0307 	and.w	r3, r3, #7
 8010280:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010282:	7bbb      	ldrb	r3, [r7, #14]
 8010284:	7b3a      	ldrb	r2, [r7, #12]
 8010286:	4911      	ldr	r1, [pc, #68]	@ (80102cc <UARTEx_SetNbDataToProcess+0x94>)
 8010288:	5c8a      	ldrb	r2, [r1, r2]
 801028a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801028e:	7b3a      	ldrb	r2, [r7, #12]
 8010290:	490f      	ldr	r1, [pc, #60]	@ (80102d0 <UARTEx_SetNbDataToProcess+0x98>)
 8010292:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010294:	fb93 f3f2 	sdiv	r3, r3, r2
 8010298:	b29a      	uxth	r2, r3
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80102a0:	7bfb      	ldrb	r3, [r7, #15]
 80102a2:	7b7a      	ldrb	r2, [r7, #13]
 80102a4:	4909      	ldr	r1, [pc, #36]	@ (80102cc <UARTEx_SetNbDataToProcess+0x94>)
 80102a6:	5c8a      	ldrb	r2, [r1, r2]
 80102a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80102ac:	7b7a      	ldrb	r2, [r7, #13]
 80102ae:	4908      	ldr	r1, [pc, #32]	@ (80102d0 <UARTEx_SetNbDataToProcess+0x98>)
 80102b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80102b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80102b6:	b29a      	uxth	r2, r3
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80102be:	bf00      	nop
 80102c0:	3714      	adds	r7, #20
 80102c2:	46bd      	mov	sp, r7
 80102c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c8:	4770      	bx	lr
 80102ca:	bf00      	nop
 80102cc:	08015b08 	.word	0x08015b08
 80102d0:	08015b10 	.word	0x08015b10

080102d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80102d4:	b084      	sub	sp, #16
 80102d6:	b580      	push	{r7, lr}
 80102d8:	b084      	sub	sp, #16
 80102da:	af00      	add	r7, sp, #0
 80102dc:	6078      	str	r0, [r7, #4]
 80102de:	f107 001c 	add.w	r0, r7, #28
 80102e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80102e6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80102ea:	2b01      	cmp	r3, #1
 80102ec:	d121      	bne.n	8010332 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	68da      	ldr	r2, [r3, #12]
 80102fe:	4b2c      	ldr	r3, [pc, #176]	@ (80103b0 <USB_CoreInit+0xdc>)
 8010300:	4013      	ands	r3, r2
 8010302:	687a      	ldr	r2, [r7, #4]
 8010304:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	68db      	ldr	r3, [r3, #12]
 801030a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8010312:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010316:	2b01      	cmp	r3, #1
 8010318:	d105      	bne.n	8010326 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	68db      	ldr	r3, [r3, #12]
 801031e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8010326:	6878      	ldr	r0, [r7, #4]
 8010328:	f001 fafa 	bl	8011920 <USB_CoreReset>
 801032c:	4603      	mov	r3, r0
 801032e:	73fb      	strb	r3, [r7, #15]
 8010330:	e01b      	b.n	801036a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	68db      	ldr	r3, [r3, #12]
 8010336:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801033e:	6878      	ldr	r0, [r7, #4]
 8010340:	f001 faee 	bl	8011920 <USB_CoreReset>
 8010344:	4603      	mov	r3, r0
 8010346:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8010348:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801034c:	2b00      	cmp	r3, #0
 801034e:	d106      	bne.n	801035e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010354:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	639a      	str	r2, [r3, #56]	@ 0x38
 801035c:	e005      	b.n	801036a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010362:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801036a:	7fbb      	ldrb	r3, [r7, #30]
 801036c:	2b01      	cmp	r3, #1
 801036e:	d116      	bne.n	801039e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010374:	b29a      	uxth	r2, r3
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801037e:	4b0d      	ldr	r3, [pc, #52]	@ (80103b4 <USB_CoreInit+0xe0>)
 8010380:	4313      	orrs	r3, r2
 8010382:	687a      	ldr	r2, [r7, #4]
 8010384:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	689b      	ldr	r3, [r3, #8]
 801038a:	f043 0206 	orr.w	r2, r3, #6
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	689b      	ldr	r3, [r3, #8]
 8010396:	f043 0220 	orr.w	r2, r3, #32
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801039e:	7bfb      	ldrb	r3, [r7, #15]
}
 80103a0:	4618      	mov	r0, r3
 80103a2:	3710      	adds	r7, #16
 80103a4:	46bd      	mov	sp, r7
 80103a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80103aa:	b004      	add	sp, #16
 80103ac:	4770      	bx	lr
 80103ae:	bf00      	nop
 80103b0:	ffbdffbf 	.word	0xffbdffbf
 80103b4:	03ee0000 	.word	0x03ee0000

080103b8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80103b8:	b480      	push	{r7}
 80103ba:	b087      	sub	sp, #28
 80103bc:	af00      	add	r7, sp, #0
 80103be:	60f8      	str	r0, [r7, #12]
 80103c0:	60b9      	str	r1, [r7, #8]
 80103c2:	4613      	mov	r3, r2
 80103c4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80103c6:	79fb      	ldrb	r3, [r7, #7]
 80103c8:	2b02      	cmp	r3, #2
 80103ca:	d165      	bne.n	8010498 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80103cc:	68bb      	ldr	r3, [r7, #8]
 80103ce:	4a41      	ldr	r2, [pc, #260]	@ (80104d4 <USB_SetTurnaroundTime+0x11c>)
 80103d0:	4293      	cmp	r3, r2
 80103d2:	d906      	bls.n	80103e2 <USB_SetTurnaroundTime+0x2a>
 80103d4:	68bb      	ldr	r3, [r7, #8]
 80103d6:	4a40      	ldr	r2, [pc, #256]	@ (80104d8 <USB_SetTurnaroundTime+0x120>)
 80103d8:	4293      	cmp	r3, r2
 80103da:	d202      	bcs.n	80103e2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80103dc:	230f      	movs	r3, #15
 80103de:	617b      	str	r3, [r7, #20]
 80103e0:	e062      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80103e2:	68bb      	ldr	r3, [r7, #8]
 80103e4:	4a3c      	ldr	r2, [pc, #240]	@ (80104d8 <USB_SetTurnaroundTime+0x120>)
 80103e6:	4293      	cmp	r3, r2
 80103e8:	d306      	bcc.n	80103f8 <USB_SetTurnaroundTime+0x40>
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	4a3b      	ldr	r2, [pc, #236]	@ (80104dc <USB_SetTurnaroundTime+0x124>)
 80103ee:	4293      	cmp	r3, r2
 80103f0:	d202      	bcs.n	80103f8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80103f2:	230e      	movs	r3, #14
 80103f4:	617b      	str	r3, [r7, #20]
 80103f6:	e057      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80103f8:	68bb      	ldr	r3, [r7, #8]
 80103fa:	4a38      	ldr	r2, [pc, #224]	@ (80104dc <USB_SetTurnaroundTime+0x124>)
 80103fc:	4293      	cmp	r3, r2
 80103fe:	d306      	bcc.n	801040e <USB_SetTurnaroundTime+0x56>
 8010400:	68bb      	ldr	r3, [r7, #8]
 8010402:	4a37      	ldr	r2, [pc, #220]	@ (80104e0 <USB_SetTurnaroundTime+0x128>)
 8010404:	4293      	cmp	r3, r2
 8010406:	d202      	bcs.n	801040e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8010408:	230d      	movs	r3, #13
 801040a:	617b      	str	r3, [r7, #20]
 801040c:	e04c      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801040e:	68bb      	ldr	r3, [r7, #8]
 8010410:	4a33      	ldr	r2, [pc, #204]	@ (80104e0 <USB_SetTurnaroundTime+0x128>)
 8010412:	4293      	cmp	r3, r2
 8010414:	d306      	bcc.n	8010424 <USB_SetTurnaroundTime+0x6c>
 8010416:	68bb      	ldr	r3, [r7, #8]
 8010418:	4a32      	ldr	r2, [pc, #200]	@ (80104e4 <USB_SetTurnaroundTime+0x12c>)
 801041a:	4293      	cmp	r3, r2
 801041c:	d802      	bhi.n	8010424 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801041e:	230c      	movs	r3, #12
 8010420:	617b      	str	r3, [r7, #20]
 8010422:	e041      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8010424:	68bb      	ldr	r3, [r7, #8]
 8010426:	4a2f      	ldr	r2, [pc, #188]	@ (80104e4 <USB_SetTurnaroundTime+0x12c>)
 8010428:	4293      	cmp	r3, r2
 801042a:	d906      	bls.n	801043a <USB_SetTurnaroundTime+0x82>
 801042c:	68bb      	ldr	r3, [r7, #8]
 801042e:	4a2e      	ldr	r2, [pc, #184]	@ (80104e8 <USB_SetTurnaroundTime+0x130>)
 8010430:	4293      	cmp	r3, r2
 8010432:	d802      	bhi.n	801043a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8010434:	230b      	movs	r3, #11
 8010436:	617b      	str	r3, [r7, #20]
 8010438:	e036      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	4a2a      	ldr	r2, [pc, #168]	@ (80104e8 <USB_SetTurnaroundTime+0x130>)
 801043e:	4293      	cmp	r3, r2
 8010440:	d906      	bls.n	8010450 <USB_SetTurnaroundTime+0x98>
 8010442:	68bb      	ldr	r3, [r7, #8]
 8010444:	4a29      	ldr	r2, [pc, #164]	@ (80104ec <USB_SetTurnaroundTime+0x134>)
 8010446:	4293      	cmp	r3, r2
 8010448:	d802      	bhi.n	8010450 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801044a:	230a      	movs	r3, #10
 801044c:	617b      	str	r3, [r7, #20]
 801044e:	e02b      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	4a26      	ldr	r2, [pc, #152]	@ (80104ec <USB_SetTurnaroundTime+0x134>)
 8010454:	4293      	cmp	r3, r2
 8010456:	d906      	bls.n	8010466 <USB_SetTurnaroundTime+0xae>
 8010458:	68bb      	ldr	r3, [r7, #8]
 801045a:	4a25      	ldr	r2, [pc, #148]	@ (80104f0 <USB_SetTurnaroundTime+0x138>)
 801045c:	4293      	cmp	r3, r2
 801045e:	d202      	bcs.n	8010466 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8010460:	2309      	movs	r3, #9
 8010462:	617b      	str	r3, [r7, #20]
 8010464:	e020      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8010466:	68bb      	ldr	r3, [r7, #8]
 8010468:	4a21      	ldr	r2, [pc, #132]	@ (80104f0 <USB_SetTurnaroundTime+0x138>)
 801046a:	4293      	cmp	r3, r2
 801046c:	d306      	bcc.n	801047c <USB_SetTurnaroundTime+0xc4>
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	4a20      	ldr	r2, [pc, #128]	@ (80104f4 <USB_SetTurnaroundTime+0x13c>)
 8010472:	4293      	cmp	r3, r2
 8010474:	d802      	bhi.n	801047c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8010476:	2308      	movs	r3, #8
 8010478:	617b      	str	r3, [r7, #20]
 801047a:	e015      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 801047c:	68bb      	ldr	r3, [r7, #8]
 801047e:	4a1d      	ldr	r2, [pc, #116]	@ (80104f4 <USB_SetTurnaroundTime+0x13c>)
 8010480:	4293      	cmp	r3, r2
 8010482:	d906      	bls.n	8010492 <USB_SetTurnaroundTime+0xda>
 8010484:	68bb      	ldr	r3, [r7, #8]
 8010486:	4a1c      	ldr	r2, [pc, #112]	@ (80104f8 <USB_SetTurnaroundTime+0x140>)
 8010488:	4293      	cmp	r3, r2
 801048a:	d202      	bcs.n	8010492 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 801048c:	2307      	movs	r3, #7
 801048e:	617b      	str	r3, [r7, #20]
 8010490:	e00a      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8010492:	2306      	movs	r3, #6
 8010494:	617b      	str	r3, [r7, #20]
 8010496:	e007      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8010498:	79fb      	ldrb	r3, [r7, #7]
 801049a:	2b00      	cmp	r3, #0
 801049c:	d102      	bne.n	80104a4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801049e:	2309      	movs	r3, #9
 80104a0:	617b      	str	r3, [r7, #20]
 80104a2:	e001      	b.n	80104a8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80104a4:	2309      	movs	r3, #9
 80104a6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	68db      	ldr	r3, [r3, #12]
 80104ac:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	68da      	ldr	r2, [r3, #12]
 80104b8:	697b      	ldr	r3, [r7, #20]
 80104ba:	029b      	lsls	r3, r3, #10
 80104bc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80104c0:	431a      	orrs	r2, r3
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80104c6:	2300      	movs	r3, #0
}
 80104c8:	4618      	mov	r0, r3
 80104ca:	371c      	adds	r7, #28
 80104cc:	46bd      	mov	sp, r7
 80104ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d2:	4770      	bx	lr
 80104d4:	00d8acbf 	.word	0x00d8acbf
 80104d8:	00e4e1c0 	.word	0x00e4e1c0
 80104dc:	00f42400 	.word	0x00f42400
 80104e0:	01067380 	.word	0x01067380
 80104e4:	011a499f 	.word	0x011a499f
 80104e8:	01312cff 	.word	0x01312cff
 80104ec:	014ca43f 	.word	0x014ca43f
 80104f0:	016e3600 	.word	0x016e3600
 80104f4:	01a6ab1f 	.word	0x01a6ab1f
 80104f8:	01e84800 	.word	0x01e84800

080104fc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80104fc:	b480      	push	{r7}
 80104fe:	b083      	sub	sp, #12
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	689b      	ldr	r3, [r3, #8]
 8010508:	f043 0201 	orr.w	r2, r3, #1
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010510:	2300      	movs	r3, #0
}
 8010512:	4618      	mov	r0, r3
 8010514:	370c      	adds	r7, #12
 8010516:	46bd      	mov	sp, r7
 8010518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051c:	4770      	bx	lr

0801051e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801051e:	b480      	push	{r7}
 8010520:	b083      	sub	sp, #12
 8010522:	af00      	add	r7, sp, #0
 8010524:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	689b      	ldr	r3, [r3, #8]
 801052a:	f023 0201 	bic.w	r2, r3, #1
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010532:	2300      	movs	r3, #0
}
 8010534:	4618      	mov	r0, r3
 8010536:	370c      	adds	r7, #12
 8010538:	46bd      	mov	sp, r7
 801053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053e:	4770      	bx	lr

08010540 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8010540:	b580      	push	{r7, lr}
 8010542:	b084      	sub	sp, #16
 8010544:	af00      	add	r7, sp, #0
 8010546:	6078      	str	r0, [r7, #4]
 8010548:	460b      	mov	r3, r1
 801054a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 801054c:	2300      	movs	r3, #0
 801054e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	68db      	ldr	r3, [r3, #12]
 8010554:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 801055c:	78fb      	ldrb	r3, [r7, #3]
 801055e:	2b01      	cmp	r3, #1
 8010560:	d115      	bne.n	801058e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	68db      	ldr	r3, [r3, #12]
 8010566:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801056e:	200a      	movs	r0, #10
 8010570:	f7f3 fcd2 	bl	8003f18 <HAL_Delay>
      ms += 10U;
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	330a      	adds	r3, #10
 8010578:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801057a:	6878      	ldr	r0, [r7, #4]
 801057c:	f001 f93f 	bl	80117fe <USB_GetMode>
 8010580:	4603      	mov	r3, r0
 8010582:	2b01      	cmp	r3, #1
 8010584:	d01e      	beq.n	80105c4 <USB_SetCurrentMode+0x84>
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	2bc7      	cmp	r3, #199	@ 0xc7
 801058a:	d9f0      	bls.n	801056e <USB_SetCurrentMode+0x2e>
 801058c:	e01a      	b.n	80105c4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801058e:	78fb      	ldrb	r3, [r7, #3]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d115      	bne.n	80105c0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	68db      	ldr	r3, [r3, #12]
 8010598:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80105a0:	200a      	movs	r0, #10
 80105a2:	f7f3 fcb9 	bl	8003f18 <HAL_Delay>
      ms += 10U;
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	330a      	adds	r3, #10
 80105aa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80105ac:	6878      	ldr	r0, [r7, #4]
 80105ae:	f001 f926 	bl	80117fe <USB_GetMode>
 80105b2:	4603      	mov	r3, r0
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d005      	beq.n	80105c4 <USB_SetCurrentMode+0x84>
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	2bc7      	cmp	r3, #199	@ 0xc7
 80105bc:	d9f0      	bls.n	80105a0 <USB_SetCurrentMode+0x60>
 80105be:	e001      	b.n	80105c4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80105c0:	2301      	movs	r3, #1
 80105c2:	e005      	b.n	80105d0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	2bc8      	cmp	r3, #200	@ 0xc8
 80105c8:	d101      	bne.n	80105ce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80105ca:	2301      	movs	r3, #1
 80105cc:	e000      	b.n	80105d0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80105ce:	2300      	movs	r3, #0
}
 80105d0:	4618      	mov	r0, r3
 80105d2:	3710      	adds	r7, #16
 80105d4:	46bd      	mov	sp, r7
 80105d6:	bd80      	pop	{r7, pc}

080105d8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80105d8:	b084      	sub	sp, #16
 80105da:	b580      	push	{r7, lr}
 80105dc:	b086      	sub	sp, #24
 80105de:	af00      	add	r7, sp, #0
 80105e0:	6078      	str	r0, [r7, #4]
 80105e2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80105e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80105ea:	2300      	movs	r3, #0
 80105ec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80105f2:	2300      	movs	r3, #0
 80105f4:	613b      	str	r3, [r7, #16]
 80105f6:	e009      	b.n	801060c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80105f8:	687a      	ldr	r2, [r7, #4]
 80105fa:	693b      	ldr	r3, [r7, #16]
 80105fc:	3340      	adds	r3, #64	@ 0x40
 80105fe:	009b      	lsls	r3, r3, #2
 8010600:	4413      	add	r3, r2
 8010602:	2200      	movs	r2, #0
 8010604:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	3301      	adds	r3, #1
 801060a:	613b      	str	r3, [r7, #16]
 801060c:	693b      	ldr	r3, [r7, #16]
 801060e:	2b0e      	cmp	r3, #14
 8010610:	d9f2      	bls.n	80105f8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8010612:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010616:	2b00      	cmp	r3, #0
 8010618:	d11c      	bne.n	8010654 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010620:	685b      	ldr	r3, [r3, #4]
 8010622:	68fa      	ldr	r2, [r7, #12]
 8010624:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010628:	f043 0302 	orr.w	r3, r3, #2
 801062c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010632:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	601a      	str	r2, [r3, #0]
 8010652:	e005      	b.n	8010660 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010658:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010666:	461a      	mov	r2, r3
 8010668:	2300      	movs	r3, #0
 801066a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801066c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010670:	2b01      	cmp	r3, #1
 8010672:	d10d      	bne.n	8010690 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8010674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010678:	2b00      	cmp	r3, #0
 801067a:	d104      	bne.n	8010686 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 801067c:	2100      	movs	r1, #0
 801067e:	6878      	ldr	r0, [r7, #4]
 8010680:	f000 f968 	bl	8010954 <USB_SetDevSpeed>
 8010684:	e008      	b.n	8010698 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8010686:	2101      	movs	r1, #1
 8010688:	6878      	ldr	r0, [r7, #4]
 801068a:	f000 f963 	bl	8010954 <USB_SetDevSpeed>
 801068e:	e003      	b.n	8010698 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8010690:	2103      	movs	r1, #3
 8010692:	6878      	ldr	r0, [r7, #4]
 8010694:	f000 f95e 	bl	8010954 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8010698:	2110      	movs	r1, #16
 801069a:	6878      	ldr	r0, [r7, #4]
 801069c:	f000 f8fa 	bl	8010894 <USB_FlushTxFifo>
 80106a0:	4603      	mov	r3, r0
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d001      	beq.n	80106aa <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80106a6:	2301      	movs	r3, #1
 80106a8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80106aa:	6878      	ldr	r0, [r7, #4]
 80106ac:	f000 f924 	bl	80108f8 <USB_FlushRxFifo>
 80106b0:	4603      	mov	r3, r0
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d001      	beq.n	80106ba <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80106b6:	2301      	movs	r3, #1
 80106b8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80106c0:	461a      	mov	r2, r3
 80106c2:	2300      	movs	r3, #0
 80106c4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80106cc:	461a      	mov	r2, r3
 80106ce:	2300      	movs	r3, #0
 80106d0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80106d8:	461a      	mov	r2, r3
 80106da:	2300      	movs	r3, #0
 80106dc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80106de:	2300      	movs	r3, #0
 80106e0:	613b      	str	r3, [r7, #16]
 80106e2:	e043      	b.n	801076c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80106e4:	693b      	ldr	r3, [r7, #16]
 80106e6:	015a      	lsls	r2, r3, #5
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	4413      	add	r3, r2
 80106ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80106f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80106fa:	d118      	bne.n	801072e <USB_DevInit+0x156>
    {
      if (i == 0U)
 80106fc:	693b      	ldr	r3, [r7, #16]
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d10a      	bne.n	8010718 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	015a      	lsls	r2, r3, #5
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	4413      	add	r3, r2
 801070a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801070e:	461a      	mov	r2, r3
 8010710:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010714:	6013      	str	r3, [r2, #0]
 8010716:	e013      	b.n	8010740 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8010718:	693b      	ldr	r3, [r7, #16]
 801071a:	015a      	lsls	r2, r3, #5
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	4413      	add	r3, r2
 8010720:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010724:	461a      	mov	r2, r3
 8010726:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801072a:	6013      	str	r3, [r2, #0]
 801072c:	e008      	b.n	8010740 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 801072e:	693b      	ldr	r3, [r7, #16]
 8010730:	015a      	lsls	r2, r3, #5
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	4413      	add	r3, r2
 8010736:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801073a:	461a      	mov	r2, r3
 801073c:	2300      	movs	r3, #0
 801073e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8010740:	693b      	ldr	r3, [r7, #16]
 8010742:	015a      	lsls	r2, r3, #5
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	4413      	add	r3, r2
 8010748:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801074c:	461a      	mov	r2, r3
 801074e:	2300      	movs	r3, #0
 8010750:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8010752:	693b      	ldr	r3, [r7, #16]
 8010754:	015a      	lsls	r2, r3, #5
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	4413      	add	r3, r2
 801075a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801075e:	461a      	mov	r2, r3
 8010760:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010764:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010766:	693b      	ldr	r3, [r7, #16]
 8010768:	3301      	adds	r3, #1
 801076a:	613b      	str	r3, [r7, #16]
 801076c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010770:	461a      	mov	r2, r3
 8010772:	693b      	ldr	r3, [r7, #16]
 8010774:	4293      	cmp	r3, r2
 8010776:	d3b5      	bcc.n	80106e4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010778:	2300      	movs	r3, #0
 801077a:	613b      	str	r3, [r7, #16]
 801077c:	e043      	b.n	8010806 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801077e:	693b      	ldr	r3, [r7, #16]
 8010780:	015a      	lsls	r2, r3, #5
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	4413      	add	r3, r2
 8010786:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010790:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010794:	d118      	bne.n	80107c8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8010796:	693b      	ldr	r3, [r7, #16]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d10a      	bne.n	80107b2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 801079c:	693b      	ldr	r3, [r7, #16]
 801079e:	015a      	lsls	r2, r3, #5
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	4413      	add	r3, r2
 80107a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107a8:	461a      	mov	r2, r3
 80107aa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80107ae:	6013      	str	r3, [r2, #0]
 80107b0:	e013      	b.n	80107da <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80107b2:	693b      	ldr	r3, [r7, #16]
 80107b4:	015a      	lsls	r2, r3, #5
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	4413      	add	r3, r2
 80107ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107be:	461a      	mov	r2, r3
 80107c0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80107c4:	6013      	str	r3, [r2, #0]
 80107c6:	e008      	b.n	80107da <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80107c8:	693b      	ldr	r3, [r7, #16]
 80107ca:	015a      	lsls	r2, r3, #5
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	4413      	add	r3, r2
 80107d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107d4:	461a      	mov	r2, r3
 80107d6:	2300      	movs	r3, #0
 80107d8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80107da:	693b      	ldr	r3, [r7, #16]
 80107dc:	015a      	lsls	r2, r3, #5
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	4413      	add	r3, r2
 80107e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107e6:	461a      	mov	r2, r3
 80107e8:	2300      	movs	r3, #0
 80107ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80107ec:	693b      	ldr	r3, [r7, #16]
 80107ee:	015a      	lsls	r2, r3, #5
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	4413      	add	r3, r2
 80107f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107f8:	461a      	mov	r2, r3
 80107fa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80107fe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010800:	693b      	ldr	r3, [r7, #16]
 8010802:	3301      	adds	r3, #1
 8010804:	613b      	str	r3, [r7, #16]
 8010806:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801080a:	461a      	mov	r2, r3
 801080c:	693b      	ldr	r3, [r7, #16]
 801080e:	4293      	cmp	r3, r2
 8010810:	d3b5      	bcc.n	801077e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010818:	691b      	ldr	r3, [r3, #16]
 801081a:	68fa      	ldr	r2, [r7, #12]
 801081c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010824:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	2200      	movs	r2, #0
 801082a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8010832:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010834:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010838:	2b00      	cmp	r3, #0
 801083a:	d105      	bne.n	8010848 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	699b      	ldr	r3, [r3, #24]
 8010840:	f043 0210 	orr.w	r2, r3, #16
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	699a      	ldr	r2, [r3, #24]
 801084c:	4b0f      	ldr	r3, [pc, #60]	@ (801088c <USB_DevInit+0x2b4>)
 801084e:	4313      	orrs	r3, r2
 8010850:	687a      	ldr	r2, [r7, #4]
 8010852:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8010854:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010858:	2b00      	cmp	r3, #0
 801085a:	d005      	beq.n	8010868 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	699b      	ldr	r3, [r3, #24]
 8010860:	f043 0208 	orr.w	r2, r3, #8
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8010868:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801086c:	2b01      	cmp	r3, #1
 801086e:	d105      	bne.n	801087c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	699a      	ldr	r2, [r3, #24]
 8010874:	4b06      	ldr	r3, [pc, #24]	@ (8010890 <USB_DevInit+0x2b8>)
 8010876:	4313      	orrs	r3, r2
 8010878:	687a      	ldr	r2, [r7, #4]
 801087a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 801087c:	7dfb      	ldrb	r3, [r7, #23]
}
 801087e:	4618      	mov	r0, r3
 8010880:	3718      	adds	r7, #24
 8010882:	46bd      	mov	sp, r7
 8010884:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010888:	b004      	add	sp, #16
 801088a:	4770      	bx	lr
 801088c:	803c3800 	.word	0x803c3800
 8010890:	40000004 	.word	0x40000004

08010894 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8010894:	b480      	push	{r7}
 8010896:	b085      	sub	sp, #20
 8010898:	af00      	add	r7, sp, #0
 801089a:	6078      	str	r0, [r7, #4]
 801089c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801089e:	2300      	movs	r3, #0
 80108a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	3301      	adds	r3, #1
 80108a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80108ae:	d901      	bls.n	80108b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80108b0:	2303      	movs	r3, #3
 80108b2:	e01b      	b.n	80108ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	691b      	ldr	r3, [r3, #16]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	daf2      	bge.n	80108a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80108bc:	2300      	movs	r3, #0
 80108be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80108c0:	683b      	ldr	r3, [r7, #0]
 80108c2:	019b      	lsls	r3, r3, #6
 80108c4:	f043 0220 	orr.w	r2, r3, #32
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	3301      	adds	r3, #1
 80108d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80108d8:	d901      	bls.n	80108de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80108da:	2303      	movs	r3, #3
 80108dc:	e006      	b.n	80108ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	691b      	ldr	r3, [r3, #16]
 80108e2:	f003 0320 	and.w	r3, r3, #32
 80108e6:	2b20      	cmp	r3, #32
 80108e8:	d0f0      	beq.n	80108cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80108ea:	2300      	movs	r3, #0
}
 80108ec:	4618      	mov	r0, r3
 80108ee:	3714      	adds	r7, #20
 80108f0:	46bd      	mov	sp, r7
 80108f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f6:	4770      	bx	lr

080108f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80108f8:	b480      	push	{r7}
 80108fa:	b085      	sub	sp, #20
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010900:	2300      	movs	r3, #0
 8010902:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	3301      	adds	r3, #1
 8010908:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010910:	d901      	bls.n	8010916 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8010912:	2303      	movs	r3, #3
 8010914:	e018      	b.n	8010948 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	691b      	ldr	r3, [r3, #16]
 801091a:	2b00      	cmp	r3, #0
 801091c:	daf2      	bge.n	8010904 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801091e:	2300      	movs	r3, #0
 8010920:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	2210      	movs	r2, #16
 8010926:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	3301      	adds	r3, #1
 801092c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010934:	d901      	bls.n	801093a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8010936:	2303      	movs	r3, #3
 8010938:	e006      	b.n	8010948 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	691b      	ldr	r3, [r3, #16]
 801093e:	f003 0310 	and.w	r3, r3, #16
 8010942:	2b10      	cmp	r3, #16
 8010944:	d0f0      	beq.n	8010928 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8010946:	2300      	movs	r3, #0
}
 8010948:	4618      	mov	r0, r3
 801094a:	3714      	adds	r7, #20
 801094c:	46bd      	mov	sp, r7
 801094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010952:	4770      	bx	lr

08010954 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8010954:	b480      	push	{r7}
 8010956:	b085      	sub	sp, #20
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
 801095c:	460b      	mov	r3, r1
 801095e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801096a:	681a      	ldr	r2, [r3, #0]
 801096c:	78fb      	ldrb	r3, [r7, #3]
 801096e:	68f9      	ldr	r1, [r7, #12]
 8010970:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010974:	4313      	orrs	r3, r2
 8010976:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8010978:	2300      	movs	r3, #0
}
 801097a:	4618      	mov	r0, r3
 801097c:	3714      	adds	r7, #20
 801097e:	46bd      	mov	sp, r7
 8010980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010984:	4770      	bx	lr

08010986 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8010986:	b480      	push	{r7}
 8010988:	b087      	sub	sp, #28
 801098a:	af00      	add	r7, sp, #0
 801098c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8010992:	693b      	ldr	r3, [r7, #16]
 8010994:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010998:	689b      	ldr	r3, [r3, #8]
 801099a:	f003 0306 	and.w	r3, r3, #6
 801099e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d102      	bne.n	80109ac <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80109a6:	2300      	movs	r3, #0
 80109a8:	75fb      	strb	r3, [r7, #23]
 80109aa:	e00a      	b.n	80109c2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	2b02      	cmp	r3, #2
 80109b0:	d002      	beq.n	80109b8 <USB_GetDevSpeed+0x32>
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	2b06      	cmp	r3, #6
 80109b6:	d102      	bne.n	80109be <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80109b8:	2302      	movs	r3, #2
 80109ba:	75fb      	strb	r3, [r7, #23]
 80109bc:	e001      	b.n	80109c2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80109be:	230f      	movs	r3, #15
 80109c0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80109c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80109c4:	4618      	mov	r0, r3
 80109c6:	371c      	adds	r7, #28
 80109c8:	46bd      	mov	sp, r7
 80109ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ce:	4770      	bx	lr

080109d0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80109d0:	b480      	push	{r7}
 80109d2:	b085      	sub	sp, #20
 80109d4:	af00      	add	r7, sp, #0
 80109d6:	6078      	str	r0, [r7, #4]
 80109d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80109de:	683b      	ldr	r3, [r7, #0]
 80109e0:	781b      	ldrb	r3, [r3, #0]
 80109e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80109e4:	683b      	ldr	r3, [r7, #0]
 80109e6:	785b      	ldrb	r3, [r3, #1]
 80109e8:	2b01      	cmp	r3, #1
 80109ea:	d139      	bne.n	8010a60 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80109f2:	69da      	ldr	r2, [r3, #28]
 80109f4:	683b      	ldr	r3, [r7, #0]
 80109f6:	781b      	ldrb	r3, [r3, #0]
 80109f8:	f003 030f 	and.w	r3, r3, #15
 80109fc:	2101      	movs	r1, #1
 80109fe:	fa01 f303 	lsl.w	r3, r1, r3
 8010a02:	b29b      	uxth	r3, r3
 8010a04:	68f9      	ldr	r1, [r7, #12]
 8010a06:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010a0a:	4313      	orrs	r3, r2
 8010a0c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8010a0e:	68bb      	ldr	r3, [r7, #8]
 8010a10:	015a      	lsls	r2, r3, #5
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	4413      	add	r3, r2
 8010a16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a1a:	681b      	ldr	r3, [r3, #0]
 8010a1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d153      	bne.n	8010acc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010a24:	68bb      	ldr	r3, [r7, #8]
 8010a26:	015a      	lsls	r2, r3, #5
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	4413      	add	r3, r2
 8010a2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a30:	681a      	ldr	r2, [r3, #0]
 8010a32:	683b      	ldr	r3, [r7, #0]
 8010a34:	689b      	ldr	r3, [r3, #8]
 8010a36:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010a3a:	683b      	ldr	r3, [r7, #0]
 8010a3c:	791b      	ldrb	r3, [r3, #4]
 8010a3e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010a40:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010a42:	68bb      	ldr	r3, [r7, #8]
 8010a44:	059b      	lsls	r3, r3, #22
 8010a46:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010a48:	431a      	orrs	r2, r3
 8010a4a:	68bb      	ldr	r3, [r7, #8]
 8010a4c:	0159      	lsls	r1, r3, #5
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	440b      	add	r3, r1
 8010a52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a56:	4619      	mov	r1, r3
 8010a58:	4b20      	ldr	r3, [pc, #128]	@ (8010adc <USB_ActivateEndpoint+0x10c>)
 8010a5a:	4313      	orrs	r3, r2
 8010a5c:	600b      	str	r3, [r1, #0]
 8010a5e:	e035      	b.n	8010acc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010a66:	69da      	ldr	r2, [r3, #28]
 8010a68:	683b      	ldr	r3, [r7, #0]
 8010a6a:	781b      	ldrb	r3, [r3, #0]
 8010a6c:	f003 030f 	and.w	r3, r3, #15
 8010a70:	2101      	movs	r1, #1
 8010a72:	fa01 f303 	lsl.w	r3, r1, r3
 8010a76:	041b      	lsls	r3, r3, #16
 8010a78:	68f9      	ldr	r1, [r7, #12]
 8010a7a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010a7e:	4313      	orrs	r3, r2
 8010a80:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8010a82:	68bb      	ldr	r3, [r7, #8]
 8010a84:	015a      	lsls	r2, r3, #5
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	4413      	add	r3, r2
 8010a8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d119      	bne.n	8010acc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010a98:	68bb      	ldr	r3, [r7, #8]
 8010a9a:	015a      	lsls	r2, r3, #5
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	4413      	add	r3, r2
 8010aa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010aa4:	681a      	ldr	r2, [r3, #0]
 8010aa6:	683b      	ldr	r3, [r7, #0]
 8010aa8:	689b      	ldr	r3, [r3, #8]
 8010aaa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8010aae:	683b      	ldr	r3, [r7, #0]
 8010ab0:	791b      	ldrb	r3, [r3, #4]
 8010ab2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010ab4:	430b      	orrs	r3, r1
 8010ab6:	431a      	orrs	r2, r3
 8010ab8:	68bb      	ldr	r3, [r7, #8]
 8010aba:	0159      	lsls	r1, r3, #5
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	440b      	add	r3, r1
 8010ac0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010ac4:	4619      	mov	r1, r3
 8010ac6:	4b05      	ldr	r3, [pc, #20]	@ (8010adc <USB_ActivateEndpoint+0x10c>)
 8010ac8:	4313      	orrs	r3, r2
 8010aca:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8010acc:	2300      	movs	r3, #0
}
 8010ace:	4618      	mov	r0, r3
 8010ad0:	3714      	adds	r7, #20
 8010ad2:	46bd      	mov	sp, r7
 8010ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad8:	4770      	bx	lr
 8010ada:	bf00      	nop
 8010adc:	10008000 	.word	0x10008000

08010ae0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010ae0:	b480      	push	{r7}
 8010ae2:	b085      	sub	sp, #20
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
 8010ae8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010aee:	683b      	ldr	r3, [r7, #0]
 8010af0:	781b      	ldrb	r3, [r3, #0]
 8010af2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8010af4:	683b      	ldr	r3, [r7, #0]
 8010af6:	785b      	ldrb	r3, [r3, #1]
 8010af8:	2b01      	cmp	r3, #1
 8010afa:	d161      	bne.n	8010bc0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010afc:	68bb      	ldr	r3, [r7, #8]
 8010afe:	015a      	lsls	r2, r3, #5
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	4413      	add	r3, r2
 8010b04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010b0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010b12:	d11f      	bne.n	8010b54 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8010b14:	68bb      	ldr	r3, [r7, #8]
 8010b16:	015a      	lsls	r2, r3, #5
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	4413      	add	r3, r2
 8010b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	68ba      	ldr	r2, [r7, #8]
 8010b24:	0151      	lsls	r1, r2, #5
 8010b26:	68fa      	ldr	r2, [r7, #12]
 8010b28:	440a      	add	r2, r1
 8010b2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010b2e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010b32:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8010b34:	68bb      	ldr	r3, [r7, #8]
 8010b36:	015a      	lsls	r2, r3, #5
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	4413      	add	r3, r2
 8010b3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	68ba      	ldr	r2, [r7, #8]
 8010b44:	0151      	lsls	r1, r2, #5
 8010b46:	68fa      	ldr	r2, [r7, #12]
 8010b48:	440a      	add	r2, r1
 8010b4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010b4e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010b52:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010b5c:	683b      	ldr	r3, [r7, #0]
 8010b5e:	781b      	ldrb	r3, [r3, #0]
 8010b60:	f003 030f 	and.w	r3, r3, #15
 8010b64:	2101      	movs	r1, #1
 8010b66:	fa01 f303 	lsl.w	r3, r1, r3
 8010b6a:	b29b      	uxth	r3, r3
 8010b6c:	43db      	mvns	r3, r3
 8010b6e:	68f9      	ldr	r1, [r7, #12]
 8010b70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010b74:	4013      	ands	r3, r2
 8010b76:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b7e:	69da      	ldr	r2, [r3, #28]
 8010b80:	683b      	ldr	r3, [r7, #0]
 8010b82:	781b      	ldrb	r3, [r3, #0]
 8010b84:	f003 030f 	and.w	r3, r3, #15
 8010b88:	2101      	movs	r1, #1
 8010b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8010b8e:	b29b      	uxth	r3, r3
 8010b90:	43db      	mvns	r3, r3
 8010b92:	68f9      	ldr	r1, [r7, #12]
 8010b94:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010b98:	4013      	ands	r3, r2
 8010b9a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8010b9c:	68bb      	ldr	r3, [r7, #8]
 8010b9e:	015a      	lsls	r2, r3, #5
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	4413      	add	r3, r2
 8010ba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010ba8:	681a      	ldr	r2, [r3, #0]
 8010baa:	68bb      	ldr	r3, [r7, #8]
 8010bac:	0159      	lsls	r1, r3, #5
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	440b      	add	r3, r1
 8010bb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010bb6:	4619      	mov	r1, r3
 8010bb8:	4b35      	ldr	r3, [pc, #212]	@ (8010c90 <USB_DeactivateEndpoint+0x1b0>)
 8010bba:	4013      	ands	r3, r2
 8010bbc:	600b      	str	r3, [r1, #0]
 8010bbe:	e060      	b.n	8010c82 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010bc0:	68bb      	ldr	r3, [r7, #8]
 8010bc2:	015a      	lsls	r2, r3, #5
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	4413      	add	r3, r2
 8010bc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010bd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010bd6:	d11f      	bne.n	8010c18 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8010bd8:	68bb      	ldr	r3, [r7, #8]
 8010bda:	015a      	lsls	r2, r3, #5
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	4413      	add	r3, r2
 8010be0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	68ba      	ldr	r2, [r7, #8]
 8010be8:	0151      	lsls	r1, r2, #5
 8010bea:	68fa      	ldr	r2, [r7, #12]
 8010bec:	440a      	add	r2, r1
 8010bee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010bf2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010bf6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8010bf8:	68bb      	ldr	r3, [r7, #8]
 8010bfa:	015a      	lsls	r2, r3, #5
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	4413      	add	r3, r2
 8010c00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	68ba      	ldr	r2, [r7, #8]
 8010c08:	0151      	lsls	r1, r2, #5
 8010c0a:	68fa      	ldr	r2, [r7, #12]
 8010c0c:	440a      	add	r2, r1
 8010c0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010c12:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010c16:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010c20:	683b      	ldr	r3, [r7, #0]
 8010c22:	781b      	ldrb	r3, [r3, #0]
 8010c24:	f003 030f 	and.w	r3, r3, #15
 8010c28:	2101      	movs	r1, #1
 8010c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8010c2e:	041b      	lsls	r3, r3, #16
 8010c30:	43db      	mvns	r3, r3
 8010c32:	68f9      	ldr	r1, [r7, #12]
 8010c34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010c38:	4013      	ands	r3, r2
 8010c3a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c42:	69da      	ldr	r2, [r3, #28]
 8010c44:	683b      	ldr	r3, [r7, #0]
 8010c46:	781b      	ldrb	r3, [r3, #0]
 8010c48:	f003 030f 	and.w	r3, r3, #15
 8010c4c:	2101      	movs	r1, #1
 8010c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8010c52:	041b      	lsls	r3, r3, #16
 8010c54:	43db      	mvns	r3, r3
 8010c56:	68f9      	ldr	r1, [r7, #12]
 8010c58:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010c5c:	4013      	ands	r3, r2
 8010c5e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8010c60:	68bb      	ldr	r3, [r7, #8]
 8010c62:	015a      	lsls	r2, r3, #5
 8010c64:	68fb      	ldr	r3, [r7, #12]
 8010c66:	4413      	add	r3, r2
 8010c68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010c6c:	681a      	ldr	r2, [r3, #0]
 8010c6e:	68bb      	ldr	r3, [r7, #8]
 8010c70:	0159      	lsls	r1, r3, #5
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	440b      	add	r3, r1
 8010c76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010c7a:	4619      	mov	r1, r3
 8010c7c:	4b05      	ldr	r3, [pc, #20]	@ (8010c94 <USB_DeactivateEndpoint+0x1b4>)
 8010c7e:	4013      	ands	r3, r2
 8010c80:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8010c82:	2300      	movs	r3, #0
}
 8010c84:	4618      	mov	r0, r3
 8010c86:	3714      	adds	r7, #20
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8e:	4770      	bx	lr
 8010c90:	ec337800 	.word	0xec337800
 8010c94:	eff37800 	.word	0xeff37800

08010c98 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b08a      	sub	sp, #40	@ 0x28
 8010c9c:	af02      	add	r7, sp, #8
 8010c9e:	60f8      	str	r0, [r7, #12]
 8010ca0:	60b9      	str	r1, [r7, #8]
 8010ca2:	4613      	mov	r3, r2
 8010ca4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8010caa:	68bb      	ldr	r3, [r7, #8]
 8010cac:	781b      	ldrb	r3, [r3, #0]
 8010cae:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010cb0:	68bb      	ldr	r3, [r7, #8]
 8010cb2:	785b      	ldrb	r3, [r3, #1]
 8010cb4:	2b01      	cmp	r3, #1
 8010cb6:	f040 8185 	bne.w	8010fc4 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010cba:	68bb      	ldr	r3, [r7, #8]
 8010cbc:	691b      	ldr	r3, [r3, #16]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d132      	bne.n	8010d28 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010cc2:	69bb      	ldr	r3, [r7, #24]
 8010cc4:	015a      	lsls	r2, r3, #5
 8010cc6:	69fb      	ldr	r3, [r7, #28]
 8010cc8:	4413      	add	r3, r2
 8010cca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010cce:	691a      	ldr	r2, [r3, #16]
 8010cd0:	69bb      	ldr	r3, [r7, #24]
 8010cd2:	0159      	lsls	r1, r3, #5
 8010cd4:	69fb      	ldr	r3, [r7, #28]
 8010cd6:	440b      	add	r3, r1
 8010cd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010cdc:	4619      	mov	r1, r3
 8010cde:	4ba7      	ldr	r3, [pc, #668]	@ (8010f7c <USB_EPStartXfer+0x2e4>)
 8010ce0:	4013      	ands	r3, r2
 8010ce2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010ce4:	69bb      	ldr	r3, [r7, #24]
 8010ce6:	015a      	lsls	r2, r3, #5
 8010ce8:	69fb      	ldr	r3, [r7, #28]
 8010cea:	4413      	add	r3, r2
 8010cec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010cf0:	691b      	ldr	r3, [r3, #16]
 8010cf2:	69ba      	ldr	r2, [r7, #24]
 8010cf4:	0151      	lsls	r1, r2, #5
 8010cf6:	69fa      	ldr	r2, [r7, #28]
 8010cf8:	440a      	add	r2, r1
 8010cfa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010cfe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010d02:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010d04:	69bb      	ldr	r3, [r7, #24]
 8010d06:	015a      	lsls	r2, r3, #5
 8010d08:	69fb      	ldr	r3, [r7, #28]
 8010d0a:	4413      	add	r3, r2
 8010d0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d10:	691a      	ldr	r2, [r3, #16]
 8010d12:	69bb      	ldr	r3, [r7, #24]
 8010d14:	0159      	lsls	r1, r3, #5
 8010d16:	69fb      	ldr	r3, [r7, #28]
 8010d18:	440b      	add	r3, r1
 8010d1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d1e:	4619      	mov	r1, r3
 8010d20:	4b97      	ldr	r3, [pc, #604]	@ (8010f80 <USB_EPStartXfer+0x2e8>)
 8010d22:	4013      	ands	r3, r2
 8010d24:	610b      	str	r3, [r1, #16]
 8010d26:	e097      	b.n	8010e58 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010d28:	69bb      	ldr	r3, [r7, #24]
 8010d2a:	015a      	lsls	r2, r3, #5
 8010d2c:	69fb      	ldr	r3, [r7, #28]
 8010d2e:	4413      	add	r3, r2
 8010d30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d34:	691a      	ldr	r2, [r3, #16]
 8010d36:	69bb      	ldr	r3, [r7, #24]
 8010d38:	0159      	lsls	r1, r3, #5
 8010d3a:	69fb      	ldr	r3, [r7, #28]
 8010d3c:	440b      	add	r3, r1
 8010d3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d42:	4619      	mov	r1, r3
 8010d44:	4b8e      	ldr	r3, [pc, #568]	@ (8010f80 <USB_EPStartXfer+0x2e8>)
 8010d46:	4013      	ands	r3, r2
 8010d48:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010d4a:	69bb      	ldr	r3, [r7, #24]
 8010d4c:	015a      	lsls	r2, r3, #5
 8010d4e:	69fb      	ldr	r3, [r7, #28]
 8010d50:	4413      	add	r3, r2
 8010d52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d56:	691a      	ldr	r2, [r3, #16]
 8010d58:	69bb      	ldr	r3, [r7, #24]
 8010d5a:	0159      	lsls	r1, r3, #5
 8010d5c:	69fb      	ldr	r3, [r7, #28]
 8010d5e:	440b      	add	r3, r1
 8010d60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d64:	4619      	mov	r1, r3
 8010d66:	4b85      	ldr	r3, [pc, #532]	@ (8010f7c <USB_EPStartXfer+0x2e4>)
 8010d68:	4013      	ands	r3, r2
 8010d6a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8010d6c:	69bb      	ldr	r3, [r7, #24]
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d11a      	bne.n	8010da8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8010d72:	68bb      	ldr	r3, [r7, #8]
 8010d74:	691a      	ldr	r2, [r3, #16]
 8010d76:	68bb      	ldr	r3, [r7, #8]
 8010d78:	689b      	ldr	r3, [r3, #8]
 8010d7a:	429a      	cmp	r2, r3
 8010d7c:	d903      	bls.n	8010d86 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8010d7e:	68bb      	ldr	r3, [r7, #8]
 8010d80:	689a      	ldr	r2, [r3, #8]
 8010d82:	68bb      	ldr	r3, [r7, #8]
 8010d84:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010d86:	69bb      	ldr	r3, [r7, #24]
 8010d88:	015a      	lsls	r2, r3, #5
 8010d8a:	69fb      	ldr	r3, [r7, #28]
 8010d8c:	4413      	add	r3, r2
 8010d8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d92:	691b      	ldr	r3, [r3, #16]
 8010d94:	69ba      	ldr	r2, [r7, #24]
 8010d96:	0151      	lsls	r1, r2, #5
 8010d98:	69fa      	ldr	r2, [r7, #28]
 8010d9a:	440a      	add	r2, r1
 8010d9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010da0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010da4:	6113      	str	r3, [r2, #16]
 8010da6:	e044      	b.n	8010e32 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8010da8:	68bb      	ldr	r3, [r7, #8]
 8010daa:	691a      	ldr	r2, [r3, #16]
 8010dac:	68bb      	ldr	r3, [r7, #8]
 8010dae:	689b      	ldr	r3, [r3, #8]
 8010db0:	4413      	add	r3, r2
 8010db2:	1e5a      	subs	r2, r3, #1
 8010db4:	68bb      	ldr	r3, [r7, #8]
 8010db6:	689b      	ldr	r3, [r3, #8]
 8010db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8010dbc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8010dbe:	69bb      	ldr	r3, [r7, #24]
 8010dc0:	015a      	lsls	r2, r3, #5
 8010dc2:	69fb      	ldr	r3, [r7, #28]
 8010dc4:	4413      	add	r3, r2
 8010dc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010dca:	691a      	ldr	r2, [r3, #16]
 8010dcc:	8afb      	ldrh	r3, [r7, #22]
 8010dce:	04d9      	lsls	r1, r3, #19
 8010dd0:	4b6c      	ldr	r3, [pc, #432]	@ (8010f84 <USB_EPStartXfer+0x2ec>)
 8010dd2:	400b      	ands	r3, r1
 8010dd4:	69b9      	ldr	r1, [r7, #24]
 8010dd6:	0148      	lsls	r0, r1, #5
 8010dd8:	69f9      	ldr	r1, [r7, #28]
 8010dda:	4401      	add	r1, r0
 8010ddc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8010de0:	4313      	orrs	r3, r2
 8010de2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8010de4:	68bb      	ldr	r3, [r7, #8]
 8010de6:	791b      	ldrb	r3, [r3, #4]
 8010de8:	2b01      	cmp	r3, #1
 8010dea:	d122      	bne.n	8010e32 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8010dec:	69bb      	ldr	r3, [r7, #24]
 8010dee:	015a      	lsls	r2, r3, #5
 8010df0:	69fb      	ldr	r3, [r7, #28]
 8010df2:	4413      	add	r3, r2
 8010df4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010df8:	691b      	ldr	r3, [r3, #16]
 8010dfa:	69ba      	ldr	r2, [r7, #24]
 8010dfc:	0151      	lsls	r1, r2, #5
 8010dfe:	69fa      	ldr	r2, [r7, #28]
 8010e00:	440a      	add	r2, r1
 8010e02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010e06:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8010e0a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8010e0c:	69bb      	ldr	r3, [r7, #24]
 8010e0e:	015a      	lsls	r2, r3, #5
 8010e10:	69fb      	ldr	r3, [r7, #28]
 8010e12:	4413      	add	r3, r2
 8010e14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e18:	691a      	ldr	r2, [r3, #16]
 8010e1a:	8afb      	ldrh	r3, [r7, #22]
 8010e1c:	075b      	lsls	r3, r3, #29
 8010e1e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8010e22:	69b9      	ldr	r1, [r7, #24]
 8010e24:	0148      	lsls	r0, r1, #5
 8010e26:	69f9      	ldr	r1, [r7, #28]
 8010e28:	4401      	add	r1, r0
 8010e2a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8010e2e:	4313      	orrs	r3, r2
 8010e30:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8010e32:	69bb      	ldr	r3, [r7, #24]
 8010e34:	015a      	lsls	r2, r3, #5
 8010e36:	69fb      	ldr	r3, [r7, #28]
 8010e38:	4413      	add	r3, r2
 8010e3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e3e:	691a      	ldr	r2, [r3, #16]
 8010e40:	68bb      	ldr	r3, [r7, #8]
 8010e42:	691b      	ldr	r3, [r3, #16]
 8010e44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010e48:	69b9      	ldr	r1, [r7, #24]
 8010e4a:	0148      	lsls	r0, r1, #5
 8010e4c:	69f9      	ldr	r1, [r7, #28]
 8010e4e:	4401      	add	r1, r0
 8010e50:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8010e54:	4313      	orrs	r3, r2
 8010e56:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010e58:	79fb      	ldrb	r3, [r7, #7]
 8010e5a:	2b01      	cmp	r3, #1
 8010e5c:	d14b      	bne.n	8010ef6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8010e5e:	68bb      	ldr	r3, [r7, #8]
 8010e60:	69db      	ldr	r3, [r3, #28]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d009      	beq.n	8010e7a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010e66:	69bb      	ldr	r3, [r7, #24]
 8010e68:	015a      	lsls	r2, r3, #5
 8010e6a:	69fb      	ldr	r3, [r7, #28]
 8010e6c:	4413      	add	r3, r2
 8010e6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e72:	461a      	mov	r2, r3
 8010e74:	68bb      	ldr	r3, [r7, #8]
 8010e76:	69db      	ldr	r3, [r3, #28]
 8010e78:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8010e7a:	68bb      	ldr	r3, [r7, #8]
 8010e7c:	791b      	ldrb	r3, [r3, #4]
 8010e7e:	2b01      	cmp	r3, #1
 8010e80:	d128      	bne.n	8010ed4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010e82:	69fb      	ldr	r3, [r7, #28]
 8010e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010e88:	689b      	ldr	r3, [r3, #8]
 8010e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d110      	bne.n	8010eb4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010e92:	69bb      	ldr	r3, [r7, #24]
 8010e94:	015a      	lsls	r2, r3, #5
 8010e96:	69fb      	ldr	r3, [r7, #28]
 8010e98:	4413      	add	r3, r2
 8010e9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	69ba      	ldr	r2, [r7, #24]
 8010ea2:	0151      	lsls	r1, r2, #5
 8010ea4:	69fa      	ldr	r2, [r7, #28]
 8010ea6:	440a      	add	r2, r1
 8010ea8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010eac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8010eb0:	6013      	str	r3, [r2, #0]
 8010eb2:	e00f      	b.n	8010ed4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010eb4:	69bb      	ldr	r3, [r7, #24]
 8010eb6:	015a      	lsls	r2, r3, #5
 8010eb8:	69fb      	ldr	r3, [r7, #28]
 8010eba:	4413      	add	r3, r2
 8010ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	69ba      	ldr	r2, [r7, #24]
 8010ec4:	0151      	lsls	r1, r2, #5
 8010ec6:	69fa      	ldr	r2, [r7, #28]
 8010ec8:	440a      	add	r2, r1
 8010eca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010ece:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010ed2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010ed4:	69bb      	ldr	r3, [r7, #24]
 8010ed6:	015a      	lsls	r2, r3, #5
 8010ed8:	69fb      	ldr	r3, [r7, #28]
 8010eda:	4413      	add	r3, r2
 8010edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	69ba      	ldr	r2, [r7, #24]
 8010ee4:	0151      	lsls	r1, r2, #5
 8010ee6:	69fa      	ldr	r2, [r7, #28]
 8010ee8:	440a      	add	r2, r1
 8010eea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010eee:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8010ef2:	6013      	str	r3, [r2, #0]
 8010ef4:	e169      	b.n	80111ca <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010ef6:	69bb      	ldr	r3, [r7, #24]
 8010ef8:	015a      	lsls	r2, r3, #5
 8010efa:	69fb      	ldr	r3, [r7, #28]
 8010efc:	4413      	add	r3, r2
 8010efe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	69ba      	ldr	r2, [r7, #24]
 8010f06:	0151      	lsls	r1, r2, #5
 8010f08:	69fa      	ldr	r2, [r7, #28]
 8010f0a:	440a      	add	r2, r1
 8010f0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f10:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8010f14:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010f16:	68bb      	ldr	r3, [r7, #8]
 8010f18:	791b      	ldrb	r3, [r3, #4]
 8010f1a:	2b01      	cmp	r3, #1
 8010f1c:	d015      	beq.n	8010f4a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8010f1e:	68bb      	ldr	r3, [r7, #8]
 8010f20:	691b      	ldr	r3, [r3, #16]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	f000 8151 	beq.w	80111ca <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010f28:	69fb      	ldr	r3, [r7, #28]
 8010f2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010f2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010f30:	68bb      	ldr	r3, [r7, #8]
 8010f32:	781b      	ldrb	r3, [r3, #0]
 8010f34:	f003 030f 	and.w	r3, r3, #15
 8010f38:	2101      	movs	r1, #1
 8010f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8010f3e:	69f9      	ldr	r1, [r7, #28]
 8010f40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010f44:	4313      	orrs	r3, r2
 8010f46:	634b      	str	r3, [r1, #52]	@ 0x34
 8010f48:	e13f      	b.n	80111ca <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010f4a:	69fb      	ldr	r3, [r7, #28]
 8010f4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010f50:	689b      	ldr	r3, [r3, #8]
 8010f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d116      	bne.n	8010f88 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010f5a:	69bb      	ldr	r3, [r7, #24]
 8010f5c:	015a      	lsls	r2, r3, #5
 8010f5e:	69fb      	ldr	r3, [r7, #28]
 8010f60:	4413      	add	r3, r2
 8010f62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	69ba      	ldr	r2, [r7, #24]
 8010f6a:	0151      	lsls	r1, r2, #5
 8010f6c:	69fa      	ldr	r2, [r7, #28]
 8010f6e:	440a      	add	r2, r1
 8010f70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8010f78:	6013      	str	r3, [r2, #0]
 8010f7a:	e015      	b.n	8010fa8 <USB_EPStartXfer+0x310>
 8010f7c:	e007ffff 	.word	0xe007ffff
 8010f80:	fff80000 	.word	0xfff80000
 8010f84:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010f88:	69bb      	ldr	r3, [r7, #24]
 8010f8a:	015a      	lsls	r2, r3, #5
 8010f8c:	69fb      	ldr	r3, [r7, #28]
 8010f8e:	4413      	add	r3, r2
 8010f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	69ba      	ldr	r2, [r7, #24]
 8010f98:	0151      	lsls	r1, r2, #5
 8010f9a:	69fa      	ldr	r2, [r7, #28]
 8010f9c:	440a      	add	r2, r1
 8010f9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010fa6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8010fa8:	68bb      	ldr	r3, [r7, #8]
 8010faa:	68d9      	ldr	r1, [r3, #12]
 8010fac:	68bb      	ldr	r3, [r7, #8]
 8010fae:	781a      	ldrb	r2, [r3, #0]
 8010fb0:	68bb      	ldr	r3, [r7, #8]
 8010fb2:	691b      	ldr	r3, [r3, #16]
 8010fb4:	b298      	uxth	r0, r3
 8010fb6:	79fb      	ldrb	r3, [r7, #7]
 8010fb8:	9300      	str	r3, [sp, #0]
 8010fba:	4603      	mov	r3, r0
 8010fbc:	68f8      	ldr	r0, [r7, #12]
 8010fbe:	f000 f9b9 	bl	8011334 <USB_WritePacket>
 8010fc2:	e102      	b.n	80111ca <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010fc4:	69bb      	ldr	r3, [r7, #24]
 8010fc6:	015a      	lsls	r2, r3, #5
 8010fc8:	69fb      	ldr	r3, [r7, #28]
 8010fca:	4413      	add	r3, r2
 8010fcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010fd0:	691a      	ldr	r2, [r3, #16]
 8010fd2:	69bb      	ldr	r3, [r7, #24]
 8010fd4:	0159      	lsls	r1, r3, #5
 8010fd6:	69fb      	ldr	r3, [r7, #28]
 8010fd8:	440b      	add	r3, r1
 8010fda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010fde:	4619      	mov	r1, r3
 8010fe0:	4b7c      	ldr	r3, [pc, #496]	@ (80111d4 <USB_EPStartXfer+0x53c>)
 8010fe2:	4013      	ands	r3, r2
 8010fe4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010fe6:	69bb      	ldr	r3, [r7, #24]
 8010fe8:	015a      	lsls	r2, r3, #5
 8010fea:	69fb      	ldr	r3, [r7, #28]
 8010fec:	4413      	add	r3, r2
 8010fee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010ff2:	691a      	ldr	r2, [r3, #16]
 8010ff4:	69bb      	ldr	r3, [r7, #24]
 8010ff6:	0159      	lsls	r1, r3, #5
 8010ff8:	69fb      	ldr	r3, [r7, #28]
 8010ffa:	440b      	add	r3, r1
 8010ffc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011000:	4619      	mov	r1, r3
 8011002:	4b75      	ldr	r3, [pc, #468]	@ (80111d8 <USB_EPStartXfer+0x540>)
 8011004:	4013      	ands	r3, r2
 8011006:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8011008:	69bb      	ldr	r3, [r7, #24]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d12f      	bne.n	801106e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 801100e:	68bb      	ldr	r3, [r7, #8]
 8011010:	691b      	ldr	r3, [r3, #16]
 8011012:	2b00      	cmp	r3, #0
 8011014:	d003      	beq.n	801101e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8011016:	68bb      	ldr	r3, [r7, #8]
 8011018:	689a      	ldr	r2, [r3, #8]
 801101a:	68bb      	ldr	r3, [r7, #8]
 801101c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801101e:	68bb      	ldr	r3, [r7, #8]
 8011020:	689a      	ldr	r2, [r3, #8]
 8011022:	68bb      	ldr	r3, [r7, #8]
 8011024:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8011026:	69bb      	ldr	r3, [r7, #24]
 8011028:	015a      	lsls	r2, r3, #5
 801102a:	69fb      	ldr	r3, [r7, #28]
 801102c:	4413      	add	r3, r2
 801102e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011032:	691a      	ldr	r2, [r3, #16]
 8011034:	68bb      	ldr	r3, [r7, #8]
 8011036:	6a1b      	ldr	r3, [r3, #32]
 8011038:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801103c:	69b9      	ldr	r1, [r7, #24]
 801103e:	0148      	lsls	r0, r1, #5
 8011040:	69f9      	ldr	r1, [r7, #28]
 8011042:	4401      	add	r1, r0
 8011044:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011048:	4313      	orrs	r3, r2
 801104a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801104c:	69bb      	ldr	r3, [r7, #24]
 801104e:	015a      	lsls	r2, r3, #5
 8011050:	69fb      	ldr	r3, [r7, #28]
 8011052:	4413      	add	r3, r2
 8011054:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011058:	691b      	ldr	r3, [r3, #16]
 801105a:	69ba      	ldr	r2, [r7, #24]
 801105c:	0151      	lsls	r1, r2, #5
 801105e:	69fa      	ldr	r2, [r7, #28]
 8011060:	440a      	add	r2, r1
 8011062:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011066:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801106a:	6113      	str	r3, [r2, #16]
 801106c:	e05f      	b.n	801112e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801106e:	68bb      	ldr	r3, [r7, #8]
 8011070:	691b      	ldr	r3, [r3, #16]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d123      	bne.n	80110be <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8011076:	69bb      	ldr	r3, [r7, #24]
 8011078:	015a      	lsls	r2, r3, #5
 801107a:	69fb      	ldr	r3, [r7, #28]
 801107c:	4413      	add	r3, r2
 801107e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011082:	691a      	ldr	r2, [r3, #16]
 8011084:	68bb      	ldr	r3, [r7, #8]
 8011086:	689b      	ldr	r3, [r3, #8]
 8011088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801108c:	69b9      	ldr	r1, [r7, #24]
 801108e:	0148      	lsls	r0, r1, #5
 8011090:	69f9      	ldr	r1, [r7, #28]
 8011092:	4401      	add	r1, r0
 8011094:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011098:	4313      	orrs	r3, r2
 801109a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801109c:	69bb      	ldr	r3, [r7, #24]
 801109e:	015a      	lsls	r2, r3, #5
 80110a0:	69fb      	ldr	r3, [r7, #28]
 80110a2:	4413      	add	r3, r2
 80110a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110a8:	691b      	ldr	r3, [r3, #16]
 80110aa:	69ba      	ldr	r2, [r7, #24]
 80110ac:	0151      	lsls	r1, r2, #5
 80110ae:	69fa      	ldr	r2, [r7, #28]
 80110b0:	440a      	add	r2, r1
 80110b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80110b6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80110ba:	6113      	str	r3, [r2, #16]
 80110bc:	e037      	b.n	801112e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80110be:	68bb      	ldr	r3, [r7, #8]
 80110c0:	691a      	ldr	r2, [r3, #16]
 80110c2:	68bb      	ldr	r3, [r7, #8]
 80110c4:	689b      	ldr	r3, [r3, #8]
 80110c6:	4413      	add	r3, r2
 80110c8:	1e5a      	subs	r2, r3, #1
 80110ca:	68bb      	ldr	r3, [r7, #8]
 80110cc:	689b      	ldr	r3, [r3, #8]
 80110ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80110d2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80110d4:	68bb      	ldr	r3, [r7, #8]
 80110d6:	689b      	ldr	r3, [r3, #8]
 80110d8:	8afa      	ldrh	r2, [r7, #22]
 80110da:	fb03 f202 	mul.w	r2, r3, r2
 80110de:	68bb      	ldr	r3, [r7, #8]
 80110e0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80110e2:	69bb      	ldr	r3, [r7, #24]
 80110e4:	015a      	lsls	r2, r3, #5
 80110e6:	69fb      	ldr	r3, [r7, #28]
 80110e8:	4413      	add	r3, r2
 80110ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110ee:	691a      	ldr	r2, [r3, #16]
 80110f0:	8afb      	ldrh	r3, [r7, #22]
 80110f2:	04d9      	lsls	r1, r3, #19
 80110f4:	4b39      	ldr	r3, [pc, #228]	@ (80111dc <USB_EPStartXfer+0x544>)
 80110f6:	400b      	ands	r3, r1
 80110f8:	69b9      	ldr	r1, [r7, #24]
 80110fa:	0148      	lsls	r0, r1, #5
 80110fc:	69f9      	ldr	r1, [r7, #28]
 80110fe:	4401      	add	r1, r0
 8011100:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011104:	4313      	orrs	r3, r2
 8011106:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8011108:	69bb      	ldr	r3, [r7, #24]
 801110a:	015a      	lsls	r2, r3, #5
 801110c:	69fb      	ldr	r3, [r7, #28]
 801110e:	4413      	add	r3, r2
 8011110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011114:	691a      	ldr	r2, [r3, #16]
 8011116:	68bb      	ldr	r3, [r7, #8]
 8011118:	6a1b      	ldr	r3, [r3, #32]
 801111a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801111e:	69b9      	ldr	r1, [r7, #24]
 8011120:	0148      	lsls	r0, r1, #5
 8011122:	69f9      	ldr	r1, [r7, #28]
 8011124:	4401      	add	r1, r0
 8011126:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801112a:	4313      	orrs	r3, r2
 801112c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801112e:	79fb      	ldrb	r3, [r7, #7]
 8011130:	2b01      	cmp	r3, #1
 8011132:	d10d      	bne.n	8011150 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8011134:	68bb      	ldr	r3, [r7, #8]
 8011136:	68db      	ldr	r3, [r3, #12]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d009      	beq.n	8011150 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801113c:	68bb      	ldr	r3, [r7, #8]
 801113e:	68d9      	ldr	r1, [r3, #12]
 8011140:	69bb      	ldr	r3, [r7, #24]
 8011142:	015a      	lsls	r2, r3, #5
 8011144:	69fb      	ldr	r3, [r7, #28]
 8011146:	4413      	add	r3, r2
 8011148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801114c:	460a      	mov	r2, r1
 801114e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8011150:	68bb      	ldr	r3, [r7, #8]
 8011152:	791b      	ldrb	r3, [r3, #4]
 8011154:	2b01      	cmp	r3, #1
 8011156:	d128      	bne.n	80111aa <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011158:	69fb      	ldr	r3, [r7, #28]
 801115a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801115e:	689b      	ldr	r3, [r3, #8]
 8011160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011164:	2b00      	cmp	r3, #0
 8011166:	d110      	bne.n	801118a <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8011168:	69bb      	ldr	r3, [r7, #24]
 801116a:	015a      	lsls	r2, r3, #5
 801116c:	69fb      	ldr	r3, [r7, #28]
 801116e:	4413      	add	r3, r2
 8011170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	69ba      	ldr	r2, [r7, #24]
 8011178:	0151      	lsls	r1, r2, #5
 801117a:	69fa      	ldr	r2, [r7, #28]
 801117c:	440a      	add	r2, r1
 801117e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011182:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011186:	6013      	str	r3, [r2, #0]
 8011188:	e00f      	b.n	80111aa <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801118a:	69bb      	ldr	r3, [r7, #24]
 801118c:	015a      	lsls	r2, r3, #5
 801118e:	69fb      	ldr	r3, [r7, #28]
 8011190:	4413      	add	r3, r2
 8011192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	69ba      	ldr	r2, [r7, #24]
 801119a:	0151      	lsls	r1, r2, #5
 801119c:	69fa      	ldr	r2, [r7, #28]
 801119e:	440a      	add	r2, r1
 80111a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80111a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80111a8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80111aa:	69bb      	ldr	r3, [r7, #24]
 80111ac:	015a      	lsls	r2, r3, #5
 80111ae:	69fb      	ldr	r3, [r7, #28]
 80111b0:	4413      	add	r3, r2
 80111b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	69ba      	ldr	r2, [r7, #24]
 80111ba:	0151      	lsls	r1, r2, #5
 80111bc:	69fa      	ldr	r2, [r7, #28]
 80111be:	440a      	add	r2, r1
 80111c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80111c4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80111c8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80111ca:	2300      	movs	r3, #0
}
 80111cc:	4618      	mov	r0, r3
 80111ce:	3720      	adds	r7, #32
 80111d0:	46bd      	mov	sp, r7
 80111d2:	bd80      	pop	{r7, pc}
 80111d4:	fff80000 	.word	0xfff80000
 80111d8:	e007ffff 	.word	0xe007ffff
 80111dc:	1ff80000 	.word	0x1ff80000

080111e0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80111e0:	b480      	push	{r7}
 80111e2:	b087      	sub	sp, #28
 80111e4:	af00      	add	r7, sp, #0
 80111e6:	6078      	str	r0, [r7, #4]
 80111e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80111ea:	2300      	movs	r3, #0
 80111ec:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80111ee:	2300      	movs	r3, #0
 80111f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80111f6:	683b      	ldr	r3, [r7, #0]
 80111f8:	785b      	ldrb	r3, [r3, #1]
 80111fa:	2b01      	cmp	r3, #1
 80111fc:	d14a      	bne.n	8011294 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80111fe:	683b      	ldr	r3, [r7, #0]
 8011200:	781b      	ldrb	r3, [r3, #0]
 8011202:	015a      	lsls	r2, r3, #5
 8011204:	693b      	ldr	r3, [r7, #16]
 8011206:	4413      	add	r3, r2
 8011208:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011212:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011216:	f040 8086 	bne.w	8011326 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801121a:	683b      	ldr	r3, [r7, #0]
 801121c:	781b      	ldrb	r3, [r3, #0]
 801121e:	015a      	lsls	r2, r3, #5
 8011220:	693b      	ldr	r3, [r7, #16]
 8011222:	4413      	add	r3, r2
 8011224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	683a      	ldr	r2, [r7, #0]
 801122c:	7812      	ldrb	r2, [r2, #0]
 801122e:	0151      	lsls	r1, r2, #5
 8011230:	693a      	ldr	r2, [r7, #16]
 8011232:	440a      	add	r2, r1
 8011234:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011238:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801123c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801123e:	683b      	ldr	r3, [r7, #0]
 8011240:	781b      	ldrb	r3, [r3, #0]
 8011242:	015a      	lsls	r2, r3, #5
 8011244:	693b      	ldr	r3, [r7, #16]
 8011246:	4413      	add	r3, r2
 8011248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	683a      	ldr	r2, [r7, #0]
 8011250:	7812      	ldrb	r2, [r2, #0]
 8011252:	0151      	lsls	r1, r2, #5
 8011254:	693a      	ldr	r2, [r7, #16]
 8011256:	440a      	add	r2, r1
 8011258:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801125c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011260:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	3301      	adds	r3, #1
 8011266:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	f242 7210 	movw	r2, #10000	@ 0x2710
 801126e:	4293      	cmp	r3, r2
 8011270:	d902      	bls.n	8011278 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8011272:	2301      	movs	r3, #1
 8011274:	75fb      	strb	r3, [r7, #23]
          break;
 8011276:	e056      	b.n	8011326 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8011278:	683b      	ldr	r3, [r7, #0]
 801127a:	781b      	ldrb	r3, [r3, #0]
 801127c:	015a      	lsls	r2, r3, #5
 801127e:	693b      	ldr	r3, [r7, #16]
 8011280:	4413      	add	r3, r2
 8011282:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801128c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011290:	d0e7      	beq.n	8011262 <USB_EPStopXfer+0x82>
 8011292:	e048      	b.n	8011326 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011294:	683b      	ldr	r3, [r7, #0]
 8011296:	781b      	ldrb	r3, [r3, #0]
 8011298:	015a      	lsls	r2, r3, #5
 801129a:	693b      	ldr	r3, [r7, #16]
 801129c:	4413      	add	r3, r2
 801129e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80112a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80112ac:	d13b      	bne.n	8011326 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	781b      	ldrb	r3, [r3, #0]
 80112b2:	015a      	lsls	r2, r3, #5
 80112b4:	693b      	ldr	r3, [r7, #16]
 80112b6:	4413      	add	r3, r2
 80112b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	683a      	ldr	r2, [r7, #0]
 80112c0:	7812      	ldrb	r2, [r2, #0]
 80112c2:	0151      	lsls	r1, r2, #5
 80112c4:	693a      	ldr	r2, [r7, #16]
 80112c6:	440a      	add	r2, r1
 80112c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80112cc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80112d0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80112d2:	683b      	ldr	r3, [r7, #0]
 80112d4:	781b      	ldrb	r3, [r3, #0]
 80112d6:	015a      	lsls	r2, r3, #5
 80112d8:	693b      	ldr	r3, [r7, #16]
 80112da:	4413      	add	r3, r2
 80112dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	683a      	ldr	r2, [r7, #0]
 80112e4:	7812      	ldrb	r2, [r2, #0]
 80112e6:	0151      	lsls	r1, r2, #5
 80112e8:	693a      	ldr	r2, [r7, #16]
 80112ea:	440a      	add	r2, r1
 80112ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80112f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80112f4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	3301      	adds	r3, #1
 80112fa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8011302:	4293      	cmp	r3, r2
 8011304:	d902      	bls.n	801130c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8011306:	2301      	movs	r3, #1
 8011308:	75fb      	strb	r3, [r7, #23]
          break;
 801130a:	e00c      	b.n	8011326 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801130c:	683b      	ldr	r3, [r7, #0]
 801130e:	781b      	ldrb	r3, [r3, #0]
 8011310:	015a      	lsls	r2, r3, #5
 8011312:	693b      	ldr	r3, [r7, #16]
 8011314:	4413      	add	r3, r2
 8011316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011320:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011324:	d0e7      	beq.n	80112f6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8011326:	7dfb      	ldrb	r3, [r7, #23]
}
 8011328:	4618      	mov	r0, r3
 801132a:	371c      	adds	r7, #28
 801132c:	46bd      	mov	sp, r7
 801132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011332:	4770      	bx	lr

08011334 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011334:	b480      	push	{r7}
 8011336:	b089      	sub	sp, #36	@ 0x24
 8011338:	af00      	add	r7, sp, #0
 801133a:	60f8      	str	r0, [r7, #12]
 801133c:	60b9      	str	r1, [r7, #8]
 801133e:	4611      	mov	r1, r2
 8011340:	461a      	mov	r2, r3
 8011342:	460b      	mov	r3, r1
 8011344:	71fb      	strb	r3, [r7, #7]
 8011346:	4613      	mov	r3, r2
 8011348:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801134e:	68bb      	ldr	r3, [r7, #8]
 8011350:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8011352:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011356:	2b00      	cmp	r3, #0
 8011358:	d123      	bne.n	80113a2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801135a:	88bb      	ldrh	r3, [r7, #4]
 801135c:	3303      	adds	r3, #3
 801135e:	089b      	lsrs	r3, r3, #2
 8011360:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8011362:	2300      	movs	r3, #0
 8011364:	61bb      	str	r3, [r7, #24]
 8011366:	e018      	b.n	801139a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011368:	79fb      	ldrb	r3, [r7, #7]
 801136a:	031a      	lsls	r2, r3, #12
 801136c:	697b      	ldr	r3, [r7, #20]
 801136e:	4413      	add	r3, r2
 8011370:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011374:	461a      	mov	r2, r3
 8011376:	69fb      	ldr	r3, [r7, #28]
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	6013      	str	r3, [r2, #0]
      pSrc++;
 801137c:	69fb      	ldr	r3, [r7, #28]
 801137e:	3301      	adds	r3, #1
 8011380:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011382:	69fb      	ldr	r3, [r7, #28]
 8011384:	3301      	adds	r3, #1
 8011386:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011388:	69fb      	ldr	r3, [r7, #28]
 801138a:	3301      	adds	r3, #1
 801138c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801138e:	69fb      	ldr	r3, [r7, #28]
 8011390:	3301      	adds	r3, #1
 8011392:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8011394:	69bb      	ldr	r3, [r7, #24]
 8011396:	3301      	adds	r3, #1
 8011398:	61bb      	str	r3, [r7, #24]
 801139a:	69ba      	ldr	r2, [r7, #24]
 801139c:	693b      	ldr	r3, [r7, #16]
 801139e:	429a      	cmp	r2, r3
 80113a0:	d3e2      	bcc.n	8011368 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80113a2:	2300      	movs	r3, #0
}
 80113a4:	4618      	mov	r0, r3
 80113a6:	3724      	adds	r7, #36	@ 0x24
 80113a8:	46bd      	mov	sp, r7
 80113aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ae:	4770      	bx	lr

080113b0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80113b0:	b480      	push	{r7}
 80113b2:	b08b      	sub	sp, #44	@ 0x2c
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	60f8      	str	r0, [r7, #12]
 80113b8:	60b9      	str	r1, [r7, #8]
 80113ba:	4613      	mov	r3, r2
 80113bc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80113c2:	68bb      	ldr	r3, [r7, #8]
 80113c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80113c6:	88fb      	ldrh	r3, [r7, #6]
 80113c8:	089b      	lsrs	r3, r3, #2
 80113ca:	b29b      	uxth	r3, r3
 80113cc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80113ce:	88fb      	ldrh	r3, [r7, #6]
 80113d0:	f003 0303 	and.w	r3, r3, #3
 80113d4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80113d6:	2300      	movs	r3, #0
 80113d8:	623b      	str	r3, [r7, #32]
 80113da:	e014      	b.n	8011406 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80113dc:	69bb      	ldr	r3, [r7, #24]
 80113de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80113e2:	681a      	ldr	r2, [r3, #0]
 80113e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113e6:	601a      	str	r2, [r3, #0]
    pDest++;
 80113e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ea:	3301      	adds	r3, #1
 80113ec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80113ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113f0:	3301      	adds	r3, #1
 80113f2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80113f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113f6:	3301      	adds	r3, #1
 80113f8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80113fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113fc:	3301      	adds	r3, #1
 80113fe:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011400:	6a3b      	ldr	r3, [r7, #32]
 8011402:	3301      	adds	r3, #1
 8011404:	623b      	str	r3, [r7, #32]
 8011406:	6a3a      	ldr	r2, [r7, #32]
 8011408:	697b      	ldr	r3, [r7, #20]
 801140a:	429a      	cmp	r2, r3
 801140c:	d3e6      	bcc.n	80113dc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801140e:	8bfb      	ldrh	r3, [r7, #30]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d01e      	beq.n	8011452 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8011414:	2300      	movs	r3, #0
 8011416:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011418:	69bb      	ldr	r3, [r7, #24]
 801141a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801141e:	461a      	mov	r2, r3
 8011420:	f107 0310 	add.w	r3, r7, #16
 8011424:	6812      	ldr	r2, [r2, #0]
 8011426:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011428:	693a      	ldr	r2, [r7, #16]
 801142a:	6a3b      	ldr	r3, [r7, #32]
 801142c:	b2db      	uxtb	r3, r3
 801142e:	00db      	lsls	r3, r3, #3
 8011430:	fa22 f303 	lsr.w	r3, r2, r3
 8011434:	b2da      	uxtb	r2, r3
 8011436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011438:	701a      	strb	r2, [r3, #0]
      i++;
 801143a:	6a3b      	ldr	r3, [r7, #32]
 801143c:	3301      	adds	r3, #1
 801143e:	623b      	str	r3, [r7, #32]
      pDest++;
 8011440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011442:	3301      	adds	r3, #1
 8011444:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8011446:	8bfb      	ldrh	r3, [r7, #30]
 8011448:	3b01      	subs	r3, #1
 801144a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801144c:	8bfb      	ldrh	r3, [r7, #30]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d1ea      	bne.n	8011428 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8011452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011454:	4618      	mov	r0, r3
 8011456:	372c      	adds	r7, #44	@ 0x2c
 8011458:	46bd      	mov	sp, r7
 801145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801145e:	4770      	bx	lr

08011460 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011460:	b480      	push	{r7}
 8011462:	b085      	sub	sp, #20
 8011464:	af00      	add	r7, sp, #0
 8011466:	6078      	str	r0, [r7, #4]
 8011468:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801146e:	683b      	ldr	r3, [r7, #0]
 8011470:	781b      	ldrb	r3, [r3, #0]
 8011472:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011474:	683b      	ldr	r3, [r7, #0]
 8011476:	785b      	ldrb	r3, [r3, #1]
 8011478:	2b01      	cmp	r3, #1
 801147a:	d12c      	bne.n	80114d6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 801147c:	68bb      	ldr	r3, [r7, #8]
 801147e:	015a      	lsls	r2, r3, #5
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	4413      	add	r3, r2
 8011484:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	2b00      	cmp	r3, #0
 801148c:	db12      	blt.n	80114b4 <USB_EPSetStall+0x54>
 801148e:	68bb      	ldr	r3, [r7, #8]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d00f      	beq.n	80114b4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8011494:	68bb      	ldr	r3, [r7, #8]
 8011496:	015a      	lsls	r2, r3, #5
 8011498:	68fb      	ldr	r3, [r7, #12]
 801149a:	4413      	add	r3, r2
 801149c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	68ba      	ldr	r2, [r7, #8]
 80114a4:	0151      	lsls	r1, r2, #5
 80114a6:	68fa      	ldr	r2, [r7, #12]
 80114a8:	440a      	add	r2, r1
 80114aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80114ae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80114b2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80114b4:	68bb      	ldr	r3, [r7, #8]
 80114b6:	015a      	lsls	r2, r3, #5
 80114b8:	68fb      	ldr	r3, [r7, #12]
 80114ba:	4413      	add	r3, r2
 80114bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	68ba      	ldr	r2, [r7, #8]
 80114c4:	0151      	lsls	r1, r2, #5
 80114c6:	68fa      	ldr	r2, [r7, #12]
 80114c8:	440a      	add	r2, r1
 80114ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80114ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80114d2:	6013      	str	r3, [r2, #0]
 80114d4:	e02b      	b.n	801152e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80114d6:	68bb      	ldr	r3, [r7, #8]
 80114d8:	015a      	lsls	r2, r3, #5
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	4413      	add	r3, r2
 80114de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	db12      	blt.n	801150e <USB_EPSetStall+0xae>
 80114e8:	68bb      	ldr	r3, [r7, #8]
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d00f      	beq.n	801150e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80114ee:	68bb      	ldr	r3, [r7, #8]
 80114f0:	015a      	lsls	r2, r3, #5
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	4413      	add	r3, r2
 80114f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	68ba      	ldr	r2, [r7, #8]
 80114fe:	0151      	lsls	r1, r2, #5
 8011500:	68fa      	ldr	r2, [r7, #12]
 8011502:	440a      	add	r2, r1
 8011504:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011508:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801150c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801150e:	68bb      	ldr	r3, [r7, #8]
 8011510:	015a      	lsls	r2, r3, #5
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	4413      	add	r3, r2
 8011516:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	68ba      	ldr	r2, [r7, #8]
 801151e:	0151      	lsls	r1, r2, #5
 8011520:	68fa      	ldr	r2, [r7, #12]
 8011522:	440a      	add	r2, r1
 8011524:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011528:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801152c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801152e:	2300      	movs	r3, #0
}
 8011530:	4618      	mov	r0, r3
 8011532:	3714      	adds	r7, #20
 8011534:	46bd      	mov	sp, r7
 8011536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801153a:	4770      	bx	lr

0801153c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801153c:	b480      	push	{r7}
 801153e:	b085      	sub	sp, #20
 8011540:	af00      	add	r7, sp, #0
 8011542:	6078      	str	r0, [r7, #4]
 8011544:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801154a:	683b      	ldr	r3, [r7, #0]
 801154c:	781b      	ldrb	r3, [r3, #0]
 801154e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	785b      	ldrb	r3, [r3, #1]
 8011554:	2b01      	cmp	r3, #1
 8011556:	d128      	bne.n	80115aa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8011558:	68bb      	ldr	r3, [r7, #8]
 801155a:	015a      	lsls	r2, r3, #5
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	4413      	add	r3, r2
 8011560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	68ba      	ldr	r2, [r7, #8]
 8011568:	0151      	lsls	r1, r2, #5
 801156a:	68fa      	ldr	r2, [r7, #12]
 801156c:	440a      	add	r2, r1
 801156e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011572:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011576:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011578:	683b      	ldr	r3, [r7, #0]
 801157a:	791b      	ldrb	r3, [r3, #4]
 801157c:	2b03      	cmp	r3, #3
 801157e:	d003      	beq.n	8011588 <USB_EPClearStall+0x4c>
 8011580:	683b      	ldr	r3, [r7, #0]
 8011582:	791b      	ldrb	r3, [r3, #4]
 8011584:	2b02      	cmp	r3, #2
 8011586:	d138      	bne.n	80115fa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8011588:	68bb      	ldr	r3, [r7, #8]
 801158a:	015a      	lsls	r2, r3, #5
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	4413      	add	r3, r2
 8011590:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	68ba      	ldr	r2, [r7, #8]
 8011598:	0151      	lsls	r1, r2, #5
 801159a:	68fa      	ldr	r2, [r7, #12]
 801159c:	440a      	add	r2, r1
 801159e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80115a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80115a6:	6013      	str	r3, [r2, #0]
 80115a8:	e027      	b.n	80115fa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80115aa:	68bb      	ldr	r3, [r7, #8]
 80115ac:	015a      	lsls	r2, r3, #5
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	4413      	add	r3, r2
 80115b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	68ba      	ldr	r2, [r7, #8]
 80115ba:	0151      	lsls	r1, r2, #5
 80115bc:	68fa      	ldr	r2, [r7, #12]
 80115be:	440a      	add	r2, r1
 80115c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80115c4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80115c8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80115ca:	683b      	ldr	r3, [r7, #0]
 80115cc:	791b      	ldrb	r3, [r3, #4]
 80115ce:	2b03      	cmp	r3, #3
 80115d0:	d003      	beq.n	80115da <USB_EPClearStall+0x9e>
 80115d2:	683b      	ldr	r3, [r7, #0]
 80115d4:	791b      	ldrb	r3, [r3, #4]
 80115d6:	2b02      	cmp	r3, #2
 80115d8:	d10f      	bne.n	80115fa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80115da:	68bb      	ldr	r3, [r7, #8]
 80115dc:	015a      	lsls	r2, r3, #5
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	4413      	add	r3, r2
 80115e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	68ba      	ldr	r2, [r7, #8]
 80115ea:	0151      	lsls	r1, r2, #5
 80115ec:	68fa      	ldr	r2, [r7, #12]
 80115ee:	440a      	add	r2, r1
 80115f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80115f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80115f8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80115fa:	2300      	movs	r3, #0
}
 80115fc:	4618      	mov	r0, r3
 80115fe:	3714      	adds	r7, #20
 8011600:	46bd      	mov	sp, r7
 8011602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011606:	4770      	bx	lr

08011608 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8011608:	b480      	push	{r7}
 801160a:	b085      	sub	sp, #20
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
 8011610:	460b      	mov	r3, r1
 8011612:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8011618:	68fb      	ldr	r3, [r7, #12]
 801161a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	68fa      	ldr	r2, [r7, #12]
 8011622:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011626:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801162a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011632:	681a      	ldr	r2, [r3, #0]
 8011634:	78fb      	ldrb	r3, [r7, #3]
 8011636:	011b      	lsls	r3, r3, #4
 8011638:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 801163c:	68f9      	ldr	r1, [r7, #12]
 801163e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011642:	4313      	orrs	r3, r2
 8011644:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8011646:	2300      	movs	r3, #0
}
 8011648:	4618      	mov	r0, r3
 801164a:	3714      	adds	r7, #20
 801164c:	46bd      	mov	sp, r7
 801164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011652:	4770      	bx	lr

08011654 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011654:	b480      	push	{r7}
 8011656:	b085      	sub	sp, #20
 8011658:	af00      	add	r7, sp, #0
 801165a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	68fa      	ldr	r2, [r7, #12]
 801166a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801166e:	f023 0303 	bic.w	r3, r3, #3
 8011672:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801167a:	685b      	ldr	r3, [r3, #4]
 801167c:	68fa      	ldr	r2, [r7, #12]
 801167e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011682:	f023 0302 	bic.w	r3, r3, #2
 8011686:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011688:	2300      	movs	r3, #0
}
 801168a:	4618      	mov	r0, r3
 801168c:	3714      	adds	r7, #20
 801168e:	46bd      	mov	sp, r7
 8011690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011694:	4770      	bx	lr

08011696 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011696:	b480      	push	{r7}
 8011698:	b085      	sub	sp, #20
 801169a:	af00      	add	r7, sp, #0
 801169c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	68fa      	ldr	r2, [r7, #12]
 80116ac:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80116b0:	f023 0303 	bic.w	r3, r3, #3
 80116b4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80116b6:	68fb      	ldr	r3, [r7, #12]
 80116b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80116bc:	685b      	ldr	r3, [r3, #4]
 80116be:	68fa      	ldr	r2, [r7, #12]
 80116c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80116c4:	f043 0302 	orr.w	r3, r3, #2
 80116c8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80116ca:	2300      	movs	r3, #0
}
 80116cc:	4618      	mov	r0, r3
 80116ce:	3714      	adds	r7, #20
 80116d0:	46bd      	mov	sp, r7
 80116d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116d6:	4770      	bx	lr

080116d8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80116d8:	b480      	push	{r7}
 80116da:	b085      	sub	sp, #20
 80116dc:	af00      	add	r7, sp, #0
 80116de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	695b      	ldr	r3, [r3, #20]
 80116e4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	699b      	ldr	r3, [r3, #24]
 80116ea:	68fa      	ldr	r2, [r7, #12]
 80116ec:	4013      	ands	r3, r2
 80116ee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80116f0:	68fb      	ldr	r3, [r7, #12]
}
 80116f2:	4618      	mov	r0, r3
 80116f4:	3714      	adds	r7, #20
 80116f6:	46bd      	mov	sp, r7
 80116f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116fc:	4770      	bx	lr

080116fe <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80116fe:	b480      	push	{r7}
 8011700:	b085      	sub	sp, #20
 8011702:	af00      	add	r7, sp, #0
 8011704:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011710:	699b      	ldr	r3, [r3, #24]
 8011712:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801171a:	69db      	ldr	r3, [r3, #28]
 801171c:	68ba      	ldr	r2, [r7, #8]
 801171e:	4013      	ands	r3, r2
 8011720:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8011722:	68bb      	ldr	r3, [r7, #8]
 8011724:	0c1b      	lsrs	r3, r3, #16
}
 8011726:	4618      	mov	r0, r3
 8011728:	3714      	adds	r7, #20
 801172a:	46bd      	mov	sp, r7
 801172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011730:	4770      	bx	lr

08011732 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8011732:	b480      	push	{r7}
 8011734:	b085      	sub	sp, #20
 8011736:	af00      	add	r7, sp, #0
 8011738:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011744:	699b      	ldr	r3, [r3, #24]
 8011746:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801174e:	69db      	ldr	r3, [r3, #28]
 8011750:	68ba      	ldr	r2, [r7, #8]
 8011752:	4013      	ands	r3, r2
 8011754:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8011756:	68bb      	ldr	r3, [r7, #8]
 8011758:	b29b      	uxth	r3, r3
}
 801175a:	4618      	mov	r0, r3
 801175c:	3714      	adds	r7, #20
 801175e:	46bd      	mov	sp, r7
 8011760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011764:	4770      	bx	lr

08011766 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8011766:	b480      	push	{r7}
 8011768:	b085      	sub	sp, #20
 801176a:	af00      	add	r7, sp, #0
 801176c:	6078      	str	r0, [r7, #4]
 801176e:	460b      	mov	r3, r1
 8011770:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8011776:	78fb      	ldrb	r3, [r7, #3]
 8011778:	015a      	lsls	r2, r3, #5
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	4413      	add	r3, r2
 801177e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011782:	689b      	ldr	r3, [r3, #8]
 8011784:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8011786:	68fb      	ldr	r3, [r7, #12]
 8011788:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801178c:	695b      	ldr	r3, [r3, #20]
 801178e:	68ba      	ldr	r2, [r7, #8]
 8011790:	4013      	ands	r3, r2
 8011792:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011794:	68bb      	ldr	r3, [r7, #8]
}
 8011796:	4618      	mov	r0, r3
 8011798:	3714      	adds	r7, #20
 801179a:	46bd      	mov	sp, r7
 801179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a0:	4770      	bx	lr

080117a2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80117a2:	b480      	push	{r7}
 80117a4:	b087      	sub	sp, #28
 80117a6:	af00      	add	r7, sp, #0
 80117a8:	6078      	str	r0, [r7, #4]
 80117aa:	460b      	mov	r3, r1
 80117ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80117b2:	697b      	ldr	r3, [r7, #20]
 80117b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80117b8:	691b      	ldr	r3, [r3, #16]
 80117ba:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80117bc:	697b      	ldr	r3, [r7, #20]
 80117be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80117c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117c4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80117c6:	78fb      	ldrb	r3, [r7, #3]
 80117c8:	f003 030f 	and.w	r3, r3, #15
 80117cc:	68fa      	ldr	r2, [r7, #12]
 80117ce:	fa22 f303 	lsr.w	r3, r2, r3
 80117d2:	01db      	lsls	r3, r3, #7
 80117d4:	b2db      	uxtb	r3, r3
 80117d6:	693a      	ldr	r2, [r7, #16]
 80117d8:	4313      	orrs	r3, r2
 80117da:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80117dc:	78fb      	ldrb	r3, [r7, #3]
 80117de:	015a      	lsls	r2, r3, #5
 80117e0:	697b      	ldr	r3, [r7, #20]
 80117e2:	4413      	add	r3, r2
 80117e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80117e8:	689b      	ldr	r3, [r3, #8]
 80117ea:	693a      	ldr	r2, [r7, #16]
 80117ec:	4013      	ands	r3, r2
 80117ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80117f0:	68bb      	ldr	r3, [r7, #8]
}
 80117f2:	4618      	mov	r0, r3
 80117f4:	371c      	adds	r7, #28
 80117f6:	46bd      	mov	sp, r7
 80117f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117fc:	4770      	bx	lr

080117fe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80117fe:	b480      	push	{r7}
 8011800:	b083      	sub	sp, #12
 8011802:	af00      	add	r7, sp, #0
 8011804:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	695b      	ldr	r3, [r3, #20]
 801180a:	f003 0301 	and.w	r3, r3, #1
}
 801180e:	4618      	mov	r0, r3
 8011810:	370c      	adds	r7, #12
 8011812:	46bd      	mov	sp, r7
 8011814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011818:	4770      	bx	lr
	...

0801181c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 801181c:	b480      	push	{r7}
 801181e:	b085      	sub	sp, #20
 8011820:	af00      	add	r7, sp, #0
 8011822:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801182e:	681a      	ldr	r2, [r3, #0]
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011836:	4619      	mov	r1, r3
 8011838:	4b09      	ldr	r3, [pc, #36]	@ (8011860 <USB_ActivateSetup+0x44>)
 801183a:	4013      	ands	r3, r2
 801183c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011844:	685b      	ldr	r3, [r3, #4]
 8011846:	68fa      	ldr	r2, [r7, #12]
 8011848:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801184c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011850:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011852:	2300      	movs	r3, #0
}
 8011854:	4618      	mov	r0, r3
 8011856:	3714      	adds	r7, #20
 8011858:	46bd      	mov	sp, r7
 801185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801185e:	4770      	bx	lr
 8011860:	fffff800 	.word	0xfffff800

08011864 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8011864:	b480      	push	{r7}
 8011866:	b087      	sub	sp, #28
 8011868:	af00      	add	r7, sp, #0
 801186a:	60f8      	str	r0, [r7, #12]
 801186c:	460b      	mov	r3, r1
 801186e:	607a      	str	r2, [r7, #4]
 8011870:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	333c      	adds	r3, #60	@ 0x3c
 801187a:	3304      	adds	r3, #4
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8011880:	693b      	ldr	r3, [r7, #16]
 8011882:	4a26      	ldr	r2, [pc, #152]	@ (801191c <USB_EP0_OutStart+0xb8>)
 8011884:	4293      	cmp	r3, r2
 8011886:	d90a      	bls.n	801189e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011888:	697b      	ldr	r3, [r7, #20]
 801188a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801188e:	681b      	ldr	r3, [r3, #0]
 8011890:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011894:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011898:	d101      	bne.n	801189e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801189a:	2300      	movs	r3, #0
 801189c:	e037      	b.n	801190e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801189e:	697b      	ldr	r3, [r7, #20]
 80118a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118a4:	461a      	mov	r2, r3
 80118a6:	2300      	movs	r3, #0
 80118a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80118aa:	697b      	ldr	r3, [r7, #20]
 80118ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118b0:	691b      	ldr	r3, [r3, #16]
 80118b2:	697a      	ldr	r2, [r7, #20]
 80118b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80118b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80118bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80118be:	697b      	ldr	r3, [r7, #20]
 80118c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118c4:	691b      	ldr	r3, [r3, #16]
 80118c6:	697a      	ldr	r2, [r7, #20]
 80118c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80118cc:	f043 0318 	orr.w	r3, r3, #24
 80118d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80118d2:	697b      	ldr	r3, [r7, #20]
 80118d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118d8:	691b      	ldr	r3, [r3, #16]
 80118da:	697a      	ldr	r2, [r7, #20]
 80118dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80118e0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80118e4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80118e6:	7afb      	ldrb	r3, [r7, #11]
 80118e8:	2b01      	cmp	r3, #1
 80118ea:	d10f      	bne.n	801190c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80118ec:	697b      	ldr	r3, [r7, #20]
 80118ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118f2:	461a      	mov	r2, r3
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80118f8:	697b      	ldr	r3, [r7, #20]
 80118fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	697a      	ldr	r2, [r7, #20]
 8011902:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011906:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801190a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801190c:	2300      	movs	r3, #0
}
 801190e:	4618      	mov	r0, r3
 8011910:	371c      	adds	r7, #28
 8011912:	46bd      	mov	sp, r7
 8011914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011918:	4770      	bx	lr
 801191a:	bf00      	nop
 801191c:	4f54300a 	.word	0x4f54300a

08011920 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011920:	b480      	push	{r7}
 8011922:	b085      	sub	sp, #20
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011928:	2300      	movs	r3, #0
 801192a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	3301      	adds	r3, #1
 8011930:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011938:	d901      	bls.n	801193e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801193a:	2303      	movs	r3, #3
 801193c:	e01b      	b.n	8011976 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	691b      	ldr	r3, [r3, #16]
 8011942:	2b00      	cmp	r3, #0
 8011944:	daf2      	bge.n	801192c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8011946:	2300      	movs	r3, #0
 8011948:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	691b      	ldr	r3, [r3, #16]
 801194e:	f043 0201 	orr.w	r2, r3, #1
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	3301      	adds	r3, #1
 801195a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801195c:	68fb      	ldr	r3, [r7, #12]
 801195e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011962:	d901      	bls.n	8011968 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8011964:	2303      	movs	r3, #3
 8011966:	e006      	b.n	8011976 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	691b      	ldr	r3, [r3, #16]
 801196c:	f003 0301 	and.w	r3, r3, #1
 8011970:	2b01      	cmp	r3, #1
 8011972:	d0f0      	beq.n	8011956 <USB_CoreReset+0x36>

  return HAL_OK;
 8011974:	2300      	movs	r3, #0
}
 8011976:	4618      	mov	r0, r3
 8011978:	3714      	adds	r7, #20
 801197a:	46bd      	mov	sp, r7
 801197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011980:	4770      	bx	lr
	...

08011984 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011984:	b580      	push	{r7, lr}
 8011986:	b084      	sub	sp, #16
 8011988:	af00      	add	r7, sp, #0
 801198a:	6078      	str	r0, [r7, #4]
 801198c:	460b      	mov	r3, r1
 801198e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011990:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8011994:	f002 fcfe 	bl	8014394 <USBD_static_malloc>
 8011998:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801199a:	68fb      	ldr	r3, [r7, #12]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d109      	bne.n	80119b4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	32b0      	adds	r2, #176	@ 0xb0
 80119aa:	2100      	movs	r1, #0
 80119ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80119b0:	2302      	movs	r3, #2
 80119b2:	e0d4      	b.n	8011b5e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80119b4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80119b8:	2100      	movs	r1, #0
 80119ba:	68f8      	ldr	r0, [r7, #12]
 80119bc:	f002 fe4e 	bl	801465c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	32b0      	adds	r2, #176	@ 0xb0
 80119ca:	68f9      	ldr	r1, [r7, #12]
 80119cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	32b0      	adds	r2, #176	@ 0xb0
 80119da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	7c1b      	ldrb	r3, [r3, #16]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d138      	bne.n	8011a5e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80119ec:	4b5e      	ldr	r3, [pc, #376]	@ (8011b68 <USBD_CDC_Init+0x1e4>)
 80119ee:	7819      	ldrb	r1, [r3, #0]
 80119f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80119f4:	2202      	movs	r2, #2
 80119f6:	6878      	ldr	r0, [r7, #4]
 80119f8:	f002 fba9 	bl	801414e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80119fc:	4b5a      	ldr	r3, [pc, #360]	@ (8011b68 <USBD_CDC_Init+0x1e4>)
 80119fe:	781b      	ldrb	r3, [r3, #0]
 8011a00:	f003 020f 	and.w	r2, r3, #15
 8011a04:	6879      	ldr	r1, [r7, #4]
 8011a06:	4613      	mov	r3, r2
 8011a08:	009b      	lsls	r3, r3, #2
 8011a0a:	4413      	add	r3, r2
 8011a0c:	009b      	lsls	r3, r3, #2
 8011a0e:	440b      	add	r3, r1
 8011a10:	3324      	adds	r3, #36	@ 0x24
 8011a12:	2201      	movs	r2, #1
 8011a14:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8011a16:	4b55      	ldr	r3, [pc, #340]	@ (8011b6c <USBD_CDC_Init+0x1e8>)
 8011a18:	7819      	ldrb	r1, [r3, #0]
 8011a1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011a1e:	2202      	movs	r2, #2
 8011a20:	6878      	ldr	r0, [r7, #4]
 8011a22:	f002 fb94 	bl	801414e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011a26:	4b51      	ldr	r3, [pc, #324]	@ (8011b6c <USBD_CDC_Init+0x1e8>)
 8011a28:	781b      	ldrb	r3, [r3, #0]
 8011a2a:	f003 020f 	and.w	r2, r3, #15
 8011a2e:	6879      	ldr	r1, [r7, #4]
 8011a30:	4613      	mov	r3, r2
 8011a32:	009b      	lsls	r3, r3, #2
 8011a34:	4413      	add	r3, r2
 8011a36:	009b      	lsls	r3, r3, #2
 8011a38:	440b      	add	r3, r1
 8011a3a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011a3e:	2201      	movs	r2, #1
 8011a40:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011a42:	4b4b      	ldr	r3, [pc, #300]	@ (8011b70 <USBD_CDC_Init+0x1ec>)
 8011a44:	781b      	ldrb	r3, [r3, #0]
 8011a46:	f003 020f 	and.w	r2, r3, #15
 8011a4a:	6879      	ldr	r1, [r7, #4]
 8011a4c:	4613      	mov	r3, r2
 8011a4e:	009b      	lsls	r3, r3, #2
 8011a50:	4413      	add	r3, r2
 8011a52:	009b      	lsls	r3, r3, #2
 8011a54:	440b      	add	r3, r1
 8011a56:	3326      	adds	r3, #38	@ 0x26
 8011a58:	2210      	movs	r2, #16
 8011a5a:	801a      	strh	r2, [r3, #0]
 8011a5c:	e035      	b.n	8011aca <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011a5e:	4b42      	ldr	r3, [pc, #264]	@ (8011b68 <USBD_CDC_Init+0x1e4>)
 8011a60:	7819      	ldrb	r1, [r3, #0]
 8011a62:	2340      	movs	r3, #64	@ 0x40
 8011a64:	2202      	movs	r2, #2
 8011a66:	6878      	ldr	r0, [r7, #4]
 8011a68:	f002 fb71 	bl	801414e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011a6c:	4b3e      	ldr	r3, [pc, #248]	@ (8011b68 <USBD_CDC_Init+0x1e4>)
 8011a6e:	781b      	ldrb	r3, [r3, #0]
 8011a70:	f003 020f 	and.w	r2, r3, #15
 8011a74:	6879      	ldr	r1, [r7, #4]
 8011a76:	4613      	mov	r3, r2
 8011a78:	009b      	lsls	r3, r3, #2
 8011a7a:	4413      	add	r3, r2
 8011a7c:	009b      	lsls	r3, r3, #2
 8011a7e:	440b      	add	r3, r1
 8011a80:	3324      	adds	r3, #36	@ 0x24
 8011a82:	2201      	movs	r2, #1
 8011a84:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8011a86:	4b39      	ldr	r3, [pc, #228]	@ (8011b6c <USBD_CDC_Init+0x1e8>)
 8011a88:	7819      	ldrb	r1, [r3, #0]
 8011a8a:	2340      	movs	r3, #64	@ 0x40
 8011a8c:	2202      	movs	r2, #2
 8011a8e:	6878      	ldr	r0, [r7, #4]
 8011a90:	f002 fb5d 	bl	801414e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011a94:	4b35      	ldr	r3, [pc, #212]	@ (8011b6c <USBD_CDC_Init+0x1e8>)
 8011a96:	781b      	ldrb	r3, [r3, #0]
 8011a98:	f003 020f 	and.w	r2, r3, #15
 8011a9c:	6879      	ldr	r1, [r7, #4]
 8011a9e:	4613      	mov	r3, r2
 8011aa0:	009b      	lsls	r3, r3, #2
 8011aa2:	4413      	add	r3, r2
 8011aa4:	009b      	lsls	r3, r3, #2
 8011aa6:	440b      	add	r3, r1
 8011aa8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011aac:	2201      	movs	r2, #1
 8011aae:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8011ab0:	4b2f      	ldr	r3, [pc, #188]	@ (8011b70 <USBD_CDC_Init+0x1ec>)
 8011ab2:	781b      	ldrb	r3, [r3, #0]
 8011ab4:	f003 020f 	and.w	r2, r3, #15
 8011ab8:	6879      	ldr	r1, [r7, #4]
 8011aba:	4613      	mov	r3, r2
 8011abc:	009b      	lsls	r3, r3, #2
 8011abe:	4413      	add	r3, r2
 8011ac0:	009b      	lsls	r3, r3, #2
 8011ac2:	440b      	add	r3, r1
 8011ac4:	3326      	adds	r3, #38	@ 0x26
 8011ac6:	2210      	movs	r2, #16
 8011ac8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011aca:	4b29      	ldr	r3, [pc, #164]	@ (8011b70 <USBD_CDC_Init+0x1ec>)
 8011acc:	7819      	ldrb	r1, [r3, #0]
 8011ace:	2308      	movs	r3, #8
 8011ad0:	2203      	movs	r2, #3
 8011ad2:	6878      	ldr	r0, [r7, #4]
 8011ad4:	f002 fb3b 	bl	801414e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8011ad8:	4b25      	ldr	r3, [pc, #148]	@ (8011b70 <USBD_CDC_Init+0x1ec>)
 8011ada:	781b      	ldrb	r3, [r3, #0]
 8011adc:	f003 020f 	and.w	r2, r3, #15
 8011ae0:	6879      	ldr	r1, [r7, #4]
 8011ae2:	4613      	mov	r3, r2
 8011ae4:	009b      	lsls	r3, r3, #2
 8011ae6:	4413      	add	r3, r2
 8011ae8:	009b      	lsls	r3, r3, #2
 8011aea:	440b      	add	r3, r1
 8011aec:	3324      	adds	r3, #36	@ 0x24
 8011aee:	2201      	movs	r2, #1
 8011af0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	2200      	movs	r2, #0
 8011af6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011b00:	687a      	ldr	r2, [r7, #4]
 8011b02:	33b0      	adds	r3, #176	@ 0xb0
 8011b04:	009b      	lsls	r3, r3, #2
 8011b06:	4413      	add	r3, r2
 8011b08:	685b      	ldr	r3, [r3, #4]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	2200      	movs	r2, #0
 8011b12:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	2200      	movs	r2, #0
 8011b1a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d101      	bne.n	8011b2c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8011b28:	2302      	movs	r3, #2
 8011b2a:	e018      	b.n	8011b5e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	7c1b      	ldrb	r3, [r3, #16]
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d10a      	bne.n	8011b4a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011b34:	4b0d      	ldr	r3, [pc, #52]	@ (8011b6c <USBD_CDC_Init+0x1e8>)
 8011b36:	7819      	ldrb	r1, [r3, #0]
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011b3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011b42:	6878      	ldr	r0, [r7, #4]
 8011b44:	f002 fbf2 	bl	801432c <USBD_LL_PrepareReceive>
 8011b48:	e008      	b.n	8011b5c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011b4a:	4b08      	ldr	r3, [pc, #32]	@ (8011b6c <USBD_CDC_Init+0x1e8>)
 8011b4c:	7819      	ldrb	r1, [r3, #0]
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011b54:	2340      	movs	r3, #64	@ 0x40
 8011b56:	6878      	ldr	r0, [r7, #4]
 8011b58:	f002 fbe8 	bl	801432c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011b5c:	2300      	movs	r3, #0
}
 8011b5e:	4618      	mov	r0, r3
 8011b60:	3710      	adds	r7, #16
 8011b62:	46bd      	mov	sp, r7
 8011b64:	bd80      	pop	{r7, pc}
 8011b66:	bf00      	nop
 8011b68:	240000d3 	.word	0x240000d3
 8011b6c:	240000d4 	.word	0x240000d4
 8011b70:	240000d5 	.word	0x240000d5

08011b74 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011b74:	b580      	push	{r7, lr}
 8011b76:	b082      	sub	sp, #8
 8011b78:	af00      	add	r7, sp, #0
 8011b7a:	6078      	str	r0, [r7, #4]
 8011b7c:	460b      	mov	r3, r1
 8011b7e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8011b80:	4b3a      	ldr	r3, [pc, #232]	@ (8011c6c <USBD_CDC_DeInit+0xf8>)
 8011b82:	781b      	ldrb	r3, [r3, #0]
 8011b84:	4619      	mov	r1, r3
 8011b86:	6878      	ldr	r0, [r7, #4]
 8011b88:	f002 fb07 	bl	801419a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8011b8c:	4b37      	ldr	r3, [pc, #220]	@ (8011c6c <USBD_CDC_DeInit+0xf8>)
 8011b8e:	781b      	ldrb	r3, [r3, #0]
 8011b90:	f003 020f 	and.w	r2, r3, #15
 8011b94:	6879      	ldr	r1, [r7, #4]
 8011b96:	4613      	mov	r3, r2
 8011b98:	009b      	lsls	r3, r3, #2
 8011b9a:	4413      	add	r3, r2
 8011b9c:	009b      	lsls	r3, r3, #2
 8011b9e:	440b      	add	r3, r1
 8011ba0:	3324      	adds	r3, #36	@ 0x24
 8011ba2:	2200      	movs	r2, #0
 8011ba4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8011ba6:	4b32      	ldr	r3, [pc, #200]	@ (8011c70 <USBD_CDC_DeInit+0xfc>)
 8011ba8:	781b      	ldrb	r3, [r3, #0]
 8011baa:	4619      	mov	r1, r3
 8011bac:	6878      	ldr	r0, [r7, #4]
 8011bae:	f002 faf4 	bl	801419a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8011bb2:	4b2f      	ldr	r3, [pc, #188]	@ (8011c70 <USBD_CDC_DeInit+0xfc>)
 8011bb4:	781b      	ldrb	r3, [r3, #0]
 8011bb6:	f003 020f 	and.w	r2, r3, #15
 8011bba:	6879      	ldr	r1, [r7, #4]
 8011bbc:	4613      	mov	r3, r2
 8011bbe:	009b      	lsls	r3, r3, #2
 8011bc0:	4413      	add	r3, r2
 8011bc2:	009b      	lsls	r3, r3, #2
 8011bc4:	440b      	add	r3, r1
 8011bc6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011bca:	2200      	movs	r2, #0
 8011bcc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8011bce:	4b29      	ldr	r3, [pc, #164]	@ (8011c74 <USBD_CDC_DeInit+0x100>)
 8011bd0:	781b      	ldrb	r3, [r3, #0]
 8011bd2:	4619      	mov	r1, r3
 8011bd4:	6878      	ldr	r0, [r7, #4]
 8011bd6:	f002 fae0 	bl	801419a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8011bda:	4b26      	ldr	r3, [pc, #152]	@ (8011c74 <USBD_CDC_DeInit+0x100>)
 8011bdc:	781b      	ldrb	r3, [r3, #0]
 8011bde:	f003 020f 	and.w	r2, r3, #15
 8011be2:	6879      	ldr	r1, [r7, #4]
 8011be4:	4613      	mov	r3, r2
 8011be6:	009b      	lsls	r3, r3, #2
 8011be8:	4413      	add	r3, r2
 8011bea:	009b      	lsls	r3, r3, #2
 8011bec:	440b      	add	r3, r1
 8011bee:	3324      	adds	r3, #36	@ 0x24
 8011bf0:	2200      	movs	r2, #0
 8011bf2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8011bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8011c74 <USBD_CDC_DeInit+0x100>)
 8011bf6:	781b      	ldrb	r3, [r3, #0]
 8011bf8:	f003 020f 	and.w	r2, r3, #15
 8011bfc:	6879      	ldr	r1, [r7, #4]
 8011bfe:	4613      	mov	r3, r2
 8011c00:	009b      	lsls	r3, r3, #2
 8011c02:	4413      	add	r3, r2
 8011c04:	009b      	lsls	r3, r3, #2
 8011c06:	440b      	add	r3, r1
 8011c08:	3326      	adds	r3, #38	@ 0x26
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	32b0      	adds	r2, #176	@ 0xb0
 8011c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d01f      	beq.n	8011c60 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011c26:	687a      	ldr	r2, [r7, #4]
 8011c28:	33b0      	adds	r3, #176	@ 0xb0
 8011c2a:	009b      	lsls	r3, r3, #2
 8011c2c:	4413      	add	r3, r2
 8011c2e:	685b      	ldr	r3, [r3, #4]
 8011c30:	685b      	ldr	r3, [r3, #4]
 8011c32:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	32b0      	adds	r2, #176	@ 0xb0
 8011c3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c42:	4618      	mov	r0, r3
 8011c44:	f002 fbb4 	bl	80143b0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	32b0      	adds	r2, #176	@ 0xb0
 8011c52:	2100      	movs	r1, #0
 8011c54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8011c60:	2300      	movs	r3, #0
}
 8011c62:	4618      	mov	r0, r3
 8011c64:	3708      	adds	r7, #8
 8011c66:	46bd      	mov	sp, r7
 8011c68:	bd80      	pop	{r7, pc}
 8011c6a:	bf00      	nop
 8011c6c:	240000d3 	.word	0x240000d3
 8011c70:	240000d4 	.word	0x240000d4
 8011c74:	240000d5 	.word	0x240000d5

08011c78 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b086      	sub	sp, #24
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	6078      	str	r0, [r7, #4]
 8011c80:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	32b0      	adds	r2, #176	@ 0xb0
 8011c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c90:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8011c92:	2300      	movs	r3, #0
 8011c94:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8011c96:	2300      	movs	r3, #0
 8011c98:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8011c9e:	693b      	ldr	r3, [r7, #16]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d101      	bne.n	8011ca8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8011ca4:	2303      	movs	r3, #3
 8011ca6:	e0bf      	b.n	8011e28 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011ca8:	683b      	ldr	r3, [r7, #0]
 8011caa:	781b      	ldrb	r3, [r3, #0]
 8011cac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d050      	beq.n	8011d56 <USBD_CDC_Setup+0xde>
 8011cb4:	2b20      	cmp	r3, #32
 8011cb6:	f040 80af 	bne.w	8011e18 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011cba:	683b      	ldr	r3, [r7, #0]
 8011cbc:	88db      	ldrh	r3, [r3, #6]
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	d03a      	beq.n	8011d38 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8011cc2:	683b      	ldr	r3, [r7, #0]
 8011cc4:	781b      	ldrb	r3, [r3, #0]
 8011cc6:	b25b      	sxtb	r3, r3
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	da1b      	bge.n	8011d04 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011cd2:	687a      	ldr	r2, [r7, #4]
 8011cd4:	33b0      	adds	r3, #176	@ 0xb0
 8011cd6:	009b      	lsls	r3, r3, #2
 8011cd8:	4413      	add	r3, r2
 8011cda:	685b      	ldr	r3, [r3, #4]
 8011cdc:	689b      	ldr	r3, [r3, #8]
 8011cde:	683a      	ldr	r2, [r7, #0]
 8011ce0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8011ce2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011ce4:	683a      	ldr	r2, [r7, #0]
 8011ce6:	88d2      	ldrh	r2, [r2, #6]
 8011ce8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011cea:	683b      	ldr	r3, [r7, #0]
 8011cec:	88db      	ldrh	r3, [r3, #6]
 8011cee:	2b07      	cmp	r3, #7
 8011cf0:	bf28      	it	cs
 8011cf2:	2307      	movcs	r3, #7
 8011cf4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011cf6:	693b      	ldr	r3, [r7, #16]
 8011cf8:	89fa      	ldrh	r2, [r7, #14]
 8011cfa:	4619      	mov	r1, r3
 8011cfc:	6878      	ldr	r0, [r7, #4]
 8011cfe:	f001 fdbd 	bl	801387c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8011d02:	e090      	b.n	8011e26 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8011d04:	683b      	ldr	r3, [r7, #0]
 8011d06:	785a      	ldrb	r2, [r3, #1]
 8011d08:	693b      	ldr	r3, [r7, #16]
 8011d0a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8011d0e:	683b      	ldr	r3, [r7, #0]
 8011d10:	88db      	ldrh	r3, [r3, #6]
 8011d12:	2b3f      	cmp	r3, #63	@ 0x3f
 8011d14:	d803      	bhi.n	8011d1e <USBD_CDC_Setup+0xa6>
 8011d16:	683b      	ldr	r3, [r7, #0]
 8011d18:	88db      	ldrh	r3, [r3, #6]
 8011d1a:	b2da      	uxtb	r2, r3
 8011d1c:	e000      	b.n	8011d20 <USBD_CDC_Setup+0xa8>
 8011d1e:	2240      	movs	r2, #64	@ 0x40
 8011d20:	693b      	ldr	r3, [r7, #16]
 8011d22:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8011d26:	6939      	ldr	r1, [r7, #16]
 8011d28:	693b      	ldr	r3, [r7, #16]
 8011d2a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8011d2e:	461a      	mov	r2, r3
 8011d30:	6878      	ldr	r0, [r7, #4]
 8011d32:	f001 fdcf 	bl	80138d4 <USBD_CtlPrepareRx>
      break;
 8011d36:	e076      	b.n	8011e26 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011d3e:	687a      	ldr	r2, [r7, #4]
 8011d40:	33b0      	adds	r3, #176	@ 0xb0
 8011d42:	009b      	lsls	r3, r3, #2
 8011d44:	4413      	add	r3, r2
 8011d46:	685b      	ldr	r3, [r3, #4]
 8011d48:	689b      	ldr	r3, [r3, #8]
 8011d4a:	683a      	ldr	r2, [r7, #0]
 8011d4c:	7850      	ldrb	r0, [r2, #1]
 8011d4e:	2200      	movs	r2, #0
 8011d50:	6839      	ldr	r1, [r7, #0]
 8011d52:	4798      	blx	r3
      break;
 8011d54:	e067      	b.n	8011e26 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011d56:	683b      	ldr	r3, [r7, #0]
 8011d58:	785b      	ldrb	r3, [r3, #1]
 8011d5a:	2b0b      	cmp	r3, #11
 8011d5c:	d851      	bhi.n	8011e02 <USBD_CDC_Setup+0x18a>
 8011d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8011d64 <USBD_CDC_Setup+0xec>)
 8011d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d64:	08011d95 	.word	0x08011d95
 8011d68:	08011e11 	.word	0x08011e11
 8011d6c:	08011e03 	.word	0x08011e03
 8011d70:	08011e03 	.word	0x08011e03
 8011d74:	08011e03 	.word	0x08011e03
 8011d78:	08011e03 	.word	0x08011e03
 8011d7c:	08011e03 	.word	0x08011e03
 8011d80:	08011e03 	.word	0x08011e03
 8011d84:	08011e03 	.word	0x08011e03
 8011d88:	08011e03 	.word	0x08011e03
 8011d8c:	08011dbf 	.word	0x08011dbf
 8011d90:	08011de9 	.word	0x08011de9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011d9a:	b2db      	uxtb	r3, r3
 8011d9c:	2b03      	cmp	r3, #3
 8011d9e:	d107      	bne.n	8011db0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011da0:	f107 030a 	add.w	r3, r7, #10
 8011da4:	2202      	movs	r2, #2
 8011da6:	4619      	mov	r1, r3
 8011da8:	6878      	ldr	r0, [r7, #4]
 8011daa:	f001 fd67 	bl	801387c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011dae:	e032      	b.n	8011e16 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8011db0:	6839      	ldr	r1, [r7, #0]
 8011db2:	6878      	ldr	r0, [r7, #4]
 8011db4:	f001 fce5 	bl	8013782 <USBD_CtlError>
            ret = USBD_FAIL;
 8011db8:	2303      	movs	r3, #3
 8011dba:	75fb      	strb	r3, [r7, #23]
          break;
 8011dbc:	e02b      	b.n	8011e16 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011dc4:	b2db      	uxtb	r3, r3
 8011dc6:	2b03      	cmp	r3, #3
 8011dc8:	d107      	bne.n	8011dda <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8011dca:	f107 030d 	add.w	r3, r7, #13
 8011dce:	2201      	movs	r2, #1
 8011dd0:	4619      	mov	r1, r3
 8011dd2:	6878      	ldr	r0, [r7, #4]
 8011dd4:	f001 fd52 	bl	801387c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011dd8:	e01d      	b.n	8011e16 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8011dda:	6839      	ldr	r1, [r7, #0]
 8011ddc:	6878      	ldr	r0, [r7, #4]
 8011dde:	f001 fcd0 	bl	8013782 <USBD_CtlError>
            ret = USBD_FAIL;
 8011de2:	2303      	movs	r3, #3
 8011de4:	75fb      	strb	r3, [r7, #23]
          break;
 8011de6:	e016      	b.n	8011e16 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011dee:	b2db      	uxtb	r3, r3
 8011df0:	2b03      	cmp	r3, #3
 8011df2:	d00f      	beq.n	8011e14 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8011df4:	6839      	ldr	r1, [r7, #0]
 8011df6:	6878      	ldr	r0, [r7, #4]
 8011df8:	f001 fcc3 	bl	8013782 <USBD_CtlError>
            ret = USBD_FAIL;
 8011dfc:	2303      	movs	r3, #3
 8011dfe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011e00:	e008      	b.n	8011e14 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8011e02:	6839      	ldr	r1, [r7, #0]
 8011e04:	6878      	ldr	r0, [r7, #4]
 8011e06:	f001 fcbc 	bl	8013782 <USBD_CtlError>
          ret = USBD_FAIL;
 8011e0a:	2303      	movs	r3, #3
 8011e0c:	75fb      	strb	r3, [r7, #23]
          break;
 8011e0e:	e002      	b.n	8011e16 <USBD_CDC_Setup+0x19e>
          break;
 8011e10:	bf00      	nop
 8011e12:	e008      	b.n	8011e26 <USBD_CDC_Setup+0x1ae>
          break;
 8011e14:	bf00      	nop
      }
      break;
 8011e16:	e006      	b.n	8011e26 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8011e18:	6839      	ldr	r1, [r7, #0]
 8011e1a:	6878      	ldr	r0, [r7, #4]
 8011e1c:	f001 fcb1 	bl	8013782 <USBD_CtlError>
      ret = USBD_FAIL;
 8011e20:	2303      	movs	r3, #3
 8011e22:	75fb      	strb	r3, [r7, #23]
      break;
 8011e24:	bf00      	nop
  }

  return (uint8_t)ret;
 8011e26:	7dfb      	ldrb	r3, [r7, #23]
}
 8011e28:	4618      	mov	r0, r3
 8011e2a:	3718      	adds	r7, #24
 8011e2c:	46bd      	mov	sp, r7
 8011e2e:	bd80      	pop	{r7, pc}

08011e30 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011e30:	b580      	push	{r7, lr}
 8011e32:	b084      	sub	sp, #16
 8011e34:	af00      	add	r7, sp, #0
 8011e36:	6078      	str	r0, [r7, #4]
 8011e38:	460b      	mov	r3, r1
 8011e3a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011e42:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	32b0      	adds	r2, #176	@ 0xb0
 8011e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d101      	bne.n	8011e5a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8011e56:	2303      	movs	r3, #3
 8011e58:	e065      	b.n	8011f26 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	32b0      	adds	r2, #176	@ 0xb0
 8011e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e68:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8011e6a:	78fb      	ldrb	r3, [r7, #3]
 8011e6c:	f003 020f 	and.w	r2, r3, #15
 8011e70:	6879      	ldr	r1, [r7, #4]
 8011e72:	4613      	mov	r3, r2
 8011e74:	009b      	lsls	r3, r3, #2
 8011e76:	4413      	add	r3, r2
 8011e78:	009b      	lsls	r3, r3, #2
 8011e7a:	440b      	add	r3, r1
 8011e7c:	3318      	adds	r3, #24
 8011e7e:	681b      	ldr	r3, [r3, #0]
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d02f      	beq.n	8011ee4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8011e84:	78fb      	ldrb	r3, [r7, #3]
 8011e86:	f003 020f 	and.w	r2, r3, #15
 8011e8a:	6879      	ldr	r1, [r7, #4]
 8011e8c:	4613      	mov	r3, r2
 8011e8e:	009b      	lsls	r3, r3, #2
 8011e90:	4413      	add	r3, r2
 8011e92:	009b      	lsls	r3, r3, #2
 8011e94:	440b      	add	r3, r1
 8011e96:	3318      	adds	r3, #24
 8011e98:	681a      	ldr	r2, [r3, #0]
 8011e9a:	78fb      	ldrb	r3, [r7, #3]
 8011e9c:	f003 010f 	and.w	r1, r3, #15
 8011ea0:	68f8      	ldr	r0, [r7, #12]
 8011ea2:	460b      	mov	r3, r1
 8011ea4:	00db      	lsls	r3, r3, #3
 8011ea6:	440b      	add	r3, r1
 8011ea8:	009b      	lsls	r3, r3, #2
 8011eaa:	4403      	add	r3, r0
 8011eac:	331c      	adds	r3, #28
 8011eae:	681b      	ldr	r3, [r3, #0]
 8011eb0:	fbb2 f1f3 	udiv	r1, r2, r3
 8011eb4:	fb01 f303 	mul.w	r3, r1, r3
 8011eb8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d112      	bne.n	8011ee4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8011ebe:	78fb      	ldrb	r3, [r7, #3]
 8011ec0:	f003 020f 	and.w	r2, r3, #15
 8011ec4:	6879      	ldr	r1, [r7, #4]
 8011ec6:	4613      	mov	r3, r2
 8011ec8:	009b      	lsls	r3, r3, #2
 8011eca:	4413      	add	r3, r2
 8011ecc:	009b      	lsls	r3, r3, #2
 8011ece:	440b      	add	r3, r1
 8011ed0:	3318      	adds	r3, #24
 8011ed2:	2200      	movs	r2, #0
 8011ed4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8011ed6:	78f9      	ldrb	r1, [r7, #3]
 8011ed8:	2300      	movs	r3, #0
 8011eda:	2200      	movs	r2, #0
 8011edc:	6878      	ldr	r0, [r7, #4]
 8011ede:	f002 fa04 	bl	80142ea <USBD_LL_Transmit>
 8011ee2:	e01f      	b.n	8011f24 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8011ee4:	68bb      	ldr	r3, [r7, #8]
 8011ee6:	2200      	movs	r2, #0
 8011ee8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011ef2:	687a      	ldr	r2, [r7, #4]
 8011ef4:	33b0      	adds	r3, #176	@ 0xb0
 8011ef6:	009b      	lsls	r3, r3, #2
 8011ef8:	4413      	add	r3, r2
 8011efa:	685b      	ldr	r3, [r3, #4]
 8011efc:	691b      	ldr	r3, [r3, #16]
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d010      	beq.n	8011f24 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011f08:	687a      	ldr	r2, [r7, #4]
 8011f0a:	33b0      	adds	r3, #176	@ 0xb0
 8011f0c:	009b      	lsls	r3, r3, #2
 8011f0e:	4413      	add	r3, r2
 8011f10:	685b      	ldr	r3, [r3, #4]
 8011f12:	691b      	ldr	r3, [r3, #16]
 8011f14:	68ba      	ldr	r2, [r7, #8]
 8011f16:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8011f1a:	68ba      	ldr	r2, [r7, #8]
 8011f1c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8011f20:	78fa      	ldrb	r2, [r7, #3]
 8011f22:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011f24:	2300      	movs	r3, #0
}
 8011f26:	4618      	mov	r0, r3
 8011f28:	3710      	adds	r7, #16
 8011f2a:	46bd      	mov	sp, r7
 8011f2c:	bd80      	pop	{r7, pc}

08011f2e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011f2e:	b580      	push	{r7, lr}
 8011f30:	b084      	sub	sp, #16
 8011f32:	af00      	add	r7, sp, #0
 8011f34:	6078      	str	r0, [r7, #4]
 8011f36:	460b      	mov	r3, r1
 8011f38:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	32b0      	adds	r2, #176	@ 0xb0
 8011f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f48:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	32b0      	adds	r2, #176	@ 0xb0
 8011f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	d101      	bne.n	8011f60 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8011f5c:	2303      	movs	r3, #3
 8011f5e:	e01a      	b.n	8011f96 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011f60:	78fb      	ldrb	r3, [r7, #3]
 8011f62:	4619      	mov	r1, r3
 8011f64:	6878      	ldr	r0, [r7, #4]
 8011f66:	f002 fa02 	bl	801436e <USBD_LL_GetRxDataSize>
 8011f6a:	4602      	mov	r2, r0
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011f78:	687a      	ldr	r2, [r7, #4]
 8011f7a:	33b0      	adds	r3, #176	@ 0xb0
 8011f7c:	009b      	lsls	r3, r3, #2
 8011f7e:	4413      	add	r3, r2
 8011f80:	685b      	ldr	r3, [r3, #4]
 8011f82:	68db      	ldr	r3, [r3, #12]
 8011f84:	68fa      	ldr	r2, [r7, #12]
 8011f86:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8011f8a:	68fa      	ldr	r2, [r7, #12]
 8011f8c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8011f90:	4611      	mov	r1, r2
 8011f92:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011f94:	2300      	movs	r3, #0
}
 8011f96:	4618      	mov	r0, r3
 8011f98:	3710      	adds	r7, #16
 8011f9a:	46bd      	mov	sp, r7
 8011f9c:	bd80      	pop	{r7, pc}

08011f9e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011f9e:	b580      	push	{r7, lr}
 8011fa0:	b084      	sub	sp, #16
 8011fa2:	af00      	add	r7, sp, #0
 8011fa4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	32b0      	adds	r2, #176	@ 0xb0
 8011fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011fb4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011fb6:	68fb      	ldr	r3, [r7, #12]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d101      	bne.n	8011fc0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011fbc:	2303      	movs	r3, #3
 8011fbe:	e024      	b.n	801200a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011fc6:	687a      	ldr	r2, [r7, #4]
 8011fc8:	33b0      	adds	r3, #176	@ 0xb0
 8011fca:	009b      	lsls	r3, r3, #2
 8011fcc:	4413      	add	r3, r2
 8011fce:	685b      	ldr	r3, [r3, #4]
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d019      	beq.n	8012008 <USBD_CDC_EP0_RxReady+0x6a>
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8011fda:	2bff      	cmp	r3, #255	@ 0xff
 8011fdc:	d014      	beq.n	8012008 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011fe4:	687a      	ldr	r2, [r7, #4]
 8011fe6:	33b0      	adds	r3, #176	@ 0xb0
 8011fe8:	009b      	lsls	r3, r3, #2
 8011fea:	4413      	add	r3, r2
 8011fec:	685b      	ldr	r3, [r3, #4]
 8011fee:	689b      	ldr	r3, [r3, #8]
 8011ff0:	68fa      	ldr	r2, [r7, #12]
 8011ff2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8011ff6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8011ff8:	68fa      	ldr	r2, [r7, #12]
 8011ffa:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8011ffe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	22ff      	movs	r2, #255	@ 0xff
 8012004:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8012008:	2300      	movs	r3, #0
}
 801200a:	4618      	mov	r0, r3
 801200c:	3710      	adds	r7, #16
 801200e:	46bd      	mov	sp, r7
 8012010:	bd80      	pop	{r7, pc}
	...

08012014 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012014:	b580      	push	{r7, lr}
 8012016:	b086      	sub	sp, #24
 8012018:	af00      	add	r7, sp, #0
 801201a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801201c:	2182      	movs	r1, #130	@ 0x82
 801201e:	4818      	ldr	r0, [pc, #96]	@ (8012080 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8012020:	f000 fd4f 	bl	8012ac2 <USBD_GetEpDesc>
 8012024:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012026:	2101      	movs	r1, #1
 8012028:	4815      	ldr	r0, [pc, #84]	@ (8012080 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801202a:	f000 fd4a 	bl	8012ac2 <USBD_GetEpDesc>
 801202e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012030:	2181      	movs	r1, #129	@ 0x81
 8012032:	4813      	ldr	r0, [pc, #76]	@ (8012080 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8012034:	f000 fd45 	bl	8012ac2 <USBD_GetEpDesc>
 8012038:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801203a:	697b      	ldr	r3, [r7, #20]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d002      	beq.n	8012046 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8012040:	697b      	ldr	r3, [r7, #20]
 8012042:	2210      	movs	r2, #16
 8012044:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8012046:	693b      	ldr	r3, [r7, #16]
 8012048:	2b00      	cmp	r3, #0
 801204a:	d006      	beq.n	801205a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801204c:	693b      	ldr	r3, [r7, #16]
 801204e:	2200      	movs	r2, #0
 8012050:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012054:	711a      	strb	r2, [r3, #4]
 8012056:	2200      	movs	r2, #0
 8012058:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801205a:	68fb      	ldr	r3, [r7, #12]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d006      	beq.n	801206e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	2200      	movs	r2, #0
 8012064:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012068:	711a      	strb	r2, [r3, #4]
 801206a:	2200      	movs	r2, #0
 801206c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	2243      	movs	r2, #67	@ 0x43
 8012072:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012074:	4b02      	ldr	r3, [pc, #8]	@ (8012080 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8012076:	4618      	mov	r0, r3
 8012078:	3718      	adds	r7, #24
 801207a:	46bd      	mov	sp, r7
 801207c:	bd80      	pop	{r7, pc}
 801207e:	bf00      	nop
 8012080:	24000090 	.word	0x24000090

08012084 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012084:	b580      	push	{r7, lr}
 8012086:	b086      	sub	sp, #24
 8012088:	af00      	add	r7, sp, #0
 801208a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801208c:	2182      	movs	r1, #130	@ 0x82
 801208e:	4818      	ldr	r0, [pc, #96]	@ (80120f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8012090:	f000 fd17 	bl	8012ac2 <USBD_GetEpDesc>
 8012094:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012096:	2101      	movs	r1, #1
 8012098:	4815      	ldr	r0, [pc, #84]	@ (80120f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801209a:	f000 fd12 	bl	8012ac2 <USBD_GetEpDesc>
 801209e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80120a0:	2181      	movs	r1, #129	@ 0x81
 80120a2:	4813      	ldr	r0, [pc, #76]	@ (80120f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80120a4:	f000 fd0d 	bl	8012ac2 <USBD_GetEpDesc>
 80120a8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80120aa:	697b      	ldr	r3, [r7, #20]
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d002      	beq.n	80120b6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80120b0:	697b      	ldr	r3, [r7, #20]
 80120b2:	2210      	movs	r2, #16
 80120b4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80120b6:	693b      	ldr	r3, [r7, #16]
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d006      	beq.n	80120ca <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80120bc:	693b      	ldr	r3, [r7, #16]
 80120be:	2200      	movs	r2, #0
 80120c0:	711a      	strb	r2, [r3, #4]
 80120c2:	2200      	movs	r2, #0
 80120c4:	f042 0202 	orr.w	r2, r2, #2
 80120c8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d006      	beq.n	80120de <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	2200      	movs	r2, #0
 80120d4:	711a      	strb	r2, [r3, #4]
 80120d6:	2200      	movs	r2, #0
 80120d8:	f042 0202 	orr.w	r2, r2, #2
 80120dc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	2243      	movs	r2, #67	@ 0x43
 80120e2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80120e4:	4b02      	ldr	r3, [pc, #8]	@ (80120f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80120e6:	4618      	mov	r0, r3
 80120e8:	3718      	adds	r7, #24
 80120ea:	46bd      	mov	sp, r7
 80120ec:	bd80      	pop	{r7, pc}
 80120ee:	bf00      	nop
 80120f0:	24000090 	.word	0x24000090

080120f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	b086      	sub	sp, #24
 80120f8:	af00      	add	r7, sp, #0
 80120fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80120fc:	2182      	movs	r1, #130	@ 0x82
 80120fe:	4818      	ldr	r0, [pc, #96]	@ (8012160 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8012100:	f000 fcdf 	bl	8012ac2 <USBD_GetEpDesc>
 8012104:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012106:	2101      	movs	r1, #1
 8012108:	4815      	ldr	r0, [pc, #84]	@ (8012160 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801210a:	f000 fcda 	bl	8012ac2 <USBD_GetEpDesc>
 801210e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012110:	2181      	movs	r1, #129	@ 0x81
 8012112:	4813      	ldr	r0, [pc, #76]	@ (8012160 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8012114:	f000 fcd5 	bl	8012ac2 <USBD_GetEpDesc>
 8012118:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801211a:	697b      	ldr	r3, [r7, #20]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d002      	beq.n	8012126 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8012120:	697b      	ldr	r3, [r7, #20]
 8012122:	2210      	movs	r2, #16
 8012124:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8012126:	693b      	ldr	r3, [r7, #16]
 8012128:	2b00      	cmp	r3, #0
 801212a:	d006      	beq.n	801213a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801212c:	693b      	ldr	r3, [r7, #16]
 801212e:	2200      	movs	r2, #0
 8012130:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012134:	711a      	strb	r2, [r3, #4]
 8012136:	2200      	movs	r2, #0
 8012138:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d006      	beq.n	801214e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	2200      	movs	r2, #0
 8012144:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012148:	711a      	strb	r2, [r3, #4]
 801214a:	2200      	movs	r2, #0
 801214c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	2243      	movs	r2, #67	@ 0x43
 8012152:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012154:	4b02      	ldr	r3, [pc, #8]	@ (8012160 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8012156:	4618      	mov	r0, r3
 8012158:	3718      	adds	r7, #24
 801215a:	46bd      	mov	sp, r7
 801215c:	bd80      	pop	{r7, pc}
 801215e:	bf00      	nop
 8012160:	24000090 	.word	0x24000090

08012164 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012164:	b480      	push	{r7}
 8012166:	b083      	sub	sp, #12
 8012168:	af00      	add	r7, sp, #0
 801216a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	220a      	movs	r2, #10
 8012170:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8012172:	4b03      	ldr	r3, [pc, #12]	@ (8012180 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012174:	4618      	mov	r0, r3
 8012176:	370c      	adds	r7, #12
 8012178:	46bd      	mov	sp, r7
 801217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801217e:	4770      	bx	lr
 8012180:	2400004c 	.word	0x2400004c

08012184 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012184:	b480      	push	{r7}
 8012186:	b083      	sub	sp, #12
 8012188:	af00      	add	r7, sp, #0
 801218a:	6078      	str	r0, [r7, #4]
 801218c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801218e:	683b      	ldr	r3, [r7, #0]
 8012190:	2b00      	cmp	r3, #0
 8012192:	d101      	bne.n	8012198 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012194:	2303      	movs	r3, #3
 8012196:	e009      	b.n	80121ac <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801219e:	687a      	ldr	r2, [r7, #4]
 80121a0:	33b0      	adds	r3, #176	@ 0xb0
 80121a2:	009b      	lsls	r3, r3, #2
 80121a4:	4413      	add	r3, r2
 80121a6:	683a      	ldr	r2, [r7, #0]
 80121a8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80121aa:	2300      	movs	r3, #0
}
 80121ac:	4618      	mov	r0, r3
 80121ae:	370c      	adds	r7, #12
 80121b0:	46bd      	mov	sp, r7
 80121b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121b6:	4770      	bx	lr

080121b8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80121b8:	b480      	push	{r7}
 80121ba:	b087      	sub	sp, #28
 80121bc:	af00      	add	r7, sp, #0
 80121be:	60f8      	str	r0, [r7, #12]
 80121c0:	60b9      	str	r1, [r7, #8]
 80121c2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	32b0      	adds	r2, #176	@ 0xb0
 80121ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80121d2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80121d4:	697b      	ldr	r3, [r7, #20]
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d101      	bne.n	80121de <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80121da:	2303      	movs	r3, #3
 80121dc:	e008      	b.n	80121f0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80121de:	697b      	ldr	r3, [r7, #20]
 80121e0:	68ba      	ldr	r2, [r7, #8]
 80121e2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80121e6:	697b      	ldr	r3, [r7, #20]
 80121e8:	687a      	ldr	r2, [r7, #4]
 80121ea:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80121ee:	2300      	movs	r3, #0
}
 80121f0:	4618      	mov	r0, r3
 80121f2:	371c      	adds	r7, #28
 80121f4:	46bd      	mov	sp, r7
 80121f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121fa:	4770      	bx	lr

080121fc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80121fc:	b480      	push	{r7}
 80121fe:	b085      	sub	sp, #20
 8012200:	af00      	add	r7, sp, #0
 8012202:	6078      	str	r0, [r7, #4]
 8012204:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	32b0      	adds	r2, #176	@ 0xb0
 8012210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012214:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	2b00      	cmp	r3, #0
 801221a:	d101      	bne.n	8012220 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801221c:	2303      	movs	r3, #3
 801221e:	e004      	b.n	801222a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	683a      	ldr	r2, [r7, #0]
 8012224:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8012228:	2300      	movs	r3, #0
}
 801222a:	4618      	mov	r0, r3
 801222c:	3714      	adds	r7, #20
 801222e:	46bd      	mov	sp, r7
 8012230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012234:	4770      	bx	lr
	...

08012238 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012238:	b580      	push	{r7, lr}
 801223a:	b084      	sub	sp, #16
 801223c:	af00      	add	r7, sp, #0
 801223e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	32b0      	adds	r2, #176	@ 0xb0
 801224a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801224e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8012250:	2301      	movs	r3, #1
 8012252:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8012254:	68bb      	ldr	r3, [r7, #8]
 8012256:	2b00      	cmp	r3, #0
 8012258:	d101      	bne.n	801225e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801225a:	2303      	movs	r3, #3
 801225c:	e025      	b.n	80122aa <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 801225e:	68bb      	ldr	r3, [r7, #8]
 8012260:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012264:	2b00      	cmp	r3, #0
 8012266:	d11f      	bne.n	80122a8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012268:	68bb      	ldr	r3, [r7, #8]
 801226a:	2201      	movs	r2, #1
 801226c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8012270:	4b10      	ldr	r3, [pc, #64]	@ (80122b4 <USBD_CDC_TransmitPacket+0x7c>)
 8012272:	781b      	ldrb	r3, [r3, #0]
 8012274:	f003 020f 	and.w	r2, r3, #15
 8012278:	68bb      	ldr	r3, [r7, #8]
 801227a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 801227e:	6878      	ldr	r0, [r7, #4]
 8012280:	4613      	mov	r3, r2
 8012282:	009b      	lsls	r3, r3, #2
 8012284:	4413      	add	r3, r2
 8012286:	009b      	lsls	r3, r3, #2
 8012288:	4403      	add	r3, r0
 801228a:	3318      	adds	r3, #24
 801228c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801228e:	4b09      	ldr	r3, [pc, #36]	@ (80122b4 <USBD_CDC_TransmitPacket+0x7c>)
 8012290:	7819      	ldrb	r1, [r3, #0]
 8012292:	68bb      	ldr	r3, [r7, #8]
 8012294:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8012298:	68bb      	ldr	r3, [r7, #8]
 801229a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801229e:	6878      	ldr	r0, [r7, #4]
 80122a0:	f002 f823 	bl	80142ea <USBD_LL_Transmit>

    ret = USBD_OK;
 80122a4:	2300      	movs	r3, #0
 80122a6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80122a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80122aa:	4618      	mov	r0, r3
 80122ac:	3710      	adds	r7, #16
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}
 80122b2:	bf00      	nop
 80122b4:	240000d3 	.word	0x240000d3

080122b8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	b084      	sub	sp, #16
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	32b0      	adds	r2, #176	@ 0xb0
 80122ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80122ce:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	32b0      	adds	r2, #176	@ 0xb0
 80122da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d101      	bne.n	80122e6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80122e2:	2303      	movs	r3, #3
 80122e4:	e018      	b.n	8012318 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	7c1b      	ldrb	r3, [r3, #16]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d10a      	bne.n	8012304 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80122ee:	4b0c      	ldr	r3, [pc, #48]	@ (8012320 <USBD_CDC_ReceivePacket+0x68>)
 80122f0:	7819      	ldrb	r1, [r3, #0]
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80122f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80122fc:	6878      	ldr	r0, [r7, #4]
 80122fe:	f002 f815 	bl	801432c <USBD_LL_PrepareReceive>
 8012302:	e008      	b.n	8012316 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012304:	4b06      	ldr	r3, [pc, #24]	@ (8012320 <USBD_CDC_ReceivePacket+0x68>)
 8012306:	7819      	ldrb	r1, [r3, #0]
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801230e:	2340      	movs	r3, #64	@ 0x40
 8012310:	6878      	ldr	r0, [r7, #4]
 8012312:	f002 f80b 	bl	801432c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012316:	2300      	movs	r3, #0
}
 8012318:	4618      	mov	r0, r3
 801231a:	3710      	adds	r7, #16
 801231c:	46bd      	mov	sp, r7
 801231e:	bd80      	pop	{r7, pc}
 8012320:	240000d4 	.word	0x240000d4

08012324 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b086      	sub	sp, #24
 8012328:	af00      	add	r7, sp, #0
 801232a:	60f8      	str	r0, [r7, #12]
 801232c:	60b9      	str	r1, [r7, #8]
 801232e:	4613      	mov	r3, r2
 8012330:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d101      	bne.n	801233c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012338:	2303      	movs	r3, #3
 801233a:	e01f      	b.n	801237c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	2200      	movs	r2, #0
 8012340:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	2200      	movs	r2, #0
 8012348:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	2200      	movs	r2, #0
 8012350:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012354:	68bb      	ldr	r3, [r7, #8]
 8012356:	2b00      	cmp	r3, #0
 8012358:	d003      	beq.n	8012362 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	68ba      	ldr	r2, [r7, #8]
 801235e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	2201      	movs	r2, #1
 8012366:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	79fa      	ldrb	r2, [r7, #7]
 801236e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012370:	68f8      	ldr	r0, [r7, #12]
 8012372:	f001 fe81 	bl	8014078 <USBD_LL_Init>
 8012376:	4603      	mov	r3, r0
 8012378:	75fb      	strb	r3, [r7, #23]

  return ret;
 801237a:	7dfb      	ldrb	r3, [r7, #23]
}
 801237c:	4618      	mov	r0, r3
 801237e:	3718      	adds	r7, #24
 8012380:	46bd      	mov	sp, r7
 8012382:	bd80      	pop	{r7, pc}

08012384 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012384:	b580      	push	{r7, lr}
 8012386:	b084      	sub	sp, #16
 8012388:	af00      	add	r7, sp, #0
 801238a:	6078      	str	r0, [r7, #4]
 801238c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801238e:	2300      	movs	r3, #0
 8012390:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012392:	683b      	ldr	r3, [r7, #0]
 8012394:	2b00      	cmp	r3, #0
 8012396:	d101      	bne.n	801239c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012398:	2303      	movs	r3, #3
 801239a:	e025      	b.n	80123e8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	683a      	ldr	r2, [r7, #0]
 80123a0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	32ae      	adds	r2, #174	@ 0xae
 80123ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d00f      	beq.n	80123d8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	32ae      	adds	r2, #174	@ 0xae
 80123c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80123c8:	f107 020e 	add.w	r2, r7, #14
 80123cc:	4610      	mov	r0, r2
 80123ce:	4798      	blx	r3
 80123d0:	4602      	mov	r2, r0
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80123de:	1c5a      	adds	r2, r3, #1
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80123e6:	2300      	movs	r3, #0
}
 80123e8:	4618      	mov	r0, r3
 80123ea:	3710      	adds	r7, #16
 80123ec:	46bd      	mov	sp, r7
 80123ee:	bd80      	pop	{r7, pc}

080123f0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80123f0:	b580      	push	{r7, lr}
 80123f2:	b082      	sub	sp, #8
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80123f8:	6878      	ldr	r0, [r7, #4]
 80123fa:	f001 fe8d 	bl	8014118 <USBD_LL_Start>
 80123fe:	4603      	mov	r3, r0
}
 8012400:	4618      	mov	r0, r3
 8012402:	3708      	adds	r7, #8
 8012404:	46bd      	mov	sp, r7
 8012406:	bd80      	pop	{r7, pc}

08012408 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8012408:	b480      	push	{r7}
 801240a:	b083      	sub	sp, #12
 801240c:	af00      	add	r7, sp, #0
 801240e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012410:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8012412:	4618      	mov	r0, r3
 8012414:	370c      	adds	r7, #12
 8012416:	46bd      	mov	sp, r7
 8012418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801241c:	4770      	bx	lr

0801241e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801241e:	b580      	push	{r7, lr}
 8012420:	b084      	sub	sp, #16
 8012422:	af00      	add	r7, sp, #0
 8012424:	6078      	str	r0, [r7, #4]
 8012426:	460b      	mov	r3, r1
 8012428:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801242a:	2300      	movs	r3, #0
 801242c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012434:	2b00      	cmp	r3, #0
 8012436:	d009      	beq.n	801244c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	78fa      	ldrb	r2, [r7, #3]
 8012442:	4611      	mov	r1, r2
 8012444:	6878      	ldr	r0, [r7, #4]
 8012446:	4798      	blx	r3
 8012448:	4603      	mov	r3, r0
 801244a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801244c:	7bfb      	ldrb	r3, [r7, #15]
}
 801244e:	4618      	mov	r0, r3
 8012450:	3710      	adds	r7, #16
 8012452:	46bd      	mov	sp, r7
 8012454:	bd80      	pop	{r7, pc}

08012456 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012456:	b580      	push	{r7, lr}
 8012458:	b084      	sub	sp, #16
 801245a:	af00      	add	r7, sp, #0
 801245c:	6078      	str	r0, [r7, #4]
 801245e:	460b      	mov	r3, r1
 8012460:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8012462:	2300      	movs	r3, #0
 8012464:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801246c:	685b      	ldr	r3, [r3, #4]
 801246e:	78fa      	ldrb	r2, [r7, #3]
 8012470:	4611      	mov	r1, r2
 8012472:	6878      	ldr	r0, [r7, #4]
 8012474:	4798      	blx	r3
 8012476:	4603      	mov	r3, r0
 8012478:	2b00      	cmp	r3, #0
 801247a:	d001      	beq.n	8012480 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801247c:	2303      	movs	r3, #3
 801247e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012480:	7bfb      	ldrb	r3, [r7, #15]
}
 8012482:	4618      	mov	r0, r3
 8012484:	3710      	adds	r7, #16
 8012486:	46bd      	mov	sp, r7
 8012488:	bd80      	pop	{r7, pc}

0801248a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801248a:	b580      	push	{r7, lr}
 801248c:	b084      	sub	sp, #16
 801248e:	af00      	add	r7, sp, #0
 8012490:	6078      	str	r0, [r7, #4]
 8012492:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801249a:	6839      	ldr	r1, [r7, #0]
 801249c:	4618      	mov	r0, r3
 801249e:	f001 f936 	bl	801370e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	2201      	movs	r2, #1
 80124a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80124b0:	461a      	mov	r2, r3
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80124be:	f003 031f 	and.w	r3, r3, #31
 80124c2:	2b02      	cmp	r3, #2
 80124c4:	d01a      	beq.n	80124fc <USBD_LL_SetupStage+0x72>
 80124c6:	2b02      	cmp	r3, #2
 80124c8:	d822      	bhi.n	8012510 <USBD_LL_SetupStage+0x86>
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d002      	beq.n	80124d4 <USBD_LL_SetupStage+0x4a>
 80124ce:	2b01      	cmp	r3, #1
 80124d0:	d00a      	beq.n	80124e8 <USBD_LL_SetupStage+0x5e>
 80124d2:	e01d      	b.n	8012510 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80124da:	4619      	mov	r1, r3
 80124dc:	6878      	ldr	r0, [r7, #4]
 80124de:	f000 fb63 	bl	8012ba8 <USBD_StdDevReq>
 80124e2:	4603      	mov	r3, r0
 80124e4:	73fb      	strb	r3, [r7, #15]
      break;
 80124e6:	e020      	b.n	801252a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80124ee:	4619      	mov	r1, r3
 80124f0:	6878      	ldr	r0, [r7, #4]
 80124f2:	f000 fbcb 	bl	8012c8c <USBD_StdItfReq>
 80124f6:	4603      	mov	r3, r0
 80124f8:	73fb      	strb	r3, [r7, #15]
      break;
 80124fa:	e016      	b.n	801252a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012502:	4619      	mov	r1, r3
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f000 fc2d 	bl	8012d64 <USBD_StdEPReq>
 801250a:	4603      	mov	r3, r0
 801250c:	73fb      	strb	r3, [r7, #15]
      break;
 801250e:	e00c      	b.n	801252a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012516:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801251a:	b2db      	uxtb	r3, r3
 801251c:	4619      	mov	r1, r3
 801251e:	6878      	ldr	r0, [r7, #4]
 8012520:	f001 fe5a 	bl	80141d8 <USBD_LL_StallEP>
 8012524:	4603      	mov	r3, r0
 8012526:	73fb      	strb	r3, [r7, #15]
      break;
 8012528:	bf00      	nop
  }

  return ret;
 801252a:	7bfb      	ldrb	r3, [r7, #15]
}
 801252c:	4618      	mov	r0, r3
 801252e:	3710      	adds	r7, #16
 8012530:	46bd      	mov	sp, r7
 8012532:	bd80      	pop	{r7, pc}

08012534 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012534:	b580      	push	{r7, lr}
 8012536:	b086      	sub	sp, #24
 8012538:	af00      	add	r7, sp, #0
 801253a:	60f8      	str	r0, [r7, #12]
 801253c:	460b      	mov	r3, r1
 801253e:	607a      	str	r2, [r7, #4]
 8012540:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8012542:	2300      	movs	r3, #0
 8012544:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8012546:	7afb      	ldrb	r3, [r7, #11]
 8012548:	2b00      	cmp	r3, #0
 801254a:	d16e      	bne.n	801262a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012552:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801255a:	2b03      	cmp	r3, #3
 801255c:	f040 8098 	bne.w	8012690 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8012560:	693b      	ldr	r3, [r7, #16]
 8012562:	689a      	ldr	r2, [r3, #8]
 8012564:	693b      	ldr	r3, [r7, #16]
 8012566:	68db      	ldr	r3, [r3, #12]
 8012568:	429a      	cmp	r2, r3
 801256a:	d913      	bls.n	8012594 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801256c:	693b      	ldr	r3, [r7, #16]
 801256e:	689a      	ldr	r2, [r3, #8]
 8012570:	693b      	ldr	r3, [r7, #16]
 8012572:	68db      	ldr	r3, [r3, #12]
 8012574:	1ad2      	subs	r2, r2, r3
 8012576:	693b      	ldr	r3, [r7, #16]
 8012578:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801257a:	693b      	ldr	r3, [r7, #16]
 801257c:	68da      	ldr	r2, [r3, #12]
 801257e:	693b      	ldr	r3, [r7, #16]
 8012580:	689b      	ldr	r3, [r3, #8]
 8012582:	4293      	cmp	r3, r2
 8012584:	bf28      	it	cs
 8012586:	4613      	movcs	r3, r2
 8012588:	461a      	mov	r2, r3
 801258a:	6879      	ldr	r1, [r7, #4]
 801258c:	68f8      	ldr	r0, [r7, #12]
 801258e:	f001 f9be 	bl	801390e <USBD_CtlContinueRx>
 8012592:	e07d      	b.n	8012690 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8012594:	68fb      	ldr	r3, [r7, #12]
 8012596:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801259a:	f003 031f 	and.w	r3, r3, #31
 801259e:	2b02      	cmp	r3, #2
 80125a0:	d014      	beq.n	80125cc <USBD_LL_DataOutStage+0x98>
 80125a2:	2b02      	cmp	r3, #2
 80125a4:	d81d      	bhi.n	80125e2 <USBD_LL_DataOutStage+0xae>
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d002      	beq.n	80125b0 <USBD_LL_DataOutStage+0x7c>
 80125aa:	2b01      	cmp	r3, #1
 80125ac:	d003      	beq.n	80125b6 <USBD_LL_DataOutStage+0x82>
 80125ae:	e018      	b.n	80125e2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80125b0:	2300      	movs	r3, #0
 80125b2:	75bb      	strb	r3, [r7, #22]
            break;
 80125b4:	e018      	b.n	80125e8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80125b6:	68fb      	ldr	r3, [r7, #12]
 80125b8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80125bc:	b2db      	uxtb	r3, r3
 80125be:	4619      	mov	r1, r3
 80125c0:	68f8      	ldr	r0, [r7, #12]
 80125c2:	f000 fa64 	bl	8012a8e <USBD_CoreFindIF>
 80125c6:	4603      	mov	r3, r0
 80125c8:	75bb      	strb	r3, [r7, #22]
            break;
 80125ca:	e00d      	b.n	80125e8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80125d2:	b2db      	uxtb	r3, r3
 80125d4:	4619      	mov	r1, r3
 80125d6:	68f8      	ldr	r0, [r7, #12]
 80125d8:	f000 fa66 	bl	8012aa8 <USBD_CoreFindEP>
 80125dc:	4603      	mov	r3, r0
 80125de:	75bb      	strb	r3, [r7, #22]
            break;
 80125e0:	e002      	b.n	80125e8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80125e2:	2300      	movs	r3, #0
 80125e4:	75bb      	strb	r3, [r7, #22]
            break;
 80125e6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80125e8:	7dbb      	ldrb	r3, [r7, #22]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d119      	bne.n	8012622 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80125f4:	b2db      	uxtb	r3, r3
 80125f6:	2b03      	cmp	r3, #3
 80125f8:	d113      	bne.n	8012622 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80125fa:	7dba      	ldrb	r2, [r7, #22]
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	32ae      	adds	r2, #174	@ 0xae
 8012600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012604:	691b      	ldr	r3, [r3, #16]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d00b      	beq.n	8012622 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801260a:	7dba      	ldrb	r2, [r7, #22]
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8012612:	7dba      	ldrb	r2, [r7, #22]
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	32ae      	adds	r2, #174	@ 0xae
 8012618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801261c:	691b      	ldr	r3, [r3, #16]
 801261e:	68f8      	ldr	r0, [r7, #12]
 8012620:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012622:	68f8      	ldr	r0, [r7, #12]
 8012624:	f001 f984 	bl	8013930 <USBD_CtlSendStatus>
 8012628:	e032      	b.n	8012690 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801262a:	7afb      	ldrb	r3, [r7, #11]
 801262c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012630:	b2db      	uxtb	r3, r3
 8012632:	4619      	mov	r1, r3
 8012634:	68f8      	ldr	r0, [r7, #12]
 8012636:	f000 fa37 	bl	8012aa8 <USBD_CoreFindEP>
 801263a:	4603      	mov	r3, r0
 801263c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801263e:	7dbb      	ldrb	r3, [r7, #22]
 8012640:	2bff      	cmp	r3, #255	@ 0xff
 8012642:	d025      	beq.n	8012690 <USBD_LL_DataOutStage+0x15c>
 8012644:	7dbb      	ldrb	r3, [r7, #22]
 8012646:	2b00      	cmp	r3, #0
 8012648:	d122      	bne.n	8012690 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012650:	b2db      	uxtb	r3, r3
 8012652:	2b03      	cmp	r3, #3
 8012654:	d117      	bne.n	8012686 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8012656:	7dba      	ldrb	r2, [r7, #22]
 8012658:	68fb      	ldr	r3, [r7, #12]
 801265a:	32ae      	adds	r2, #174	@ 0xae
 801265c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012660:	699b      	ldr	r3, [r3, #24]
 8012662:	2b00      	cmp	r3, #0
 8012664:	d00f      	beq.n	8012686 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8012666:	7dba      	ldrb	r2, [r7, #22]
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801266e:	7dba      	ldrb	r2, [r7, #22]
 8012670:	68fb      	ldr	r3, [r7, #12]
 8012672:	32ae      	adds	r2, #174	@ 0xae
 8012674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012678:	699b      	ldr	r3, [r3, #24]
 801267a:	7afa      	ldrb	r2, [r7, #11]
 801267c:	4611      	mov	r1, r2
 801267e:	68f8      	ldr	r0, [r7, #12]
 8012680:	4798      	blx	r3
 8012682:	4603      	mov	r3, r0
 8012684:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8012686:	7dfb      	ldrb	r3, [r7, #23]
 8012688:	2b00      	cmp	r3, #0
 801268a:	d001      	beq.n	8012690 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801268c:	7dfb      	ldrb	r3, [r7, #23]
 801268e:	e000      	b.n	8012692 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8012690:	2300      	movs	r3, #0
}
 8012692:	4618      	mov	r0, r3
 8012694:	3718      	adds	r7, #24
 8012696:	46bd      	mov	sp, r7
 8012698:	bd80      	pop	{r7, pc}

0801269a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801269a:	b580      	push	{r7, lr}
 801269c:	b086      	sub	sp, #24
 801269e:	af00      	add	r7, sp, #0
 80126a0:	60f8      	str	r0, [r7, #12]
 80126a2:	460b      	mov	r3, r1
 80126a4:	607a      	str	r2, [r7, #4]
 80126a6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80126a8:	7afb      	ldrb	r3, [r7, #11]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d16f      	bne.n	801278e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	3314      	adds	r3, #20
 80126b2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80126b4:	68fb      	ldr	r3, [r7, #12]
 80126b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80126ba:	2b02      	cmp	r3, #2
 80126bc:	d15a      	bne.n	8012774 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80126be:	693b      	ldr	r3, [r7, #16]
 80126c0:	689a      	ldr	r2, [r3, #8]
 80126c2:	693b      	ldr	r3, [r7, #16]
 80126c4:	68db      	ldr	r3, [r3, #12]
 80126c6:	429a      	cmp	r2, r3
 80126c8:	d914      	bls.n	80126f4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80126ca:	693b      	ldr	r3, [r7, #16]
 80126cc:	689a      	ldr	r2, [r3, #8]
 80126ce:	693b      	ldr	r3, [r7, #16]
 80126d0:	68db      	ldr	r3, [r3, #12]
 80126d2:	1ad2      	subs	r2, r2, r3
 80126d4:	693b      	ldr	r3, [r7, #16]
 80126d6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80126d8:	693b      	ldr	r3, [r7, #16]
 80126da:	689b      	ldr	r3, [r3, #8]
 80126dc:	461a      	mov	r2, r3
 80126de:	6879      	ldr	r1, [r7, #4]
 80126e0:	68f8      	ldr	r0, [r7, #12]
 80126e2:	f001 f8e6 	bl	80138b2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80126e6:	2300      	movs	r3, #0
 80126e8:	2200      	movs	r2, #0
 80126ea:	2100      	movs	r1, #0
 80126ec:	68f8      	ldr	r0, [r7, #12]
 80126ee:	f001 fe1d 	bl	801432c <USBD_LL_PrepareReceive>
 80126f2:	e03f      	b.n	8012774 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80126f4:	693b      	ldr	r3, [r7, #16]
 80126f6:	68da      	ldr	r2, [r3, #12]
 80126f8:	693b      	ldr	r3, [r7, #16]
 80126fa:	689b      	ldr	r3, [r3, #8]
 80126fc:	429a      	cmp	r2, r3
 80126fe:	d11c      	bne.n	801273a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012700:	693b      	ldr	r3, [r7, #16]
 8012702:	685a      	ldr	r2, [r3, #4]
 8012704:	693b      	ldr	r3, [r7, #16]
 8012706:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012708:	429a      	cmp	r2, r3
 801270a:	d316      	bcc.n	801273a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801270c:	693b      	ldr	r3, [r7, #16]
 801270e:	685a      	ldr	r2, [r3, #4]
 8012710:	68fb      	ldr	r3, [r7, #12]
 8012712:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012716:	429a      	cmp	r2, r3
 8012718:	d20f      	bcs.n	801273a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801271a:	2200      	movs	r2, #0
 801271c:	2100      	movs	r1, #0
 801271e:	68f8      	ldr	r0, [r7, #12]
 8012720:	f001 f8c7 	bl	80138b2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	2200      	movs	r2, #0
 8012728:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801272c:	2300      	movs	r3, #0
 801272e:	2200      	movs	r2, #0
 8012730:	2100      	movs	r1, #0
 8012732:	68f8      	ldr	r0, [r7, #12]
 8012734:	f001 fdfa 	bl	801432c <USBD_LL_PrepareReceive>
 8012738:	e01c      	b.n	8012774 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801273a:	68fb      	ldr	r3, [r7, #12]
 801273c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012740:	b2db      	uxtb	r3, r3
 8012742:	2b03      	cmp	r3, #3
 8012744:	d10f      	bne.n	8012766 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801274c:	68db      	ldr	r3, [r3, #12]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d009      	beq.n	8012766 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	2200      	movs	r2, #0
 8012756:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012760:	68db      	ldr	r3, [r3, #12]
 8012762:	68f8      	ldr	r0, [r7, #12]
 8012764:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012766:	2180      	movs	r1, #128	@ 0x80
 8012768:	68f8      	ldr	r0, [r7, #12]
 801276a:	f001 fd35 	bl	80141d8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801276e:	68f8      	ldr	r0, [r7, #12]
 8012770:	f001 f8f1 	bl	8013956 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801277a:	2b00      	cmp	r3, #0
 801277c:	d03a      	beq.n	80127f4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801277e:	68f8      	ldr	r0, [r7, #12]
 8012780:	f7ff fe42 	bl	8012408 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	2200      	movs	r2, #0
 8012788:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801278c:	e032      	b.n	80127f4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801278e:	7afb      	ldrb	r3, [r7, #11]
 8012790:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012794:	b2db      	uxtb	r3, r3
 8012796:	4619      	mov	r1, r3
 8012798:	68f8      	ldr	r0, [r7, #12]
 801279a:	f000 f985 	bl	8012aa8 <USBD_CoreFindEP>
 801279e:	4603      	mov	r3, r0
 80127a0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80127a2:	7dfb      	ldrb	r3, [r7, #23]
 80127a4:	2bff      	cmp	r3, #255	@ 0xff
 80127a6:	d025      	beq.n	80127f4 <USBD_LL_DataInStage+0x15a>
 80127a8:	7dfb      	ldrb	r3, [r7, #23]
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d122      	bne.n	80127f4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80127ae:	68fb      	ldr	r3, [r7, #12]
 80127b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80127b4:	b2db      	uxtb	r3, r3
 80127b6:	2b03      	cmp	r3, #3
 80127b8:	d11c      	bne.n	80127f4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80127ba:	7dfa      	ldrb	r2, [r7, #23]
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	32ae      	adds	r2, #174	@ 0xae
 80127c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80127c4:	695b      	ldr	r3, [r3, #20]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d014      	beq.n	80127f4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80127ca:	7dfa      	ldrb	r2, [r7, #23]
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80127d2:	7dfa      	ldrb	r2, [r7, #23]
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	32ae      	adds	r2, #174	@ 0xae
 80127d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80127dc:	695b      	ldr	r3, [r3, #20]
 80127de:	7afa      	ldrb	r2, [r7, #11]
 80127e0:	4611      	mov	r1, r2
 80127e2:	68f8      	ldr	r0, [r7, #12]
 80127e4:	4798      	blx	r3
 80127e6:	4603      	mov	r3, r0
 80127e8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80127ea:	7dbb      	ldrb	r3, [r7, #22]
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d001      	beq.n	80127f4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80127f0:	7dbb      	ldrb	r3, [r7, #22]
 80127f2:	e000      	b.n	80127f6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80127f4:	2300      	movs	r3, #0
}
 80127f6:	4618      	mov	r0, r3
 80127f8:	3718      	adds	r7, #24
 80127fa:	46bd      	mov	sp, r7
 80127fc:	bd80      	pop	{r7, pc}

080127fe <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80127fe:	b580      	push	{r7, lr}
 8012800:	b084      	sub	sp, #16
 8012802:	af00      	add	r7, sp, #0
 8012804:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8012806:	2300      	movs	r3, #0
 8012808:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	2201      	movs	r2, #1
 801280e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	2200      	movs	r2, #0
 8012816:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	2200      	movs	r2, #0
 801281e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	2200      	movs	r2, #0
 8012824:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	2200      	movs	r2, #0
 801282c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012836:	2b00      	cmp	r3, #0
 8012838:	d014      	beq.n	8012864 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012840:	685b      	ldr	r3, [r3, #4]
 8012842:	2b00      	cmp	r3, #0
 8012844:	d00e      	beq.n	8012864 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801284c:	685b      	ldr	r3, [r3, #4]
 801284e:	687a      	ldr	r2, [r7, #4]
 8012850:	6852      	ldr	r2, [r2, #4]
 8012852:	b2d2      	uxtb	r2, r2
 8012854:	4611      	mov	r1, r2
 8012856:	6878      	ldr	r0, [r7, #4]
 8012858:	4798      	blx	r3
 801285a:	4603      	mov	r3, r0
 801285c:	2b00      	cmp	r3, #0
 801285e:	d001      	beq.n	8012864 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8012860:	2303      	movs	r3, #3
 8012862:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012864:	2340      	movs	r3, #64	@ 0x40
 8012866:	2200      	movs	r2, #0
 8012868:	2100      	movs	r1, #0
 801286a:	6878      	ldr	r0, [r7, #4]
 801286c:	f001 fc6f 	bl	801414e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	2201      	movs	r2, #1
 8012874:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	2240      	movs	r2, #64	@ 0x40
 801287c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012880:	2340      	movs	r3, #64	@ 0x40
 8012882:	2200      	movs	r2, #0
 8012884:	2180      	movs	r1, #128	@ 0x80
 8012886:	6878      	ldr	r0, [r7, #4]
 8012888:	f001 fc61 	bl	801414e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	2201      	movs	r2, #1
 8012890:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	2240      	movs	r2, #64	@ 0x40
 8012896:	621a      	str	r2, [r3, #32]

  return ret;
 8012898:	7bfb      	ldrb	r3, [r7, #15]
}
 801289a:	4618      	mov	r0, r3
 801289c:	3710      	adds	r7, #16
 801289e:	46bd      	mov	sp, r7
 80128a0:	bd80      	pop	{r7, pc}

080128a2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80128a2:	b480      	push	{r7}
 80128a4:	b083      	sub	sp, #12
 80128a6:	af00      	add	r7, sp, #0
 80128a8:	6078      	str	r0, [r7, #4]
 80128aa:	460b      	mov	r3, r1
 80128ac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	78fa      	ldrb	r2, [r7, #3]
 80128b2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80128b4:	2300      	movs	r3, #0
}
 80128b6:	4618      	mov	r0, r3
 80128b8:	370c      	adds	r7, #12
 80128ba:	46bd      	mov	sp, r7
 80128bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128c0:	4770      	bx	lr

080128c2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80128c2:	b480      	push	{r7}
 80128c4:	b083      	sub	sp, #12
 80128c6:	af00      	add	r7, sp, #0
 80128c8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80128d0:	b2db      	uxtb	r3, r3
 80128d2:	2b04      	cmp	r3, #4
 80128d4:	d006      	beq.n	80128e4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80128dc:	b2da      	uxtb	r2, r3
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	2204      	movs	r2, #4
 80128e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80128ec:	2300      	movs	r3, #0
}
 80128ee:	4618      	mov	r0, r3
 80128f0:	370c      	adds	r7, #12
 80128f2:	46bd      	mov	sp, r7
 80128f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128f8:	4770      	bx	lr

080128fa <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80128fa:	b480      	push	{r7}
 80128fc:	b083      	sub	sp, #12
 80128fe:	af00      	add	r7, sp, #0
 8012900:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012908:	b2db      	uxtb	r3, r3
 801290a:	2b04      	cmp	r3, #4
 801290c:	d106      	bne.n	801291c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012914:	b2da      	uxtb	r2, r3
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801291c:	2300      	movs	r3, #0
}
 801291e:	4618      	mov	r0, r3
 8012920:	370c      	adds	r7, #12
 8012922:	46bd      	mov	sp, r7
 8012924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012928:	4770      	bx	lr

0801292a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801292a:	b580      	push	{r7, lr}
 801292c:	b082      	sub	sp, #8
 801292e:	af00      	add	r7, sp, #0
 8012930:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012938:	b2db      	uxtb	r3, r3
 801293a:	2b03      	cmp	r3, #3
 801293c:	d110      	bne.n	8012960 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012944:	2b00      	cmp	r3, #0
 8012946:	d00b      	beq.n	8012960 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801294e:	69db      	ldr	r3, [r3, #28]
 8012950:	2b00      	cmp	r3, #0
 8012952:	d005      	beq.n	8012960 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801295a:	69db      	ldr	r3, [r3, #28]
 801295c:	6878      	ldr	r0, [r7, #4]
 801295e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8012960:	2300      	movs	r3, #0
}
 8012962:	4618      	mov	r0, r3
 8012964:	3708      	adds	r7, #8
 8012966:	46bd      	mov	sp, r7
 8012968:	bd80      	pop	{r7, pc}

0801296a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801296a:	b580      	push	{r7, lr}
 801296c:	b082      	sub	sp, #8
 801296e:	af00      	add	r7, sp, #0
 8012970:	6078      	str	r0, [r7, #4]
 8012972:	460b      	mov	r3, r1
 8012974:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	32ae      	adds	r2, #174	@ 0xae
 8012980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d101      	bne.n	801298c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8012988:	2303      	movs	r3, #3
 801298a:	e01c      	b.n	80129c6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012992:	b2db      	uxtb	r3, r3
 8012994:	2b03      	cmp	r3, #3
 8012996:	d115      	bne.n	80129c4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	32ae      	adds	r2, #174	@ 0xae
 80129a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129a6:	6a1b      	ldr	r3, [r3, #32]
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d00b      	beq.n	80129c4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	32ae      	adds	r2, #174	@ 0xae
 80129b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129ba:	6a1b      	ldr	r3, [r3, #32]
 80129bc:	78fa      	ldrb	r2, [r7, #3]
 80129be:	4611      	mov	r1, r2
 80129c0:	6878      	ldr	r0, [r7, #4]
 80129c2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80129c4:	2300      	movs	r3, #0
}
 80129c6:	4618      	mov	r0, r3
 80129c8:	3708      	adds	r7, #8
 80129ca:	46bd      	mov	sp, r7
 80129cc:	bd80      	pop	{r7, pc}

080129ce <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80129ce:	b580      	push	{r7, lr}
 80129d0:	b082      	sub	sp, #8
 80129d2:	af00      	add	r7, sp, #0
 80129d4:	6078      	str	r0, [r7, #4]
 80129d6:	460b      	mov	r3, r1
 80129d8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	32ae      	adds	r2, #174	@ 0xae
 80129e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d101      	bne.n	80129f0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80129ec:	2303      	movs	r3, #3
 80129ee:	e01c      	b.n	8012a2a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80129f6:	b2db      	uxtb	r3, r3
 80129f8:	2b03      	cmp	r3, #3
 80129fa:	d115      	bne.n	8012a28 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	32ae      	adds	r2, #174	@ 0xae
 8012a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d00b      	beq.n	8012a28 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	32ae      	adds	r2, #174	@ 0xae
 8012a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a20:	78fa      	ldrb	r2, [r7, #3]
 8012a22:	4611      	mov	r1, r2
 8012a24:	6878      	ldr	r0, [r7, #4]
 8012a26:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012a28:	2300      	movs	r3, #0
}
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	3708      	adds	r7, #8
 8012a2e:	46bd      	mov	sp, r7
 8012a30:	bd80      	pop	{r7, pc}

08012a32 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8012a32:	b480      	push	{r7}
 8012a34:	b083      	sub	sp, #12
 8012a36:	af00      	add	r7, sp, #0
 8012a38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012a3a:	2300      	movs	r3, #0
}
 8012a3c:	4618      	mov	r0, r3
 8012a3e:	370c      	adds	r7, #12
 8012a40:	46bd      	mov	sp, r7
 8012a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a46:	4770      	bx	lr

08012a48 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8012a48:	b580      	push	{r7, lr}
 8012a4a:	b084      	sub	sp, #16
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8012a50:	2300      	movs	r3, #0
 8012a52:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	2201      	movs	r2, #1
 8012a58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d00e      	beq.n	8012a84 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a6c:	685b      	ldr	r3, [r3, #4]
 8012a6e:	687a      	ldr	r2, [r7, #4]
 8012a70:	6852      	ldr	r2, [r2, #4]
 8012a72:	b2d2      	uxtb	r2, r2
 8012a74:	4611      	mov	r1, r2
 8012a76:	6878      	ldr	r0, [r7, #4]
 8012a78:	4798      	blx	r3
 8012a7a:	4603      	mov	r3, r0
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d001      	beq.n	8012a84 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8012a80:	2303      	movs	r3, #3
 8012a82:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a86:	4618      	mov	r0, r3
 8012a88:	3710      	adds	r7, #16
 8012a8a:	46bd      	mov	sp, r7
 8012a8c:	bd80      	pop	{r7, pc}

08012a8e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012a8e:	b480      	push	{r7}
 8012a90:	b083      	sub	sp, #12
 8012a92:	af00      	add	r7, sp, #0
 8012a94:	6078      	str	r0, [r7, #4]
 8012a96:	460b      	mov	r3, r1
 8012a98:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012a9a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012a9c:	4618      	mov	r0, r3
 8012a9e:	370c      	adds	r7, #12
 8012aa0:	46bd      	mov	sp, r7
 8012aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aa6:	4770      	bx	lr

08012aa8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012aa8:	b480      	push	{r7}
 8012aaa:	b083      	sub	sp, #12
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
 8012ab0:	460b      	mov	r3, r1
 8012ab2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012ab4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	370c      	adds	r7, #12
 8012aba:	46bd      	mov	sp, r7
 8012abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac0:	4770      	bx	lr

08012ac2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8012ac2:	b580      	push	{r7, lr}
 8012ac4:	b086      	sub	sp, #24
 8012ac6:	af00      	add	r7, sp, #0
 8012ac8:	6078      	str	r0, [r7, #4]
 8012aca:	460b      	mov	r3, r1
 8012acc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8012ad6:	2300      	movs	r3, #0
 8012ad8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8012ada:	68fb      	ldr	r3, [r7, #12]
 8012adc:	885b      	ldrh	r3, [r3, #2]
 8012ade:	b29b      	uxth	r3, r3
 8012ae0:	68fa      	ldr	r2, [r7, #12]
 8012ae2:	7812      	ldrb	r2, [r2, #0]
 8012ae4:	4293      	cmp	r3, r2
 8012ae6:	d91f      	bls.n	8012b28 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8012ae8:	68fb      	ldr	r3, [r7, #12]
 8012aea:	781b      	ldrb	r3, [r3, #0]
 8012aec:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8012aee:	e013      	b.n	8012b18 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8012af0:	f107 030a 	add.w	r3, r7, #10
 8012af4:	4619      	mov	r1, r3
 8012af6:	6978      	ldr	r0, [r7, #20]
 8012af8:	f000 f81b 	bl	8012b32 <USBD_GetNextDesc>
 8012afc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8012afe:	697b      	ldr	r3, [r7, #20]
 8012b00:	785b      	ldrb	r3, [r3, #1]
 8012b02:	2b05      	cmp	r3, #5
 8012b04:	d108      	bne.n	8012b18 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8012b06:	697b      	ldr	r3, [r7, #20]
 8012b08:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8012b0a:	693b      	ldr	r3, [r7, #16]
 8012b0c:	789b      	ldrb	r3, [r3, #2]
 8012b0e:	78fa      	ldrb	r2, [r7, #3]
 8012b10:	429a      	cmp	r2, r3
 8012b12:	d008      	beq.n	8012b26 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8012b14:	2300      	movs	r3, #0
 8012b16:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8012b18:	68fb      	ldr	r3, [r7, #12]
 8012b1a:	885b      	ldrh	r3, [r3, #2]
 8012b1c:	b29a      	uxth	r2, r3
 8012b1e:	897b      	ldrh	r3, [r7, #10]
 8012b20:	429a      	cmp	r2, r3
 8012b22:	d8e5      	bhi.n	8012af0 <USBD_GetEpDesc+0x2e>
 8012b24:	e000      	b.n	8012b28 <USBD_GetEpDesc+0x66>
          break;
 8012b26:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8012b28:	693b      	ldr	r3, [r7, #16]
}
 8012b2a:	4618      	mov	r0, r3
 8012b2c:	3718      	adds	r7, #24
 8012b2e:	46bd      	mov	sp, r7
 8012b30:	bd80      	pop	{r7, pc}

08012b32 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012b32:	b480      	push	{r7}
 8012b34:	b085      	sub	sp, #20
 8012b36:	af00      	add	r7, sp, #0
 8012b38:	6078      	str	r0, [r7, #4]
 8012b3a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8012b40:	683b      	ldr	r3, [r7, #0]
 8012b42:	881b      	ldrh	r3, [r3, #0]
 8012b44:	68fa      	ldr	r2, [r7, #12]
 8012b46:	7812      	ldrb	r2, [r2, #0]
 8012b48:	4413      	add	r3, r2
 8012b4a:	b29a      	uxth	r2, r3
 8012b4c:	683b      	ldr	r3, [r7, #0]
 8012b4e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	781b      	ldrb	r3, [r3, #0]
 8012b54:	461a      	mov	r2, r3
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	4413      	add	r3, r2
 8012b5a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012b5c:	68fb      	ldr	r3, [r7, #12]
}
 8012b5e:	4618      	mov	r0, r3
 8012b60:	3714      	adds	r7, #20
 8012b62:	46bd      	mov	sp, r7
 8012b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b68:	4770      	bx	lr

08012b6a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012b6a:	b480      	push	{r7}
 8012b6c:	b087      	sub	sp, #28
 8012b6e:	af00      	add	r7, sp, #0
 8012b70:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012b76:	697b      	ldr	r3, [r7, #20]
 8012b78:	781b      	ldrb	r3, [r3, #0]
 8012b7a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012b7c:	697b      	ldr	r3, [r7, #20]
 8012b7e:	3301      	adds	r3, #1
 8012b80:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012b82:	697b      	ldr	r3, [r7, #20]
 8012b84:	781b      	ldrb	r3, [r3, #0]
 8012b86:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012b88:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8012b8c:	021b      	lsls	r3, r3, #8
 8012b8e:	b21a      	sxth	r2, r3
 8012b90:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012b94:	4313      	orrs	r3, r2
 8012b96:	b21b      	sxth	r3, r3
 8012b98:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012b9a:	89fb      	ldrh	r3, [r7, #14]
}
 8012b9c:	4618      	mov	r0, r3
 8012b9e:	371c      	adds	r7, #28
 8012ba0:	46bd      	mov	sp, r7
 8012ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba6:	4770      	bx	lr

08012ba8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ba8:	b580      	push	{r7, lr}
 8012baa:	b084      	sub	sp, #16
 8012bac:	af00      	add	r7, sp, #0
 8012bae:	6078      	str	r0, [r7, #4]
 8012bb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012bb2:	2300      	movs	r3, #0
 8012bb4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012bb6:	683b      	ldr	r3, [r7, #0]
 8012bb8:	781b      	ldrb	r3, [r3, #0]
 8012bba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012bbe:	2b40      	cmp	r3, #64	@ 0x40
 8012bc0:	d005      	beq.n	8012bce <USBD_StdDevReq+0x26>
 8012bc2:	2b40      	cmp	r3, #64	@ 0x40
 8012bc4:	d857      	bhi.n	8012c76 <USBD_StdDevReq+0xce>
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d00f      	beq.n	8012bea <USBD_StdDevReq+0x42>
 8012bca:	2b20      	cmp	r3, #32
 8012bcc:	d153      	bne.n	8012c76 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	32ae      	adds	r2, #174	@ 0xae
 8012bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012bdc:	689b      	ldr	r3, [r3, #8]
 8012bde:	6839      	ldr	r1, [r7, #0]
 8012be0:	6878      	ldr	r0, [r7, #4]
 8012be2:	4798      	blx	r3
 8012be4:	4603      	mov	r3, r0
 8012be6:	73fb      	strb	r3, [r7, #15]
      break;
 8012be8:	e04a      	b.n	8012c80 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012bea:	683b      	ldr	r3, [r7, #0]
 8012bec:	785b      	ldrb	r3, [r3, #1]
 8012bee:	2b09      	cmp	r3, #9
 8012bf0:	d83b      	bhi.n	8012c6a <USBD_StdDevReq+0xc2>
 8012bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8012bf8 <USBD_StdDevReq+0x50>)
 8012bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bf8:	08012c4d 	.word	0x08012c4d
 8012bfc:	08012c61 	.word	0x08012c61
 8012c00:	08012c6b 	.word	0x08012c6b
 8012c04:	08012c57 	.word	0x08012c57
 8012c08:	08012c6b 	.word	0x08012c6b
 8012c0c:	08012c2b 	.word	0x08012c2b
 8012c10:	08012c21 	.word	0x08012c21
 8012c14:	08012c6b 	.word	0x08012c6b
 8012c18:	08012c43 	.word	0x08012c43
 8012c1c:	08012c35 	.word	0x08012c35
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012c20:	6839      	ldr	r1, [r7, #0]
 8012c22:	6878      	ldr	r0, [r7, #4]
 8012c24:	f000 fa3c 	bl	80130a0 <USBD_GetDescriptor>
          break;
 8012c28:	e024      	b.n	8012c74 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012c2a:	6839      	ldr	r1, [r7, #0]
 8012c2c:	6878      	ldr	r0, [r7, #4]
 8012c2e:	f000 fbcb 	bl	80133c8 <USBD_SetAddress>
          break;
 8012c32:	e01f      	b.n	8012c74 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012c34:	6839      	ldr	r1, [r7, #0]
 8012c36:	6878      	ldr	r0, [r7, #4]
 8012c38:	f000 fc0a 	bl	8013450 <USBD_SetConfig>
 8012c3c:	4603      	mov	r3, r0
 8012c3e:	73fb      	strb	r3, [r7, #15]
          break;
 8012c40:	e018      	b.n	8012c74 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012c42:	6839      	ldr	r1, [r7, #0]
 8012c44:	6878      	ldr	r0, [r7, #4]
 8012c46:	f000 fcad 	bl	80135a4 <USBD_GetConfig>
          break;
 8012c4a:	e013      	b.n	8012c74 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012c4c:	6839      	ldr	r1, [r7, #0]
 8012c4e:	6878      	ldr	r0, [r7, #4]
 8012c50:	f000 fcde 	bl	8013610 <USBD_GetStatus>
          break;
 8012c54:	e00e      	b.n	8012c74 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012c56:	6839      	ldr	r1, [r7, #0]
 8012c58:	6878      	ldr	r0, [r7, #4]
 8012c5a:	f000 fd0d 	bl	8013678 <USBD_SetFeature>
          break;
 8012c5e:	e009      	b.n	8012c74 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012c60:	6839      	ldr	r1, [r7, #0]
 8012c62:	6878      	ldr	r0, [r7, #4]
 8012c64:	f000 fd31 	bl	80136ca <USBD_ClrFeature>
          break;
 8012c68:	e004      	b.n	8012c74 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8012c6a:	6839      	ldr	r1, [r7, #0]
 8012c6c:	6878      	ldr	r0, [r7, #4]
 8012c6e:	f000 fd88 	bl	8013782 <USBD_CtlError>
          break;
 8012c72:	bf00      	nop
      }
      break;
 8012c74:	e004      	b.n	8012c80 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8012c76:	6839      	ldr	r1, [r7, #0]
 8012c78:	6878      	ldr	r0, [r7, #4]
 8012c7a:	f000 fd82 	bl	8013782 <USBD_CtlError>
      break;
 8012c7e:	bf00      	nop
  }

  return ret;
 8012c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c82:	4618      	mov	r0, r3
 8012c84:	3710      	adds	r7, #16
 8012c86:	46bd      	mov	sp, r7
 8012c88:	bd80      	pop	{r7, pc}
 8012c8a:	bf00      	nop

08012c8c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012c8c:	b580      	push	{r7, lr}
 8012c8e:	b084      	sub	sp, #16
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	6078      	str	r0, [r7, #4]
 8012c94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012c96:	2300      	movs	r3, #0
 8012c98:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012c9a:	683b      	ldr	r3, [r7, #0]
 8012c9c:	781b      	ldrb	r3, [r3, #0]
 8012c9e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012ca2:	2b40      	cmp	r3, #64	@ 0x40
 8012ca4:	d005      	beq.n	8012cb2 <USBD_StdItfReq+0x26>
 8012ca6:	2b40      	cmp	r3, #64	@ 0x40
 8012ca8:	d852      	bhi.n	8012d50 <USBD_StdItfReq+0xc4>
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d001      	beq.n	8012cb2 <USBD_StdItfReq+0x26>
 8012cae:	2b20      	cmp	r3, #32
 8012cb0:	d14e      	bne.n	8012d50 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012cb8:	b2db      	uxtb	r3, r3
 8012cba:	3b01      	subs	r3, #1
 8012cbc:	2b02      	cmp	r3, #2
 8012cbe:	d840      	bhi.n	8012d42 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012cc0:	683b      	ldr	r3, [r7, #0]
 8012cc2:	889b      	ldrh	r3, [r3, #4]
 8012cc4:	b2db      	uxtb	r3, r3
 8012cc6:	2b01      	cmp	r3, #1
 8012cc8:	d836      	bhi.n	8012d38 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8012cca:	683b      	ldr	r3, [r7, #0]
 8012ccc:	889b      	ldrh	r3, [r3, #4]
 8012cce:	b2db      	uxtb	r3, r3
 8012cd0:	4619      	mov	r1, r3
 8012cd2:	6878      	ldr	r0, [r7, #4]
 8012cd4:	f7ff fedb 	bl	8012a8e <USBD_CoreFindIF>
 8012cd8:	4603      	mov	r3, r0
 8012cda:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012cdc:	7bbb      	ldrb	r3, [r7, #14]
 8012cde:	2bff      	cmp	r3, #255	@ 0xff
 8012ce0:	d01d      	beq.n	8012d1e <USBD_StdItfReq+0x92>
 8012ce2:	7bbb      	ldrb	r3, [r7, #14]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d11a      	bne.n	8012d1e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8012ce8:	7bba      	ldrb	r2, [r7, #14]
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	32ae      	adds	r2, #174	@ 0xae
 8012cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012cf2:	689b      	ldr	r3, [r3, #8]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d00f      	beq.n	8012d18 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8012cf8:	7bba      	ldrb	r2, [r7, #14]
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8012d00:	7bba      	ldrb	r2, [r7, #14]
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	32ae      	adds	r2, #174	@ 0xae
 8012d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d0a:	689b      	ldr	r3, [r3, #8]
 8012d0c:	6839      	ldr	r1, [r7, #0]
 8012d0e:	6878      	ldr	r0, [r7, #4]
 8012d10:	4798      	blx	r3
 8012d12:	4603      	mov	r3, r0
 8012d14:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012d16:	e004      	b.n	8012d22 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8012d18:	2303      	movs	r3, #3
 8012d1a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012d1c:	e001      	b.n	8012d22 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8012d1e:	2303      	movs	r3, #3
 8012d20:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012d22:	683b      	ldr	r3, [r7, #0]
 8012d24:	88db      	ldrh	r3, [r3, #6]
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d110      	bne.n	8012d4c <USBD_StdItfReq+0xc0>
 8012d2a:	7bfb      	ldrb	r3, [r7, #15]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d10d      	bne.n	8012d4c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012d30:	6878      	ldr	r0, [r7, #4]
 8012d32:	f000 fdfd 	bl	8013930 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012d36:	e009      	b.n	8012d4c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8012d38:	6839      	ldr	r1, [r7, #0]
 8012d3a:	6878      	ldr	r0, [r7, #4]
 8012d3c:	f000 fd21 	bl	8013782 <USBD_CtlError>
          break;
 8012d40:	e004      	b.n	8012d4c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8012d42:	6839      	ldr	r1, [r7, #0]
 8012d44:	6878      	ldr	r0, [r7, #4]
 8012d46:	f000 fd1c 	bl	8013782 <USBD_CtlError>
          break;
 8012d4a:	e000      	b.n	8012d4e <USBD_StdItfReq+0xc2>
          break;
 8012d4c:	bf00      	nop
      }
      break;
 8012d4e:	e004      	b.n	8012d5a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8012d50:	6839      	ldr	r1, [r7, #0]
 8012d52:	6878      	ldr	r0, [r7, #4]
 8012d54:	f000 fd15 	bl	8013782 <USBD_CtlError>
      break;
 8012d58:	bf00      	nop
  }

  return ret;
 8012d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	3710      	adds	r7, #16
 8012d60:	46bd      	mov	sp, r7
 8012d62:	bd80      	pop	{r7, pc}

08012d64 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d64:	b580      	push	{r7, lr}
 8012d66:	b084      	sub	sp, #16
 8012d68:	af00      	add	r7, sp, #0
 8012d6a:	6078      	str	r0, [r7, #4]
 8012d6c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8012d6e:	2300      	movs	r3, #0
 8012d70:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8012d72:	683b      	ldr	r3, [r7, #0]
 8012d74:	889b      	ldrh	r3, [r3, #4]
 8012d76:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012d78:	683b      	ldr	r3, [r7, #0]
 8012d7a:	781b      	ldrb	r3, [r3, #0]
 8012d7c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012d80:	2b40      	cmp	r3, #64	@ 0x40
 8012d82:	d007      	beq.n	8012d94 <USBD_StdEPReq+0x30>
 8012d84:	2b40      	cmp	r3, #64	@ 0x40
 8012d86:	f200 817f 	bhi.w	8013088 <USBD_StdEPReq+0x324>
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	d02a      	beq.n	8012de4 <USBD_StdEPReq+0x80>
 8012d8e:	2b20      	cmp	r3, #32
 8012d90:	f040 817a 	bne.w	8013088 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8012d94:	7bbb      	ldrb	r3, [r7, #14]
 8012d96:	4619      	mov	r1, r3
 8012d98:	6878      	ldr	r0, [r7, #4]
 8012d9a:	f7ff fe85 	bl	8012aa8 <USBD_CoreFindEP>
 8012d9e:	4603      	mov	r3, r0
 8012da0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012da2:	7b7b      	ldrb	r3, [r7, #13]
 8012da4:	2bff      	cmp	r3, #255	@ 0xff
 8012da6:	f000 8174 	beq.w	8013092 <USBD_StdEPReq+0x32e>
 8012daa:	7b7b      	ldrb	r3, [r7, #13]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	f040 8170 	bne.w	8013092 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8012db2:	7b7a      	ldrb	r2, [r7, #13]
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8012dba:	7b7a      	ldrb	r2, [r7, #13]
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	32ae      	adds	r2, #174	@ 0xae
 8012dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012dc4:	689b      	ldr	r3, [r3, #8]
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	f000 8163 	beq.w	8013092 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8012dcc:	7b7a      	ldrb	r2, [r7, #13]
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	32ae      	adds	r2, #174	@ 0xae
 8012dd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012dd6:	689b      	ldr	r3, [r3, #8]
 8012dd8:	6839      	ldr	r1, [r7, #0]
 8012dda:	6878      	ldr	r0, [r7, #4]
 8012ddc:	4798      	blx	r3
 8012dde:	4603      	mov	r3, r0
 8012de0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8012de2:	e156      	b.n	8013092 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012de4:	683b      	ldr	r3, [r7, #0]
 8012de6:	785b      	ldrb	r3, [r3, #1]
 8012de8:	2b03      	cmp	r3, #3
 8012dea:	d008      	beq.n	8012dfe <USBD_StdEPReq+0x9a>
 8012dec:	2b03      	cmp	r3, #3
 8012dee:	f300 8145 	bgt.w	801307c <USBD_StdEPReq+0x318>
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	f000 809b 	beq.w	8012f2e <USBD_StdEPReq+0x1ca>
 8012df8:	2b01      	cmp	r3, #1
 8012dfa:	d03c      	beq.n	8012e76 <USBD_StdEPReq+0x112>
 8012dfc:	e13e      	b.n	801307c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e04:	b2db      	uxtb	r3, r3
 8012e06:	2b02      	cmp	r3, #2
 8012e08:	d002      	beq.n	8012e10 <USBD_StdEPReq+0xac>
 8012e0a:	2b03      	cmp	r3, #3
 8012e0c:	d016      	beq.n	8012e3c <USBD_StdEPReq+0xd8>
 8012e0e:	e02c      	b.n	8012e6a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012e10:	7bbb      	ldrb	r3, [r7, #14]
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	d00d      	beq.n	8012e32 <USBD_StdEPReq+0xce>
 8012e16:	7bbb      	ldrb	r3, [r7, #14]
 8012e18:	2b80      	cmp	r3, #128	@ 0x80
 8012e1a:	d00a      	beq.n	8012e32 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012e1c:	7bbb      	ldrb	r3, [r7, #14]
 8012e1e:	4619      	mov	r1, r3
 8012e20:	6878      	ldr	r0, [r7, #4]
 8012e22:	f001 f9d9 	bl	80141d8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012e26:	2180      	movs	r1, #128	@ 0x80
 8012e28:	6878      	ldr	r0, [r7, #4]
 8012e2a:	f001 f9d5 	bl	80141d8 <USBD_LL_StallEP>
 8012e2e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012e30:	e020      	b.n	8012e74 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8012e32:	6839      	ldr	r1, [r7, #0]
 8012e34:	6878      	ldr	r0, [r7, #4]
 8012e36:	f000 fca4 	bl	8013782 <USBD_CtlError>
              break;
 8012e3a:	e01b      	b.n	8012e74 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012e3c:	683b      	ldr	r3, [r7, #0]
 8012e3e:	885b      	ldrh	r3, [r3, #2]
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d10e      	bne.n	8012e62 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012e44:	7bbb      	ldrb	r3, [r7, #14]
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d00b      	beq.n	8012e62 <USBD_StdEPReq+0xfe>
 8012e4a:	7bbb      	ldrb	r3, [r7, #14]
 8012e4c:	2b80      	cmp	r3, #128	@ 0x80
 8012e4e:	d008      	beq.n	8012e62 <USBD_StdEPReq+0xfe>
 8012e50:	683b      	ldr	r3, [r7, #0]
 8012e52:	88db      	ldrh	r3, [r3, #6]
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d104      	bne.n	8012e62 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012e58:	7bbb      	ldrb	r3, [r7, #14]
 8012e5a:	4619      	mov	r1, r3
 8012e5c:	6878      	ldr	r0, [r7, #4]
 8012e5e:	f001 f9bb 	bl	80141d8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012e62:	6878      	ldr	r0, [r7, #4]
 8012e64:	f000 fd64 	bl	8013930 <USBD_CtlSendStatus>

              break;
 8012e68:	e004      	b.n	8012e74 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8012e6a:	6839      	ldr	r1, [r7, #0]
 8012e6c:	6878      	ldr	r0, [r7, #4]
 8012e6e:	f000 fc88 	bl	8013782 <USBD_CtlError>
              break;
 8012e72:	bf00      	nop
          }
          break;
 8012e74:	e107      	b.n	8013086 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e7c:	b2db      	uxtb	r3, r3
 8012e7e:	2b02      	cmp	r3, #2
 8012e80:	d002      	beq.n	8012e88 <USBD_StdEPReq+0x124>
 8012e82:	2b03      	cmp	r3, #3
 8012e84:	d016      	beq.n	8012eb4 <USBD_StdEPReq+0x150>
 8012e86:	e04b      	b.n	8012f20 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012e88:	7bbb      	ldrb	r3, [r7, #14]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d00d      	beq.n	8012eaa <USBD_StdEPReq+0x146>
 8012e8e:	7bbb      	ldrb	r3, [r7, #14]
 8012e90:	2b80      	cmp	r3, #128	@ 0x80
 8012e92:	d00a      	beq.n	8012eaa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012e94:	7bbb      	ldrb	r3, [r7, #14]
 8012e96:	4619      	mov	r1, r3
 8012e98:	6878      	ldr	r0, [r7, #4]
 8012e9a:	f001 f99d 	bl	80141d8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012e9e:	2180      	movs	r1, #128	@ 0x80
 8012ea0:	6878      	ldr	r0, [r7, #4]
 8012ea2:	f001 f999 	bl	80141d8 <USBD_LL_StallEP>
 8012ea6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012ea8:	e040      	b.n	8012f2c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8012eaa:	6839      	ldr	r1, [r7, #0]
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f000 fc68 	bl	8013782 <USBD_CtlError>
              break;
 8012eb2:	e03b      	b.n	8012f2c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012eb4:	683b      	ldr	r3, [r7, #0]
 8012eb6:	885b      	ldrh	r3, [r3, #2]
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d136      	bne.n	8012f2a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012ebc:	7bbb      	ldrb	r3, [r7, #14]
 8012ebe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d004      	beq.n	8012ed0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8012ec6:	7bbb      	ldrb	r3, [r7, #14]
 8012ec8:	4619      	mov	r1, r3
 8012eca:	6878      	ldr	r0, [r7, #4]
 8012ecc:	f001 f9a3 	bl	8014216 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8012ed0:	6878      	ldr	r0, [r7, #4]
 8012ed2:	f000 fd2d 	bl	8013930 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8012ed6:	7bbb      	ldrb	r3, [r7, #14]
 8012ed8:	4619      	mov	r1, r3
 8012eda:	6878      	ldr	r0, [r7, #4]
 8012edc:	f7ff fde4 	bl	8012aa8 <USBD_CoreFindEP>
 8012ee0:	4603      	mov	r3, r0
 8012ee2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012ee4:	7b7b      	ldrb	r3, [r7, #13]
 8012ee6:	2bff      	cmp	r3, #255	@ 0xff
 8012ee8:	d01f      	beq.n	8012f2a <USBD_StdEPReq+0x1c6>
 8012eea:	7b7b      	ldrb	r3, [r7, #13]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d11c      	bne.n	8012f2a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8012ef0:	7b7a      	ldrb	r2, [r7, #13]
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8012ef8:	7b7a      	ldrb	r2, [r7, #13]
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	32ae      	adds	r2, #174	@ 0xae
 8012efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f02:	689b      	ldr	r3, [r3, #8]
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d010      	beq.n	8012f2a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8012f08:	7b7a      	ldrb	r2, [r7, #13]
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	32ae      	adds	r2, #174	@ 0xae
 8012f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f12:	689b      	ldr	r3, [r3, #8]
 8012f14:	6839      	ldr	r1, [r7, #0]
 8012f16:	6878      	ldr	r0, [r7, #4]
 8012f18:	4798      	blx	r3
 8012f1a:	4603      	mov	r3, r0
 8012f1c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8012f1e:	e004      	b.n	8012f2a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8012f20:	6839      	ldr	r1, [r7, #0]
 8012f22:	6878      	ldr	r0, [r7, #4]
 8012f24:	f000 fc2d 	bl	8013782 <USBD_CtlError>
              break;
 8012f28:	e000      	b.n	8012f2c <USBD_StdEPReq+0x1c8>
              break;
 8012f2a:	bf00      	nop
          }
          break;
 8012f2c:	e0ab      	b.n	8013086 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f34:	b2db      	uxtb	r3, r3
 8012f36:	2b02      	cmp	r3, #2
 8012f38:	d002      	beq.n	8012f40 <USBD_StdEPReq+0x1dc>
 8012f3a:	2b03      	cmp	r3, #3
 8012f3c:	d032      	beq.n	8012fa4 <USBD_StdEPReq+0x240>
 8012f3e:	e097      	b.n	8013070 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012f40:	7bbb      	ldrb	r3, [r7, #14]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d007      	beq.n	8012f56 <USBD_StdEPReq+0x1f2>
 8012f46:	7bbb      	ldrb	r3, [r7, #14]
 8012f48:	2b80      	cmp	r3, #128	@ 0x80
 8012f4a:	d004      	beq.n	8012f56 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8012f4c:	6839      	ldr	r1, [r7, #0]
 8012f4e:	6878      	ldr	r0, [r7, #4]
 8012f50:	f000 fc17 	bl	8013782 <USBD_CtlError>
                break;
 8012f54:	e091      	b.n	801307a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012f56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	da0b      	bge.n	8012f76 <USBD_StdEPReq+0x212>
 8012f5e:	7bbb      	ldrb	r3, [r7, #14]
 8012f60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012f64:	4613      	mov	r3, r2
 8012f66:	009b      	lsls	r3, r3, #2
 8012f68:	4413      	add	r3, r2
 8012f6a:	009b      	lsls	r3, r3, #2
 8012f6c:	3310      	adds	r3, #16
 8012f6e:	687a      	ldr	r2, [r7, #4]
 8012f70:	4413      	add	r3, r2
 8012f72:	3304      	adds	r3, #4
 8012f74:	e00b      	b.n	8012f8e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012f76:	7bbb      	ldrb	r3, [r7, #14]
 8012f78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012f7c:	4613      	mov	r3, r2
 8012f7e:	009b      	lsls	r3, r3, #2
 8012f80:	4413      	add	r3, r2
 8012f82:	009b      	lsls	r3, r3, #2
 8012f84:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012f88:	687a      	ldr	r2, [r7, #4]
 8012f8a:	4413      	add	r3, r2
 8012f8c:	3304      	adds	r3, #4
 8012f8e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8012f90:	68bb      	ldr	r3, [r7, #8]
 8012f92:	2200      	movs	r2, #0
 8012f94:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012f96:	68bb      	ldr	r3, [r7, #8]
 8012f98:	2202      	movs	r2, #2
 8012f9a:	4619      	mov	r1, r3
 8012f9c:	6878      	ldr	r0, [r7, #4]
 8012f9e:	f000 fc6d 	bl	801387c <USBD_CtlSendData>
              break;
 8012fa2:	e06a      	b.n	801307a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012fa4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	da11      	bge.n	8012fd0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012fac:	7bbb      	ldrb	r3, [r7, #14]
 8012fae:	f003 020f 	and.w	r2, r3, #15
 8012fb2:	6879      	ldr	r1, [r7, #4]
 8012fb4:	4613      	mov	r3, r2
 8012fb6:	009b      	lsls	r3, r3, #2
 8012fb8:	4413      	add	r3, r2
 8012fba:	009b      	lsls	r3, r3, #2
 8012fbc:	440b      	add	r3, r1
 8012fbe:	3324      	adds	r3, #36	@ 0x24
 8012fc0:	881b      	ldrh	r3, [r3, #0]
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d117      	bne.n	8012ff6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8012fc6:	6839      	ldr	r1, [r7, #0]
 8012fc8:	6878      	ldr	r0, [r7, #4]
 8012fca:	f000 fbda 	bl	8013782 <USBD_CtlError>
                  break;
 8012fce:	e054      	b.n	801307a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8012fd0:	7bbb      	ldrb	r3, [r7, #14]
 8012fd2:	f003 020f 	and.w	r2, r3, #15
 8012fd6:	6879      	ldr	r1, [r7, #4]
 8012fd8:	4613      	mov	r3, r2
 8012fda:	009b      	lsls	r3, r3, #2
 8012fdc:	4413      	add	r3, r2
 8012fde:	009b      	lsls	r3, r3, #2
 8012fe0:	440b      	add	r3, r1
 8012fe2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012fe6:	881b      	ldrh	r3, [r3, #0]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d104      	bne.n	8012ff6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8012fec:	6839      	ldr	r1, [r7, #0]
 8012fee:	6878      	ldr	r0, [r7, #4]
 8012ff0:	f000 fbc7 	bl	8013782 <USBD_CtlError>
                  break;
 8012ff4:	e041      	b.n	801307a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012ff6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	da0b      	bge.n	8013016 <USBD_StdEPReq+0x2b2>
 8012ffe:	7bbb      	ldrb	r3, [r7, #14]
 8013000:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013004:	4613      	mov	r3, r2
 8013006:	009b      	lsls	r3, r3, #2
 8013008:	4413      	add	r3, r2
 801300a:	009b      	lsls	r3, r3, #2
 801300c:	3310      	adds	r3, #16
 801300e:	687a      	ldr	r2, [r7, #4]
 8013010:	4413      	add	r3, r2
 8013012:	3304      	adds	r3, #4
 8013014:	e00b      	b.n	801302e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013016:	7bbb      	ldrb	r3, [r7, #14]
 8013018:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801301c:	4613      	mov	r3, r2
 801301e:	009b      	lsls	r3, r3, #2
 8013020:	4413      	add	r3, r2
 8013022:	009b      	lsls	r3, r3, #2
 8013024:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013028:	687a      	ldr	r2, [r7, #4]
 801302a:	4413      	add	r3, r2
 801302c:	3304      	adds	r3, #4
 801302e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013030:	7bbb      	ldrb	r3, [r7, #14]
 8013032:	2b00      	cmp	r3, #0
 8013034:	d002      	beq.n	801303c <USBD_StdEPReq+0x2d8>
 8013036:	7bbb      	ldrb	r3, [r7, #14]
 8013038:	2b80      	cmp	r3, #128	@ 0x80
 801303a:	d103      	bne.n	8013044 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801303c:	68bb      	ldr	r3, [r7, #8]
 801303e:	2200      	movs	r2, #0
 8013040:	601a      	str	r2, [r3, #0]
 8013042:	e00e      	b.n	8013062 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013044:	7bbb      	ldrb	r3, [r7, #14]
 8013046:	4619      	mov	r1, r3
 8013048:	6878      	ldr	r0, [r7, #4]
 801304a:	f001 f903 	bl	8014254 <USBD_LL_IsStallEP>
 801304e:	4603      	mov	r3, r0
 8013050:	2b00      	cmp	r3, #0
 8013052:	d003      	beq.n	801305c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8013054:	68bb      	ldr	r3, [r7, #8]
 8013056:	2201      	movs	r2, #1
 8013058:	601a      	str	r2, [r3, #0]
 801305a:	e002      	b.n	8013062 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801305c:	68bb      	ldr	r3, [r7, #8]
 801305e:	2200      	movs	r2, #0
 8013060:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013062:	68bb      	ldr	r3, [r7, #8]
 8013064:	2202      	movs	r2, #2
 8013066:	4619      	mov	r1, r3
 8013068:	6878      	ldr	r0, [r7, #4]
 801306a:	f000 fc07 	bl	801387c <USBD_CtlSendData>
              break;
 801306e:	e004      	b.n	801307a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8013070:	6839      	ldr	r1, [r7, #0]
 8013072:	6878      	ldr	r0, [r7, #4]
 8013074:	f000 fb85 	bl	8013782 <USBD_CtlError>
              break;
 8013078:	bf00      	nop
          }
          break;
 801307a:	e004      	b.n	8013086 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801307c:	6839      	ldr	r1, [r7, #0]
 801307e:	6878      	ldr	r0, [r7, #4]
 8013080:	f000 fb7f 	bl	8013782 <USBD_CtlError>
          break;
 8013084:	bf00      	nop
      }
      break;
 8013086:	e005      	b.n	8013094 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8013088:	6839      	ldr	r1, [r7, #0]
 801308a:	6878      	ldr	r0, [r7, #4]
 801308c:	f000 fb79 	bl	8013782 <USBD_CtlError>
      break;
 8013090:	e000      	b.n	8013094 <USBD_StdEPReq+0x330>
      break;
 8013092:	bf00      	nop
  }

  return ret;
 8013094:	7bfb      	ldrb	r3, [r7, #15]
}
 8013096:	4618      	mov	r0, r3
 8013098:	3710      	adds	r7, #16
 801309a:	46bd      	mov	sp, r7
 801309c:	bd80      	pop	{r7, pc}
	...

080130a0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80130a0:	b580      	push	{r7, lr}
 80130a2:	b084      	sub	sp, #16
 80130a4:	af00      	add	r7, sp, #0
 80130a6:	6078      	str	r0, [r7, #4]
 80130a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80130aa:	2300      	movs	r3, #0
 80130ac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80130ae:	2300      	movs	r3, #0
 80130b0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80130b2:	2300      	movs	r3, #0
 80130b4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80130b6:	683b      	ldr	r3, [r7, #0]
 80130b8:	885b      	ldrh	r3, [r3, #2]
 80130ba:	0a1b      	lsrs	r3, r3, #8
 80130bc:	b29b      	uxth	r3, r3
 80130be:	3b01      	subs	r3, #1
 80130c0:	2b0e      	cmp	r3, #14
 80130c2:	f200 8152 	bhi.w	801336a <USBD_GetDescriptor+0x2ca>
 80130c6:	a201      	add	r2, pc, #4	@ (adr r2, 80130cc <USBD_GetDescriptor+0x2c>)
 80130c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80130cc:	0801313d 	.word	0x0801313d
 80130d0:	08013155 	.word	0x08013155
 80130d4:	08013195 	.word	0x08013195
 80130d8:	0801336b 	.word	0x0801336b
 80130dc:	0801336b 	.word	0x0801336b
 80130e0:	0801330b 	.word	0x0801330b
 80130e4:	08013337 	.word	0x08013337
 80130e8:	0801336b 	.word	0x0801336b
 80130ec:	0801336b 	.word	0x0801336b
 80130f0:	0801336b 	.word	0x0801336b
 80130f4:	0801336b 	.word	0x0801336b
 80130f8:	0801336b 	.word	0x0801336b
 80130fc:	0801336b 	.word	0x0801336b
 8013100:	0801336b 	.word	0x0801336b
 8013104:	08013109 	.word	0x08013109
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801310e:	69db      	ldr	r3, [r3, #28]
 8013110:	2b00      	cmp	r3, #0
 8013112:	d00b      	beq.n	801312c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801311a:	69db      	ldr	r3, [r3, #28]
 801311c:	687a      	ldr	r2, [r7, #4]
 801311e:	7c12      	ldrb	r2, [r2, #16]
 8013120:	f107 0108 	add.w	r1, r7, #8
 8013124:	4610      	mov	r0, r2
 8013126:	4798      	blx	r3
 8013128:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801312a:	e126      	b.n	801337a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801312c:	6839      	ldr	r1, [r7, #0]
 801312e:	6878      	ldr	r0, [r7, #4]
 8013130:	f000 fb27 	bl	8013782 <USBD_CtlError>
        err++;
 8013134:	7afb      	ldrb	r3, [r7, #11]
 8013136:	3301      	adds	r3, #1
 8013138:	72fb      	strb	r3, [r7, #11]
      break;
 801313a:	e11e      	b.n	801337a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013142:	681b      	ldr	r3, [r3, #0]
 8013144:	687a      	ldr	r2, [r7, #4]
 8013146:	7c12      	ldrb	r2, [r2, #16]
 8013148:	f107 0108 	add.w	r1, r7, #8
 801314c:	4610      	mov	r0, r2
 801314e:	4798      	blx	r3
 8013150:	60f8      	str	r0, [r7, #12]
      break;
 8013152:	e112      	b.n	801337a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	7c1b      	ldrb	r3, [r3, #16]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d10d      	bne.n	8013178 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013164:	f107 0208 	add.w	r2, r7, #8
 8013168:	4610      	mov	r0, r2
 801316a:	4798      	blx	r3
 801316c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	3301      	adds	r3, #1
 8013172:	2202      	movs	r2, #2
 8013174:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013176:	e100      	b.n	801337a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801317e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013180:	f107 0208 	add.w	r2, r7, #8
 8013184:	4610      	mov	r0, r2
 8013186:	4798      	blx	r3
 8013188:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	3301      	adds	r3, #1
 801318e:	2202      	movs	r2, #2
 8013190:	701a      	strb	r2, [r3, #0]
      break;
 8013192:	e0f2      	b.n	801337a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013194:	683b      	ldr	r3, [r7, #0]
 8013196:	885b      	ldrh	r3, [r3, #2]
 8013198:	b2db      	uxtb	r3, r3
 801319a:	2b05      	cmp	r3, #5
 801319c:	f200 80ac 	bhi.w	80132f8 <USBD_GetDescriptor+0x258>
 80131a0:	a201      	add	r2, pc, #4	@ (adr r2, 80131a8 <USBD_GetDescriptor+0x108>)
 80131a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131a6:	bf00      	nop
 80131a8:	080131c1 	.word	0x080131c1
 80131ac:	080131f5 	.word	0x080131f5
 80131b0:	08013229 	.word	0x08013229
 80131b4:	0801325d 	.word	0x0801325d
 80131b8:	08013291 	.word	0x08013291
 80131bc:	080132c5 	.word	0x080132c5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80131c6:	685b      	ldr	r3, [r3, #4]
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d00b      	beq.n	80131e4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80131d2:	685b      	ldr	r3, [r3, #4]
 80131d4:	687a      	ldr	r2, [r7, #4]
 80131d6:	7c12      	ldrb	r2, [r2, #16]
 80131d8:	f107 0108 	add.w	r1, r7, #8
 80131dc:	4610      	mov	r0, r2
 80131de:	4798      	blx	r3
 80131e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80131e2:	e091      	b.n	8013308 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80131e4:	6839      	ldr	r1, [r7, #0]
 80131e6:	6878      	ldr	r0, [r7, #4]
 80131e8:	f000 facb 	bl	8013782 <USBD_CtlError>
            err++;
 80131ec:	7afb      	ldrb	r3, [r7, #11]
 80131ee:	3301      	adds	r3, #1
 80131f0:	72fb      	strb	r3, [r7, #11]
          break;
 80131f2:	e089      	b.n	8013308 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80131fa:	689b      	ldr	r3, [r3, #8]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d00b      	beq.n	8013218 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013206:	689b      	ldr	r3, [r3, #8]
 8013208:	687a      	ldr	r2, [r7, #4]
 801320a:	7c12      	ldrb	r2, [r2, #16]
 801320c:	f107 0108 	add.w	r1, r7, #8
 8013210:	4610      	mov	r0, r2
 8013212:	4798      	blx	r3
 8013214:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013216:	e077      	b.n	8013308 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013218:	6839      	ldr	r1, [r7, #0]
 801321a:	6878      	ldr	r0, [r7, #4]
 801321c:	f000 fab1 	bl	8013782 <USBD_CtlError>
            err++;
 8013220:	7afb      	ldrb	r3, [r7, #11]
 8013222:	3301      	adds	r3, #1
 8013224:	72fb      	strb	r3, [r7, #11]
          break;
 8013226:	e06f      	b.n	8013308 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801322e:	68db      	ldr	r3, [r3, #12]
 8013230:	2b00      	cmp	r3, #0
 8013232:	d00b      	beq.n	801324c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801323a:	68db      	ldr	r3, [r3, #12]
 801323c:	687a      	ldr	r2, [r7, #4]
 801323e:	7c12      	ldrb	r2, [r2, #16]
 8013240:	f107 0108 	add.w	r1, r7, #8
 8013244:	4610      	mov	r0, r2
 8013246:	4798      	blx	r3
 8013248:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801324a:	e05d      	b.n	8013308 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801324c:	6839      	ldr	r1, [r7, #0]
 801324e:	6878      	ldr	r0, [r7, #4]
 8013250:	f000 fa97 	bl	8013782 <USBD_CtlError>
            err++;
 8013254:	7afb      	ldrb	r3, [r7, #11]
 8013256:	3301      	adds	r3, #1
 8013258:	72fb      	strb	r3, [r7, #11]
          break;
 801325a:	e055      	b.n	8013308 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013262:	691b      	ldr	r3, [r3, #16]
 8013264:	2b00      	cmp	r3, #0
 8013266:	d00b      	beq.n	8013280 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801326e:	691b      	ldr	r3, [r3, #16]
 8013270:	687a      	ldr	r2, [r7, #4]
 8013272:	7c12      	ldrb	r2, [r2, #16]
 8013274:	f107 0108 	add.w	r1, r7, #8
 8013278:	4610      	mov	r0, r2
 801327a:	4798      	blx	r3
 801327c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801327e:	e043      	b.n	8013308 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013280:	6839      	ldr	r1, [r7, #0]
 8013282:	6878      	ldr	r0, [r7, #4]
 8013284:	f000 fa7d 	bl	8013782 <USBD_CtlError>
            err++;
 8013288:	7afb      	ldrb	r3, [r7, #11]
 801328a:	3301      	adds	r3, #1
 801328c:	72fb      	strb	r3, [r7, #11]
          break;
 801328e:	e03b      	b.n	8013308 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013296:	695b      	ldr	r3, [r3, #20]
 8013298:	2b00      	cmp	r3, #0
 801329a:	d00b      	beq.n	80132b4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132a2:	695b      	ldr	r3, [r3, #20]
 80132a4:	687a      	ldr	r2, [r7, #4]
 80132a6:	7c12      	ldrb	r2, [r2, #16]
 80132a8:	f107 0108 	add.w	r1, r7, #8
 80132ac:	4610      	mov	r0, r2
 80132ae:	4798      	blx	r3
 80132b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80132b2:	e029      	b.n	8013308 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80132b4:	6839      	ldr	r1, [r7, #0]
 80132b6:	6878      	ldr	r0, [r7, #4]
 80132b8:	f000 fa63 	bl	8013782 <USBD_CtlError>
            err++;
 80132bc:	7afb      	ldrb	r3, [r7, #11]
 80132be:	3301      	adds	r3, #1
 80132c0:	72fb      	strb	r3, [r7, #11]
          break;
 80132c2:	e021      	b.n	8013308 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132ca:	699b      	ldr	r3, [r3, #24]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d00b      	beq.n	80132e8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132d6:	699b      	ldr	r3, [r3, #24]
 80132d8:	687a      	ldr	r2, [r7, #4]
 80132da:	7c12      	ldrb	r2, [r2, #16]
 80132dc:	f107 0108 	add.w	r1, r7, #8
 80132e0:	4610      	mov	r0, r2
 80132e2:	4798      	blx	r3
 80132e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80132e6:	e00f      	b.n	8013308 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80132e8:	6839      	ldr	r1, [r7, #0]
 80132ea:	6878      	ldr	r0, [r7, #4]
 80132ec:	f000 fa49 	bl	8013782 <USBD_CtlError>
            err++;
 80132f0:	7afb      	ldrb	r3, [r7, #11]
 80132f2:	3301      	adds	r3, #1
 80132f4:	72fb      	strb	r3, [r7, #11]
          break;
 80132f6:	e007      	b.n	8013308 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80132f8:	6839      	ldr	r1, [r7, #0]
 80132fa:	6878      	ldr	r0, [r7, #4]
 80132fc:	f000 fa41 	bl	8013782 <USBD_CtlError>
          err++;
 8013300:	7afb      	ldrb	r3, [r7, #11]
 8013302:	3301      	adds	r3, #1
 8013304:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8013306:	bf00      	nop
      }
      break;
 8013308:	e037      	b.n	801337a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	7c1b      	ldrb	r3, [r3, #16]
 801330e:	2b00      	cmp	r3, #0
 8013310:	d109      	bne.n	8013326 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801331a:	f107 0208 	add.w	r2, r7, #8
 801331e:	4610      	mov	r0, r2
 8013320:	4798      	blx	r3
 8013322:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013324:	e029      	b.n	801337a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013326:	6839      	ldr	r1, [r7, #0]
 8013328:	6878      	ldr	r0, [r7, #4]
 801332a:	f000 fa2a 	bl	8013782 <USBD_CtlError>
        err++;
 801332e:	7afb      	ldrb	r3, [r7, #11]
 8013330:	3301      	adds	r3, #1
 8013332:	72fb      	strb	r3, [r7, #11]
      break;
 8013334:	e021      	b.n	801337a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	7c1b      	ldrb	r3, [r3, #16]
 801333a:	2b00      	cmp	r3, #0
 801333c:	d10d      	bne.n	801335a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013346:	f107 0208 	add.w	r2, r7, #8
 801334a:	4610      	mov	r0, r2
 801334c:	4798      	blx	r3
 801334e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013350:	68fb      	ldr	r3, [r7, #12]
 8013352:	3301      	adds	r3, #1
 8013354:	2207      	movs	r2, #7
 8013356:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013358:	e00f      	b.n	801337a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801335a:	6839      	ldr	r1, [r7, #0]
 801335c:	6878      	ldr	r0, [r7, #4]
 801335e:	f000 fa10 	bl	8013782 <USBD_CtlError>
        err++;
 8013362:	7afb      	ldrb	r3, [r7, #11]
 8013364:	3301      	adds	r3, #1
 8013366:	72fb      	strb	r3, [r7, #11]
      break;
 8013368:	e007      	b.n	801337a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801336a:	6839      	ldr	r1, [r7, #0]
 801336c:	6878      	ldr	r0, [r7, #4]
 801336e:	f000 fa08 	bl	8013782 <USBD_CtlError>
      err++;
 8013372:	7afb      	ldrb	r3, [r7, #11]
 8013374:	3301      	adds	r3, #1
 8013376:	72fb      	strb	r3, [r7, #11]
      break;
 8013378:	bf00      	nop
  }

  if (err != 0U)
 801337a:	7afb      	ldrb	r3, [r7, #11]
 801337c:	2b00      	cmp	r3, #0
 801337e:	d11e      	bne.n	80133be <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8013380:	683b      	ldr	r3, [r7, #0]
 8013382:	88db      	ldrh	r3, [r3, #6]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d016      	beq.n	80133b6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8013388:	893b      	ldrh	r3, [r7, #8]
 801338a:	2b00      	cmp	r3, #0
 801338c:	d00e      	beq.n	80133ac <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801338e:	683b      	ldr	r3, [r7, #0]
 8013390:	88da      	ldrh	r2, [r3, #6]
 8013392:	893b      	ldrh	r3, [r7, #8]
 8013394:	4293      	cmp	r3, r2
 8013396:	bf28      	it	cs
 8013398:	4613      	movcs	r3, r2
 801339a:	b29b      	uxth	r3, r3
 801339c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801339e:	893b      	ldrh	r3, [r7, #8]
 80133a0:	461a      	mov	r2, r3
 80133a2:	68f9      	ldr	r1, [r7, #12]
 80133a4:	6878      	ldr	r0, [r7, #4]
 80133a6:	f000 fa69 	bl	801387c <USBD_CtlSendData>
 80133aa:	e009      	b.n	80133c0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80133ac:	6839      	ldr	r1, [r7, #0]
 80133ae:	6878      	ldr	r0, [r7, #4]
 80133b0:	f000 f9e7 	bl	8013782 <USBD_CtlError>
 80133b4:	e004      	b.n	80133c0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80133b6:	6878      	ldr	r0, [r7, #4]
 80133b8:	f000 faba 	bl	8013930 <USBD_CtlSendStatus>
 80133bc:	e000      	b.n	80133c0 <USBD_GetDescriptor+0x320>
    return;
 80133be:	bf00      	nop
  }
}
 80133c0:	3710      	adds	r7, #16
 80133c2:	46bd      	mov	sp, r7
 80133c4:	bd80      	pop	{r7, pc}
 80133c6:	bf00      	nop

080133c8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	b084      	sub	sp, #16
 80133cc:	af00      	add	r7, sp, #0
 80133ce:	6078      	str	r0, [r7, #4]
 80133d0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80133d2:	683b      	ldr	r3, [r7, #0]
 80133d4:	889b      	ldrh	r3, [r3, #4]
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d131      	bne.n	801343e <USBD_SetAddress+0x76>
 80133da:	683b      	ldr	r3, [r7, #0]
 80133dc:	88db      	ldrh	r3, [r3, #6]
 80133de:	2b00      	cmp	r3, #0
 80133e0:	d12d      	bne.n	801343e <USBD_SetAddress+0x76>
 80133e2:	683b      	ldr	r3, [r7, #0]
 80133e4:	885b      	ldrh	r3, [r3, #2]
 80133e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80133e8:	d829      	bhi.n	801343e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80133ea:	683b      	ldr	r3, [r7, #0]
 80133ec:	885b      	ldrh	r3, [r3, #2]
 80133ee:	b2db      	uxtb	r3, r3
 80133f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80133f4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80133fc:	b2db      	uxtb	r3, r3
 80133fe:	2b03      	cmp	r3, #3
 8013400:	d104      	bne.n	801340c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013402:	6839      	ldr	r1, [r7, #0]
 8013404:	6878      	ldr	r0, [r7, #4]
 8013406:	f000 f9bc 	bl	8013782 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801340a:	e01d      	b.n	8013448 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	7bfa      	ldrb	r2, [r7, #15]
 8013410:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013414:	7bfb      	ldrb	r3, [r7, #15]
 8013416:	4619      	mov	r1, r3
 8013418:	6878      	ldr	r0, [r7, #4]
 801341a:	f000 ff47 	bl	80142ac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801341e:	6878      	ldr	r0, [r7, #4]
 8013420:	f000 fa86 	bl	8013930 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013424:	7bfb      	ldrb	r3, [r7, #15]
 8013426:	2b00      	cmp	r3, #0
 8013428:	d004      	beq.n	8013434 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	2202      	movs	r2, #2
 801342e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013432:	e009      	b.n	8013448 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	2201      	movs	r2, #1
 8013438:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801343c:	e004      	b.n	8013448 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801343e:	6839      	ldr	r1, [r7, #0]
 8013440:	6878      	ldr	r0, [r7, #4]
 8013442:	f000 f99e 	bl	8013782 <USBD_CtlError>
  }
}
 8013446:	bf00      	nop
 8013448:	bf00      	nop
 801344a:	3710      	adds	r7, #16
 801344c:	46bd      	mov	sp, r7
 801344e:	bd80      	pop	{r7, pc}

08013450 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b084      	sub	sp, #16
 8013454:	af00      	add	r7, sp, #0
 8013456:	6078      	str	r0, [r7, #4]
 8013458:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801345a:	2300      	movs	r3, #0
 801345c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801345e:	683b      	ldr	r3, [r7, #0]
 8013460:	885b      	ldrh	r3, [r3, #2]
 8013462:	b2da      	uxtb	r2, r3
 8013464:	4b4e      	ldr	r3, [pc, #312]	@ (80135a0 <USBD_SetConfig+0x150>)
 8013466:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013468:	4b4d      	ldr	r3, [pc, #308]	@ (80135a0 <USBD_SetConfig+0x150>)
 801346a:	781b      	ldrb	r3, [r3, #0]
 801346c:	2b01      	cmp	r3, #1
 801346e:	d905      	bls.n	801347c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8013470:	6839      	ldr	r1, [r7, #0]
 8013472:	6878      	ldr	r0, [r7, #4]
 8013474:	f000 f985 	bl	8013782 <USBD_CtlError>
    return USBD_FAIL;
 8013478:	2303      	movs	r3, #3
 801347a:	e08c      	b.n	8013596 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013482:	b2db      	uxtb	r3, r3
 8013484:	2b02      	cmp	r3, #2
 8013486:	d002      	beq.n	801348e <USBD_SetConfig+0x3e>
 8013488:	2b03      	cmp	r3, #3
 801348a:	d029      	beq.n	80134e0 <USBD_SetConfig+0x90>
 801348c:	e075      	b.n	801357a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801348e:	4b44      	ldr	r3, [pc, #272]	@ (80135a0 <USBD_SetConfig+0x150>)
 8013490:	781b      	ldrb	r3, [r3, #0]
 8013492:	2b00      	cmp	r3, #0
 8013494:	d020      	beq.n	80134d8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8013496:	4b42      	ldr	r3, [pc, #264]	@ (80135a0 <USBD_SetConfig+0x150>)
 8013498:	781b      	ldrb	r3, [r3, #0]
 801349a:	461a      	mov	r2, r3
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80134a0:	4b3f      	ldr	r3, [pc, #252]	@ (80135a0 <USBD_SetConfig+0x150>)
 80134a2:	781b      	ldrb	r3, [r3, #0]
 80134a4:	4619      	mov	r1, r3
 80134a6:	6878      	ldr	r0, [r7, #4]
 80134a8:	f7fe ffb9 	bl	801241e <USBD_SetClassConfig>
 80134ac:	4603      	mov	r3, r0
 80134ae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80134b0:	7bfb      	ldrb	r3, [r7, #15]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d008      	beq.n	80134c8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80134b6:	6839      	ldr	r1, [r7, #0]
 80134b8:	6878      	ldr	r0, [r7, #4]
 80134ba:	f000 f962 	bl	8013782 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	2202      	movs	r2, #2
 80134c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80134c6:	e065      	b.n	8013594 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80134c8:	6878      	ldr	r0, [r7, #4]
 80134ca:	f000 fa31 	bl	8013930 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	2203      	movs	r2, #3
 80134d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80134d6:	e05d      	b.n	8013594 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80134d8:	6878      	ldr	r0, [r7, #4]
 80134da:	f000 fa29 	bl	8013930 <USBD_CtlSendStatus>
      break;
 80134de:	e059      	b.n	8013594 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80134e0:	4b2f      	ldr	r3, [pc, #188]	@ (80135a0 <USBD_SetConfig+0x150>)
 80134e2:	781b      	ldrb	r3, [r3, #0]
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d112      	bne.n	801350e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	2202      	movs	r2, #2
 80134ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80134f0:	4b2b      	ldr	r3, [pc, #172]	@ (80135a0 <USBD_SetConfig+0x150>)
 80134f2:	781b      	ldrb	r3, [r3, #0]
 80134f4:	461a      	mov	r2, r3
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80134fa:	4b29      	ldr	r3, [pc, #164]	@ (80135a0 <USBD_SetConfig+0x150>)
 80134fc:	781b      	ldrb	r3, [r3, #0]
 80134fe:	4619      	mov	r1, r3
 8013500:	6878      	ldr	r0, [r7, #4]
 8013502:	f7fe ffa8 	bl	8012456 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013506:	6878      	ldr	r0, [r7, #4]
 8013508:	f000 fa12 	bl	8013930 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801350c:	e042      	b.n	8013594 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801350e:	4b24      	ldr	r3, [pc, #144]	@ (80135a0 <USBD_SetConfig+0x150>)
 8013510:	781b      	ldrb	r3, [r3, #0]
 8013512:	461a      	mov	r2, r3
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	685b      	ldr	r3, [r3, #4]
 8013518:	429a      	cmp	r2, r3
 801351a:	d02a      	beq.n	8013572 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	685b      	ldr	r3, [r3, #4]
 8013520:	b2db      	uxtb	r3, r3
 8013522:	4619      	mov	r1, r3
 8013524:	6878      	ldr	r0, [r7, #4]
 8013526:	f7fe ff96 	bl	8012456 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801352a:	4b1d      	ldr	r3, [pc, #116]	@ (80135a0 <USBD_SetConfig+0x150>)
 801352c:	781b      	ldrb	r3, [r3, #0]
 801352e:	461a      	mov	r2, r3
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013534:	4b1a      	ldr	r3, [pc, #104]	@ (80135a0 <USBD_SetConfig+0x150>)
 8013536:	781b      	ldrb	r3, [r3, #0]
 8013538:	4619      	mov	r1, r3
 801353a:	6878      	ldr	r0, [r7, #4]
 801353c:	f7fe ff6f 	bl	801241e <USBD_SetClassConfig>
 8013540:	4603      	mov	r3, r0
 8013542:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013544:	7bfb      	ldrb	r3, [r7, #15]
 8013546:	2b00      	cmp	r3, #0
 8013548:	d00f      	beq.n	801356a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801354a:	6839      	ldr	r1, [r7, #0]
 801354c:	6878      	ldr	r0, [r7, #4]
 801354e:	f000 f918 	bl	8013782 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	685b      	ldr	r3, [r3, #4]
 8013556:	b2db      	uxtb	r3, r3
 8013558:	4619      	mov	r1, r3
 801355a:	6878      	ldr	r0, [r7, #4]
 801355c:	f7fe ff7b 	bl	8012456 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	2202      	movs	r2, #2
 8013564:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013568:	e014      	b.n	8013594 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801356a:	6878      	ldr	r0, [r7, #4]
 801356c:	f000 f9e0 	bl	8013930 <USBD_CtlSendStatus>
      break;
 8013570:	e010      	b.n	8013594 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8013572:	6878      	ldr	r0, [r7, #4]
 8013574:	f000 f9dc 	bl	8013930 <USBD_CtlSendStatus>
      break;
 8013578:	e00c      	b.n	8013594 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801357a:	6839      	ldr	r1, [r7, #0]
 801357c:	6878      	ldr	r0, [r7, #4]
 801357e:	f000 f900 	bl	8013782 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013582:	4b07      	ldr	r3, [pc, #28]	@ (80135a0 <USBD_SetConfig+0x150>)
 8013584:	781b      	ldrb	r3, [r3, #0]
 8013586:	4619      	mov	r1, r3
 8013588:	6878      	ldr	r0, [r7, #4]
 801358a:	f7fe ff64 	bl	8012456 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801358e:	2303      	movs	r3, #3
 8013590:	73fb      	strb	r3, [r7, #15]
      break;
 8013592:	bf00      	nop
  }

  return ret;
 8013594:	7bfb      	ldrb	r3, [r7, #15]
}
 8013596:	4618      	mov	r0, r3
 8013598:	3710      	adds	r7, #16
 801359a:	46bd      	mov	sp, r7
 801359c:	bd80      	pop	{r7, pc}
 801359e:	bf00      	nop
 80135a0:	240012fc 	.word	0x240012fc

080135a4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80135a4:	b580      	push	{r7, lr}
 80135a6:	b082      	sub	sp, #8
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	6078      	str	r0, [r7, #4]
 80135ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80135ae:	683b      	ldr	r3, [r7, #0]
 80135b0:	88db      	ldrh	r3, [r3, #6]
 80135b2:	2b01      	cmp	r3, #1
 80135b4:	d004      	beq.n	80135c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80135b6:	6839      	ldr	r1, [r7, #0]
 80135b8:	6878      	ldr	r0, [r7, #4]
 80135ba:	f000 f8e2 	bl	8013782 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80135be:	e023      	b.n	8013608 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80135c6:	b2db      	uxtb	r3, r3
 80135c8:	2b02      	cmp	r3, #2
 80135ca:	dc02      	bgt.n	80135d2 <USBD_GetConfig+0x2e>
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	dc03      	bgt.n	80135d8 <USBD_GetConfig+0x34>
 80135d0:	e015      	b.n	80135fe <USBD_GetConfig+0x5a>
 80135d2:	2b03      	cmp	r3, #3
 80135d4:	d00b      	beq.n	80135ee <USBD_GetConfig+0x4a>
 80135d6:	e012      	b.n	80135fe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	2200      	movs	r2, #0
 80135dc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	3308      	adds	r3, #8
 80135e2:	2201      	movs	r2, #1
 80135e4:	4619      	mov	r1, r3
 80135e6:	6878      	ldr	r0, [r7, #4]
 80135e8:	f000 f948 	bl	801387c <USBD_CtlSendData>
        break;
 80135ec:	e00c      	b.n	8013608 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	3304      	adds	r3, #4
 80135f2:	2201      	movs	r2, #1
 80135f4:	4619      	mov	r1, r3
 80135f6:	6878      	ldr	r0, [r7, #4]
 80135f8:	f000 f940 	bl	801387c <USBD_CtlSendData>
        break;
 80135fc:	e004      	b.n	8013608 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80135fe:	6839      	ldr	r1, [r7, #0]
 8013600:	6878      	ldr	r0, [r7, #4]
 8013602:	f000 f8be 	bl	8013782 <USBD_CtlError>
        break;
 8013606:	bf00      	nop
}
 8013608:	bf00      	nop
 801360a:	3708      	adds	r7, #8
 801360c:	46bd      	mov	sp, r7
 801360e:	bd80      	pop	{r7, pc}

08013610 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013610:	b580      	push	{r7, lr}
 8013612:	b082      	sub	sp, #8
 8013614:	af00      	add	r7, sp, #0
 8013616:	6078      	str	r0, [r7, #4]
 8013618:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013620:	b2db      	uxtb	r3, r3
 8013622:	3b01      	subs	r3, #1
 8013624:	2b02      	cmp	r3, #2
 8013626:	d81e      	bhi.n	8013666 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013628:	683b      	ldr	r3, [r7, #0]
 801362a:	88db      	ldrh	r3, [r3, #6]
 801362c:	2b02      	cmp	r3, #2
 801362e:	d004      	beq.n	801363a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013630:	6839      	ldr	r1, [r7, #0]
 8013632:	6878      	ldr	r0, [r7, #4]
 8013634:	f000 f8a5 	bl	8013782 <USBD_CtlError>
        break;
 8013638:	e01a      	b.n	8013670 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	2201      	movs	r2, #1
 801363e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013646:	2b00      	cmp	r3, #0
 8013648:	d005      	beq.n	8013656 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	68db      	ldr	r3, [r3, #12]
 801364e:	f043 0202 	orr.w	r2, r3, #2
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	330c      	adds	r3, #12
 801365a:	2202      	movs	r2, #2
 801365c:	4619      	mov	r1, r3
 801365e:	6878      	ldr	r0, [r7, #4]
 8013660:	f000 f90c 	bl	801387c <USBD_CtlSendData>
      break;
 8013664:	e004      	b.n	8013670 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013666:	6839      	ldr	r1, [r7, #0]
 8013668:	6878      	ldr	r0, [r7, #4]
 801366a:	f000 f88a 	bl	8013782 <USBD_CtlError>
      break;
 801366e:	bf00      	nop
  }
}
 8013670:	bf00      	nop
 8013672:	3708      	adds	r7, #8
 8013674:	46bd      	mov	sp, r7
 8013676:	bd80      	pop	{r7, pc}

08013678 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013678:	b580      	push	{r7, lr}
 801367a:	b082      	sub	sp, #8
 801367c:	af00      	add	r7, sp, #0
 801367e:	6078      	str	r0, [r7, #4]
 8013680:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013682:	683b      	ldr	r3, [r7, #0]
 8013684:	885b      	ldrh	r3, [r3, #2]
 8013686:	2b01      	cmp	r3, #1
 8013688:	d107      	bne.n	801369a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	2201      	movs	r2, #1
 801368e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013692:	6878      	ldr	r0, [r7, #4]
 8013694:	f000 f94c 	bl	8013930 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8013698:	e013      	b.n	80136c2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801369a:	683b      	ldr	r3, [r7, #0]
 801369c:	885b      	ldrh	r3, [r3, #2]
 801369e:	2b02      	cmp	r3, #2
 80136a0:	d10b      	bne.n	80136ba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80136a2:	683b      	ldr	r3, [r7, #0]
 80136a4:	889b      	ldrh	r3, [r3, #4]
 80136a6:	0a1b      	lsrs	r3, r3, #8
 80136a8:	b29b      	uxth	r3, r3
 80136aa:	b2da      	uxtb	r2, r3
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80136b2:	6878      	ldr	r0, [r7, #4]
 80136b4:	f000 f93c 	bl	8013930 <USBD_CtlSendStatus>
}
 80136b8:	e003      	b.n	80136c2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80136ba:	6839      	ldr	r1, [r7, #0]
 80136bc:	6878      	ldr	r0, [r7, #4]
 80136be:	f000 f860 	bl	8013782 <USBD_CtlError>
}
 80136c2:	bf00      	nop
 80136c4:	3708      	adds	r7, #8
 80136c6:	46bd      	mov	sp, r7
 80136c8:	bd80      	pop	{r7, pc}

080136ca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80136ca:	b580      	push	{r7, lr}
 80136cc:	b082      	sub	sp, #8
 80136ce:	af00      	add	r7, sp, #0
 80136d0:	6078      	str	r0, [r7, #4]
 80136d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136da:	b2db      	uxtb	r3, r3
 80136dc:	3b01      	subs	r3, #1
 80136de:	2b02      	cmp	r3, #2
 80136e0:	d80b      	bhi.n	80136fa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80136e2:	683b      	ldr	r3, [r7, #0]
 80136e4:	885b      	ldrh	r3, [r3, #2]
 80136e6:	2b01      	cmp	r3, #1
 80136e8:	d10c      	bne.n	8013704 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	2200      	movs	r2, #0
 80136ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80136f2:	6878      	ldr	r0, [r7, #4]
 80136f4:	f000 f91c 	bl	8013930 <USBD_CtlSendStatus>
      }
      break;
 80136f8:	e004      	b.n	8013704 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80136fa:	6839      	ldr	r1, [r7, #0]
 80136fc:	6878      	ldr	r0, [r7, #4]
 80136fe:	f000 f840 	bl	8013782 <USBD_CtlError>
      break;
 8013702:	e000      	b.n	8013706 <USBD_ClrFeature+0x3c>
      break;
 8013704:	bf00      	nop
  }
}
 8013706:	bf00      	nop
 8013708:	3708      	adds	r7, #8
 801370a:	46bd      	mov	sp, r7
 801370c:	bd80      	pop	{r7, pc}

0801370e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801370e:	b580      	push	{r7, lr}
 8013710:	b084      	sub	sp, #16
 8013712:	af00      	add	r7, sp, #0
 8013714:	6078      	str	r0, [r7, #4]
 8013716:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013718:	683b      	ldr	r3, [r7, #0]
 801371a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	781a      	ldrb	r2, [r3, #0]
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	3301      	adds	r3, #1
 8013728:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	781a      	ldrb	r2, [r3, #0]
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	3301      	adds	r3, #1
 8013736:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013738:	68f8      	ldr	r0, [r7, #12]
 801373a:	f7ff fa16 	bl	8012b6a <SWAPBYTE>
 801373e:	4603      	mov	r3, r0
 8013740:	461a      	mov	r2, r3
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	3301      	adds	r3, #1
 801374a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801374c:	68fb      	ldr	r3, [r7, #12]
 801374e:	3301      	adds	r3, #1
 8013750:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013752:	68f8      	ldr	r0, [r7, #12]
 8013754:	f7ff fa09 	bl	8012b6a <SWAPBYTE>
 8013758:	4603      	mov	r3, r0
 801375a:	461a      	mov	r2, r3
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	3301      	adds	r3, #1
 8013764:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	3301      	adds	r3, #1
 801376a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801376c:	68f8      	ldr	r0, [r7, #12]
 801376e:	f7ff f9fc 	bl	8012b6a <SWAPBYTE>
 8013772:	4603      	mov	r3, r0
 8013774:	461a      	mov	r2, r3
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	80da      	strh	r2, [r3, #6]
}
 801377a:	bf00      	nop
 801377c:	3710      	adds	r7, #16
 801377e:	46bd      	mov	sp, r7
 8013780:	bd80      	pop	{r7, pc}

08013782 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013782:	b580      	push	{r7, lr}
 8013784:	b082      	sub	sp, #8
 8013786:	af00      	add	r7, sp, #0
 8013788:	6078      	str	r0, [r7, #4]
 801378a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801378c:	2180      	movs	r1, #128	@ 0x80
 801378e:	6878      	ldr	r0, [r7, #4]
 8013790:	f000 fd22 	bl	80141d8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013794:	2100      	movs	r1, #0
 8013796:	6878      	ldr	r0, [r7, #4]
 8013798:	f000 fd1e 	bl	80141d8 <USBD_LL_StallEP>
}
 801379c:	bf00      	nop
 801379e:	3708      	adds	r7, #8
 80137a0:	46bd      	mov	sp, r7
 80137a2:	bd80      	pop	{r7, pc}

080137a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80137a4:	b580      	push	{r7, lr}
 80137a6:	b086      	sub	sp, #24
 80137a8:	af00      	add	r7, sp, #0
 80137aa:	60f8      	str	r0, [r7, #12]
 80137ac:	60b9      	str	r1, [r7, #8]
 80137ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80137b0:	2300      	movs	r3, #0
 80137b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d042      	beq.n	8013840 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80137ba:	68fb      	ldr	r3, [r7, #12]
 80137bc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80137be:	6938      	ldr	r0, [r7, #16]
 80137c0:	f000 f842 	bl	8013848 <USBD_GetLen>
 80137c4:	4603      	mov	r3, r0
 80137c6:	3301      	adds	r3, #1
 80137c8:	005b      	lsls	r3, r3, #1
 80137ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80137ce:	d808      	bhi.n	80137e2 <USBD_GetString+0x3e>
 80137d0:	6938      	ldr	r0, [r7, #16]
 80137d2:	f000 f839 	bl	8013848 <USBD_GetLen>
 80137d6:	4603      	mov	r3, r0
 80137d8:	3301      	adds	r3, #1
 80137da:	b29b      	uxth	r3, r3
 80137dc:	005b      	lsls	r3, r3, #1
 80137de:	b29a      	uxth	r2, r3
 80137e0:	e001      	b.n	80137e6 <USBD_GetString+0x42>
 80137e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80137ea:	7dfb      	ldrb	r3, [r7, #23]
 80137ec:	68ba      	ldr	r2, [r7, #8]
 80137ee:	4413      	add	r3, r2
 80137f0:	687a      	ldr	r2, [r7, #4]
 80137f2:	7812      	ldrb	r2, [r2, #0]
 80137f4:	701a      	strb	r2, [r3, #0]
  idx++;
 80137f6:	7dfb      	ldrb	r3, [r7, #23]
 80137f8:	3301      	adds	r3, #1
 80137fa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80137fc:	7dfb      	ldrb	r3, [r7, #23]
 80137fe:	68ba      	ldr	r2, [r7, #8]
 8013800:	4413      	add	r3, r2
 8013802:	2203      	movs	r2, #3
 8013804:	701a      	strb	r2, [r3, #0]
  idx++;
 8013806:	7dfb      	ldrb	r3, [r7, #23]
 8013808:	3301      	adds	r3, #1
 801380a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801380c:	e013      	b.n	8013836 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801380e:	7dfb      	ldrb	r3, [r7, #23]
 8013810:	68ba      	ldr	r2, [r7, #8]
 8013812:	4413      	add	r3, r2
 8013814:	693a      	ldr	r2, [r7, #16]
 8013816:	7812      	ldrb	r2, [r2, #0]
 8013818:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801381a:	693b      	ldr	r3, [r7, #16]
 801381c:	3301      	adds	r3, #1
 801381e:	613b      	str	r3, [r7, #16]
    idx++;
 8013820:	7dfb      	ldrb	r3, [r7, #23]
 8013822:	3301      	adds	r3, #1
 8013824:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013826:	7dfb      	ldrb	r3, [r7, #23]
 8013828:	68ba      	ldr	r2, [r7, #8]
 801382a:	4413      	add	r3, r2
 801382c:	2200      	movs	r2, #0
 801382e:	701a      	strb	r2, [r3, #0]
    idx++;
 8013830:	7dfb      	ldrb	r3, [r7, #23]
 8013832:	3301      	adds	r3, #1
 8013834:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013836:	693b      	ldr	r3, [r7, #16]
 8013838:	781b      	ldrb	r3, [r3, #0]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d1e7      	bne.n	801380e <USBD_GetString+0x6a>
 801383e:	e000      	b.n	8013842 <USBD_GetString+0x9e>
    return;
 8013840:	bf00      	nop
  }
}
 8013842:	3718      	adds	r7, #24
 8013844:	46bd      	mov	sp, r7
 8013846:	bd80      	pop	{r7, pc}

08013848 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013848:	b480      	push	{r7}
 801384a:	b085      	sub	sp, #20
 801384c:	af00      	add	r7, sp, #0
 801384e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013850:	2300      	movs	r3, #0
 8013852:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013858:	e005      	b.n	8013866 <USBD_GetLen+0x1e>
  {
    len++;
 801385a:	7bfb      	ldrb	r3, [r7, #15]
 801385c:	3301      	adds	r3, #1
 801385e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013860:	68bb      	ldr	r3, [r7, #8]
 8013862:	3301      	adds	r3, #1
 8013864:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013866:	68bb      	ldr	r3, [r7, #8]
 8013868:	781b      	ldrb	r3, [r3, #0]
 801386a:	2b00      	cmp	r3, #0
 801386c:	d1f5      	bne.n	801385a <USBD_GetLen+0x12>
  }

  return len;
 801386e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013870:	4618      	mov	r0, r3
 8013872:	3714      	adds	r7, #20
 8013874:	46bd      	mov	sp, r7
 8013876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801387a:	4770      	bx	lr

0801387c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801387c:	b580      	push	{r7, lr}
 801387e:	b084      	sub	sp, #16
 8013880:	af00      	add	r7, sp, #0
 8013882:	60f8      	str	r0, [r7, #12]
 8013884:	60b9      	str	r1, [r7, #8]
 8013886:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	2202      	movs	r2, #2
 801388c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013890:	68fb      	ldr	r3, [r7, #12]
 8013892:	687a      	ldr	r2, [r7, #4]
 8013894:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	687a      	ldr	r2, [r7, #4]
 801389a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	68ba      	ldr	r2, [r7, #8]
 80138a0:	2100      	movs	r1, #0
 80138a2:	68f8      	ldr	r0, [r7, #12]
 80138a4:	f000 fd21 	bl	80142ea <USBD_LL_Transmit>

  return USBD_OK;
 80138a8:	2300      	movs	r3, #0
}
 80138aa:	4618      	mov	r0, r3
 80138ac:	3710      	adds	r7, #16
 80138ae:	46bd      	mov	sp, r7
 80138b0:	bd80      	pop	{r7, pc}

080138b2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80138b2:	b580      	push	{r7, lr}
 80138b4:	b084      	sub	sp, #16
 80138b6:	af00      	add	r7, sp, #0
 80138b8:	60f8      	str	r0, [r7, #12]
 80138ba:	60b9      	str	r1, [r7, #8]
 80138bc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	68ba      	ldr	r2, [r7, #8]
 80138c2:	2100      	movs	r1, #0
 80138c4:	68f8      	ldr	r0, [r7, #12]
 80138c6:	f000 fd10 	bl	80142ea <USBD_LL_Transmit>

  return USBD_OK;
 80138ca:	2300      	movs	r3, #0
}
 80138cc:	4618      	mov	r0, r3
 80138ce:	3710      	adds	r7, #16
 80138d0:	46bd      	mov	sp, r7
 80138d2:	bd80      	pop	{r7, pc}

080138d4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80138d4:	b580      	push	{r7, lr}
 80138d6:	b084      	sub	sp, #16
 80138d8:	af00      	add	r7, sp, #0
 80138da:	60f8      	str	r0, [r7, #12]
 80138dc:	60b9      	str	r1, [r7, #8]
 80138de:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	2203      	movs	r2, #3
 80138e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	687a      	ldr	r2, [r7, #4]
 80138ec:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80138f0:	68fb      	ldr	r3, [r7, #12]
 80138f2:	687a      	ldr	r2, [r7, #4]
 80138f4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	68ba      	ldr	r2, [r7, #8]
 80138fc:	2100      	movs	r1, #0
 80138fe:	68f8      	ldr	r0, [r7, #12]
 8013900:	f000 fd14 	bl	801432c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013904:	2300      	movs	r3, #0
}
 8013906:	4618      	mov	r0, r3
 8013908:	3710      	adds	r7, #16
 801390a:	46bd      	mov	sp, r7
 801390c:	bd80      	pop	{r7, pc}

0801390e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801390e:	b580      	push	{r7, lr}
 8013910:	b084      	sub	sp, #16
 8013912:	af00      	add	r7, sp, #0
 8013914:	60f8      	str	r0, [r7, #12]
 8013916:	60b9      	str	r1, [r7, #8]
 8013918:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	68ba      	ldr	r2, [r7, #8]
 801391e:	2100      	movs	r1, #0
 8013920:	68f8      	ldr	r0, [r7, #12]
 8013922:	f000 fd03 	bl	801432c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013926:	2300      	movs	r3, #0
}
 8013928:	4618      	mov	r0, r3
 801392a:	3710      	adds	r7, #16
 801392c:	46bd      	mov	sp, r7
 801392e:	bd80      	pop	{r7, pc}

08013930 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013930:	b580      	push	{r7, lr}
 8013932:	b082      	sub	sp, #8
 8013934:	af00      	add	r7, sp, #0
 8013936:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	2204      	movs	r2, #4
 801393c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013940:	2300      	movs	r3, #0
 8013942:	2200      	movs	r2, #0
 8013944:	2100      	movs	r1, #0
 8013946:	6878      	ldr	r0, [r7, #4]
 8013948:	f000 fccf 	bl	80142ea <USBD_LL_Transmit>

  return USBD_OK;
 801394c:	2300      	movs	r3, #0
}
 801394e:	4618      	mov	r0, r3
 8013950:	3708      	adds	r7, #8
 8013952:	46bd      	mov	sp, r7
 8013954:	bd80      	pop	{r7, pc}

08013956 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013956:	b580      	push	{r7, lr}
 8013958:	b082      	sub	sp, #8
 801395a:	af00      	add	r7, sp, #0
 801395c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	2205      	movs	r2, #5
 8013962:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013966:	2300      	movs	r3, #0
 8013968:	2200      	movs	r2, #0
 801396a:	2100      	movs	r1, #0
 801396c:	6878      	ldr	r0, [r7, #4]
 801396e:	f000 fcdd 	bl	801432c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013972:	2300      	movs	r3, #0
}
 8013974:	4618      	mov	r0, r3
 8013976:	3708      	adds	r7, #8
 8013978:	46bd      	mov	sp, r7
 801397a:	bd80      	pop	{r7, pc}

0801397c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801397c:	b580      	push	{r7, lr}
 801397e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013980:	2200      	movs	r2, #0
 8013982:	4913      	ldr	r1, [pc, #76]	@ (80139d0 <MX_USB_DEVICE_Init+0x54>)
 8013984:	4813      	ldr	r0, [pc, #76]	@ (80139d4 <MX_USB_DEVICE_Init+0x58>)
 8013986:	f7fe fccd 	bl	8012324 <USBD_Init>
 801398a:	4603      	mov	r3, r0
 801398c:	2b00      	cmp	r3, #0
 801398e:	d001      	beq.n	8013994 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013990:	f7ee f9da 	bl	8001d48 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8013994:	4910      	ldr	r1, [pc, #64]	@ (80139d8 <MX_USB_DEVICE_Init+0x5c>)
 8013996:	480f      	ldr	r0, [pc, #60]	@ (80139d4 <MX_USB_DEVICE_Init+0x58>)
 8013998:	f7fe fcf4 	bl	8012384 <USBD_RegisterClass>
 801399c:	4603      	mov	r3, r0
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d001      	beq.n	80139a6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80139a2:	f7ee f9d1 	bl	8001d48 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80139a6:	490d      	ldr	r1, [pc, #52]	@ (80139dc <MX_USB_DEVICE_Init+0x60>)
 80139a8:	480a      	ldr	r0, [pc, #40]	@ (80139d4 <MX_USB_DEVICE_Init+0x58>)
 80139aa:	f7fe fbeb 	bl	8012184 <USBD_CDC_RegisterInterface>
 80139ae:	4603      	mov	r3, r0
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	d001      	beq.n	80139b8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80139b4:	f7ee f9c8 	bl	8001d48 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80139b8:	4806      	ldr	r0, [pc, #24]	@ (80139d4 <MX_USB_DEVICE_Init+0x58>)
 80139ba:	f7fe fd19 	bl	80123f0 <USBD_Start>
 80139be:	4603      	mov	r3, r0
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d001      	beq.n	80139c8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80139c4:	f7ee f9c0 	bl	8001d48 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80139c8:	f7f6 fc78 	bl	800a2bc <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80139cc:	bf00      	nop
 80139ce:	bd80      	pop	{r7, pc}
 80139d0:	240000ec 	.word	0x240000ec
 80139d4:	24001300 	.word	0x24001300
 80139d8:	24000058 	.word	0x24000058
 80139dc:	240000d8 	.word	0x240000d8

080139e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80139e0:	b580      	push	{r7, lr}
 80139e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80139e4:	2200      	movs	r2, #0
 80139e6:	4905      	ldr	r1, [pc, #20]	@ (80139fc <CDC_Init_FS+0x1c>)
 80139e8:	4805      	ldr	r0, [pc, #20]	@ (8013a00 <CDC_Init_FS+0x20>)
 80139ea:	f7fe fbe5 	bl	80121b8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80139ee:	4905      	ldr	r1, [pc, #20]	@ (8013a04 <CDC_Init_FS+0x24>)
 80139f0:	4803      	ldr	r0, [pc, #12]	@ (8013a00 <CDC_Init_FS+0x20>)
 80139f2:	f7fe fc03 	bl	80121fc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80139f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80139f8:	4618      	mov	r0, r3
 80139fa:	bd80      	pop	{r7, pc}
 80139fc:	24001ddc 	.word	0x24001ddc
 8013a00:	24001300 	.word	0x24001300
 8013a04:	240015dc 	.word	0x240015dc

08013a08 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013a08:	b480      	push	{r7}
 8013a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8013a0c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013a0e:	4618      	mov	r0, r3
 8013a10:	46bd      	mov	sp, r7
 8013a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a16:	4770      	bx	lr

08013a18 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013a18:	b480      	push	{r7}
 8013a1a:	b083      	sub	sp, #12
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	4603      	mov	r3, r0
 8013a20:	6039      	str	r1, [r7, #0]
 8013a22:	71fb      	strb	r3, [r7, #7]
 8013a24:	4613      	mov	r3, r2
 8013a26:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8013a28:	79fb      	ldrb	r3, [r7, #7]
 8013a2a:	2b23      	cmp	r3, #35	@ 0x23
 8013a2c:	d84a      	bhi.n	8013ac4 <CDC_Control_FS+0xac>
 8013a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8013a34 <CDC_Control_FS+0x1c>)
 8013a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a34:	08013ac5 	.word	0x08013ac5
 8013a38:	08013ac5 	.word	0x08013ac5
 8013a3c:	08013ac5 	.word	0x08013ac5
 8013a40:	08013ac5 	.word	0x08013ac5
 8013a44:	08013ac5 	.word	0x08013ac5
 8013a48:	08013ac5 	.word	0x08013ac5
 8013a4c:	08013ac5 	.word	0x08013ac5
 8013a50:	08013ac5 	.word	0x08013ac5
 8013a54:	08013ac5 	.word	0x08013ac5
 8013a58:	08013ac5 	.word	0x08013ac5
 8013a5c:	08013ac5 	.word	0x08013ac5
 8013a60:	08013ac5 	.word	0x08013ac5
 8013a64:	08013ac5 	.word	0x08013ac5
 8013a68:	08013ac5 	.word	0x08013ac5
 8013a6c:	08013ac5 	.word	0x08013ac5
 8013a70:	08013ac5 	.word	0x08013ac5
 8013a74:	08013ac5 	.word	0x08013ac5
 8013a78:	08013ac5 	.word	0x08013ac5
 8013a7c:	08013ac5 	.word	0x08013ac5
 8013a80:	08013ac5 	.word	0x08013ac5
 8013a84:	08013ac5 	.word	0x08013ac5
 8013a88:	08013ac5 	.word	0x08013ac5
 8013a8c:	08013ac5 	.word	0x08013ac5
 8013a90:	08013ac5 	.word	0x08013ac5
 8013a94:	08013ac5 	.word	0x08013ac5
 8013a98:	08013ac5 	.word	0x08013ac5
 8013a9c:	08013ac5 	.word	0x08013ac5
 8013aa0:	08013ac5 	.word	0x08013ac5
 8013aa4:	08013ac5 	.word	0x08013ac5
 8013aa8:	08013ac5 	.word	0x08013ac5
 8013aac:	08013ac5 	.word	0x08013ac5
 8013ab0:	08013ac5 	.word	0x08013ac5
 8013ab4:	08013ac5 	.word	0x08013ac5
 8013ab8:	08013ac5 	.word	0x08013ac5
 8013abc:	08013ac5 	.word	0x08013ac5
 8013ac0:	08013ac5 	.word	0x08013ac5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8013ac4:	bf00      	nop
  }

  return (USBD_OK);
 8013ac6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013ac8:	4618      	mov	r0, r3
 8013aca:	370c      	adds	r7, #12
 8013acc:	46bd      	mov	sp, r7
 8013ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ad2:	4770      	bx	lr

08013ad4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b082      	sub	sp, #8
 8013ad8:	af00      	add	r7, sp, #0
 8013ada:	6078      	str	r0, [r7, #4]
 8013adc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013ade:	6879      	ldr	r1, [r7, #4]
 8013ae0:	4805      	ldr	r0, [pc, #20]	@ (8013af8 <CDC_Receive_FS+0x24>)
 8013ae2:	f7fe fb8b 	bl	80121fc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013ae6:	4804      	ldr	r0, [pc, #16]	@ (8013af8 <CDC_Receive_FS+0x24>)
 8013ae8:	f7fe fbe6 	bl	80122b8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8013aec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8013aee:	4618      	mov	r0, r3
 8013af0:	3708      	adds	r7, #8
 8013af2:	46bd      	mov	sp, r7
 8013af4:	bd80      	pop	{r7, pc}
 8013af6:	bf00      	nop
 8013af8:	24001300 	.word	0x24001300

08013afc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8013afc:	b580      	push	{r7, lr}
 8013afe:	b084      	sub	sp, #16
 8013b00:	af00      	add	r7, sp, #0
 8013b02:	6078      	str	r0, [r7, #4]
 8013b04:	460b      	mov	r3, r1
 8013b06:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8013b08:	2300      	movs	r3, #0
 8013b0a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8013b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8013b44 <CDC_Transmit_FS+0x48>)
 8013b0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013b12:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8013b14:	68bb      	ldr	r3, [r7, #8]
 8013b16:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d001      	beq.n	8013b22 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8013b1e:	2301      	movs	r3, #1
 8013b20:	e00b      	b.n	8013b3a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8013b22:	887b      	ldrh	r3, [r7, #2]
 8013b24:	461a      	mov	r2, r3
 8013b26:	6879      	ldr	r1, [r7, #4]
 8013b28:	4806      	ldr	r0, [pc, #24]	@ (8013b44 <CDC_Transmit_FS+0x48>)
 8013b2a:	f7fe fb45 	bl	80121b8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8013b2e:	4805      	ldr	r0, [pc, #20]	@ (8013b44 <CDC_Transmit_FS+0x48>)
 8013b30:	f7fe fb82 	bl	8012238 <USBD_CDC_TransmitPacket>
 8013b34:	4603      	mov	r3, r0
 8013b36:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8013b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b3a:	4618      	mov	r0, r3
 8013b3c:	3710      	adds	r7, #16
 8013b3e:	46bd      	mov	sp, r7
 8013b40:	bd80      	pop	{r7, pc}
 8013b42:	bf00      	nop
 8013b44:	24001300 	.word	0x24001300

08013b48 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8013b48:	b480      	push	{r7}
 8013b4a:	b087      	sub	sp, #28
 8013b4c:	af00      	add	r7, sp, #0
 8013b4e:	60f8      	str	r0, [r7, #12]
 8013b50:	60b9      	str	r1, [r7, #8]
 8013b52:	4613      	mov	r3, r2
 8013b54:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8013b56:	2300      	movs	r3, #0
 8013b58:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8013b5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013b5e:	4618      	mov	r0, r3
 8013b60:	371c      	adds	r7, #28
 8013b62:	46bd      	mov	sp, r7
 8013b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b68:	4770      	bx	lr
	...

08013b6c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013b6c:	b480      	push	{r7}
 8013b6e:	b083      	sub	sp, #12
 8013b70:	af00      	add	r7, sp, #0
 8013b72:	4603      	mov	r3, r0
 8013b74:	6039      	str	r1, [r7, #0]
 8013b76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8013b78:	683b      	ldr	r3, [r7, #0]
 8013b7a:	2212      	movs	r2, #18
 8013b7c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8013b7e:	4b03      	ldr	r3, [pc, #12]	@ (8013b8c <USBD_FS_DeviceDescriptor+0x20>)
}
 8013b80:	4618      	mov	r0, r3
 8013b82:	370c      	adds	r7, #12
 8013b84:	46bd      	mov	sp, r7
 8013b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b8a:	4770      	bx	lr
 8013b8c:	2400010c 	.word	0x2400010c

08013b90 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013b90:	b480      	push	{r7}
 8013b92:	b083      	sub	sp, #12
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	4603      	mov	r3, r0
 8013b98:	6039      	str	r1, [r7, #0]
 8013b9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013b9c:	683b      	ldr	r3, [r7, #0]
 8013b9e:	2204      	movs	r2, #4
 8013ba0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013ba2:	4b03      	ldr	r3, [pc, #12]	@ (8013bb0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013ba4:	4618      	mov	r0, r3
 8013ba6:	370c      	adds	r7, #12
 8013ba8:	46bd      	mov	sp, r7
 8013baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bae:	4770      	bx	lr
 8013bb0:	24000120 	.word	0x24000120

08013bb4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013bb4:	b580      	push	{r7, lr}
 8013bb6:	b082      	sub	sp, #8
 8013bb8:	af00      	add	r7, sp, #0
 8013bba:	4603      	mov	r3, r0
 8013bbc:	6039      	str	r1, [r7, #0]
 8013bbe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013bc0:	79fb      	ldrb	r3, [r7, #7]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d105      	bne.n	8013bd2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013bc6:	683a      	ldr	r2, [r7, #0]
 8013bc8:	4907      	ldr	r1, [pc, #28]	@ (8013be8 <USBD_FS_ProductStrDescriptor+0x34>)
 8013bca:	4808      	ldr	r0, [pc, #32]	@ (8013bec <USBD_FS_ProductStrDescriptor+0x38>)
 8013bcc:	f7ff fdea 	bl	80137a4 <USBD_GetString>
 8013bd0:	e004      	b.n	8013bdc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013bd2:	683a      	ldr	r2, [r7, #0]
 8013bd4:	4904      	ldr	r1, [pc, #16]	@ (8013be8 <USBD_FS_ProductStrDescriptor+0x34>)
 8013bd6:	4805      	ldr	r0, [pc, #20]	@ (8013bec <USBD_FS_ProductStrDescriptor+0x38>)
 8013bd8:	f7ff fde4 	bl	80137a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013bdc:	4b02      	ldr	r3, [pc, #8]	@ (8013be8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8013bde:	4618      	mov	r0, r3
 8013be0:	3708      	adds	r7, #8
 8013be2:	46bd      	mov	sp, r7
 8013be4:	bd80      	pop	{r7, pc}
 8013be6:	bf00      	nop
 8013be8:	240025dc 	.word	0x240025dc
 8013bec:	0801577c 	.word	0x0801577c

08013bf0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013bf0:	b580      	push	{r7, lr}
 8013bf2:	b082      	sub	sp, #8
 8013bf4:	af00      	add	r7, sp, #0
 8013bf6:	4603      	mov	r3, r0
 8013bf8:	6039      	str	r1, [r7, #0]
 8013bfa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013bfc:	683a      	ldr	r2, [r7, #0]
 8013bfe:	4904      	ldr	r1, [pc, #16]	@ (8013c10 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8013c00:	4804      	ldr	r0, [pc, #16]	@ (8013c14 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8013c02:	f7ff fdcf 	bl	80137a4 <USBD_GetString>
  return USBD_StrDesc;
 8013c06:	4b02      	ldr	r3, [pc, #8]	@ (8013c10 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8013c08:	4618      	mov	r0, r3
 8013c0a:	3708      	adds	r7, #8
 8013c0c:	46bd      	mov	sp, r7
 8013c0e:	bd80      	pop	{r7, pc}
 8013c10:	240025dc 	.word	0x240025dc
 8013c14:	08015794 	.word	0x08015794

08013c18 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c18:	b580      	push	{r7, lr}
 8013c1a:	b082      	sub	sp, #8
 8013c1c:	af00      	add	r7, sp, #0
 8013c1e:	4603      	mov	r3, r0
 8013c20:	6039      	str	r1, [r7, #0]
 8013c22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013c24:	683b      	ldr	r3, [r7, #0]
 8013c26:	221a      	movs	r2, #26
 8013c28:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8013c2a:	f000 f843 	bl	8013cb4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8013c2e:	4b02      	ldr	r3, [pc, #8]	@ (8013c38 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8013c30:	4618      	mov	r0, r3
 8013c32:	3708      	adds	r7, #8
 8013c34:	46bd      	mov	sp, r7
 8013c36:	bd80      	pop	{r7, pc}
 8013c38:	24000124 	.word	0x24000124

08013c3c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c3c:	b580      	push	{r7, lr}
 8013c3e:	b082      	sub	sp, #8
 8013c40:	af00      	add	r7, sp, #0
 8013c42:	4603      	mov	r3, r0
 8013c44:	6039      	str	r1, [r7, #0]
 8013c46:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8013c48:	79fb      	ldrb	r3, [r7, #7]
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d105      	bne.n	8013c5a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013c4e:	683a      	ldr	r2, [r7, #0]
 8013c50:	4907      	ldr	r1, [pc, #28]	@ (8013c70 <USBD_FS_ConfigStrDescriptor+0x34>)
 8013c52:	4808      	ldr	r0, [pc, #32]	@ (8013c74 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013c54:	f7ff fda6 	bl	80137a4 <USBD_GetString>
 8013c58:	e004      	b.n	8013c64 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013c5a:	683a      	ldr	r2, [r7, #0]
 8013c5c:	4904      	ldr	r1, [pc, #16]	@ (8013c70 <USBD_FS_ConfigStrDescriptor+0x34>)
 8013c5e:	4805      	ldr	r0, [pc, #20]	@ (8013c74 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013c60:	f7ff fda0 	bl	80137a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013c64:	4b02      	ldr	r3, [pc, #8]	@ (8013c70 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8013c66:	4618      	mov	r0, r3
 8013c68:	3708      	adds	r7, #8
 8013c6a:	46bd      	mov	sp, r7
 8013c6c:	bd80      	pop	{r7, pc}
 8013c6e:	bf00      	nop
 8013c70:	240025dc 	.word	0x240025dc
 8013c74:	080157a8 	.word	0x080157a8

08013c78 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c78:	b580      	push	{r7, lr}
 8013c7a:	b082      	sub	sp, #8
 8013c7c:	af00      	add	r7, sp, #0
 8013c7e:	4603      	mov	r3, r0
 8013c80:	6039      	str	r1, [r7, #0]
 8013c82:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013c84:	79fb      	ldrb	r3, [r7, #7]
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d105      	bne.n	8013c96 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013c8a:	683a      	ldr	r2, [r7, #0]
 8013c8c:	4907      	ldr	r1, [pc, #28]	@ (8013cac <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013c8e:	4808      	ldr	r0, [pc, #32]	@ (8013cb0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013c90:	f7ff fd88 	bl	80137a4 <USBD_GetString>
 8013c94:	e004      	b.n	8013ca0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013c96:	683a      	ldr	r2, [r7, #0]
 8013c98:	4904      	ldr	r1, [pc, #16]	@ (8013cac <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013c9a:	4805      	ldr	r0, [pc, #20]	@ (8013cb0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013c9c:	f7ff fd82 	bl	80137a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013ca0:	4b02      	ldr	r3, [pc, #8]	@ (8013cac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8013ca2:	4618      	mov	r0, r3
 8013ca4:	3708      	adds	r7, #8
 8013ca6:	46bd      	mov	sp, r7
 8013ca8:	bd80      	pop	{r7, pc}
 8013caa:	bf00      	nop
 8013cac:	240025dc 	.word	0x240025dc
 8013cb0:	080157b4 	.word	0x080157b4

08013cb4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013cb4:	b580      	push	{r7, lr}
 8013cb6:	b084      	sub	sp, #16
 8013cb8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013cba:	4b0f      	ldr	r3, [pc, #60]	@ (8013cf8 <Get_SerialNum+0x44>)
 8013cbc:	681b      	ldr	r3, [r3, #0]
 8013cbe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8013cfc <Get_SerialNum+0x48>)
 8013cc2:	681b      	ldr	r3, [r3, #0]
 8013cc4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8013d00 <Get_SerialNum+0x4c>)
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013ccc:	68fa      	ldr	r2, [r7, #12]
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	4413      	add	r3, r2
 8013cd2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013cd4:	68fb      	ldr	r3, [r7, #12]
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d009      	beq.n	8013cee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013cda:	2208      	movs	r2, #8
 8013cdc:	4909      	ldr	r1, [pc, #36]	@ (8013d04 <Get_SerialNum+0x50>)
 8013cde:	68f8      	ldr	r0, [r7, #12]
 8013ce0:	f000 f814 	bl	8013d0c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013ce4:	2204      	movs	r2, #4
 8013ce6:	4908      	ldr	r1, [pc, #32]	@ (8013d08 <Get_SerialNum+0x54>)
 8013ce8:	68b8      	ldr	r0, [r7, #8]
 8013cea:	f000 f80f 	bl	8013d0c <IntToUnicode>
  }
}
 8013cee:	bf00      	nop
 8013cf0:	3710      	adds	r7, #16
 8013cf2:	46bd      	mov	sp, r7
 8013cf4:	bd80      	pop	{r7, pc}
 8013cf6:	bf00      	nop
 8013cf8:	1ff1e800 	.word	0x1ff1e800
 8013cfc:	1ff1e804 	.word	0x1ff1e804
 8013d00:	1ff1e808 	.word	0x1ff1e808
 8013d04:	24000126 	.word	0x24000126
 8013d08:	24000136 	.word	0x24000136

08013d0c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013d0c:	b480      	push	{r7}
 8013d0e:	b087      	sub	sp, #28
 8013d10:	af00      	add	r7, sp, #0
 8013d12:	60f8      	str	r0, [r7, #12]
 8013d14:	60b9      	str	r1, [r7, #8]
 8013d16:	4613      	mov	r3, r2
 8013d18:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8013d1a:	2300      	movs	r3, #0
 8013d1c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013d1e:	2300      	movs	r3, #0
 8013d20:	75fb      	strb	r3, [r7, #23]
 8013d22:	e027      	b.n	8013d74 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013d24:	68fb      	ldr	r3, [r7, #12]
 8013d26:	0f1b      	lsrs	r3, r3, #28
 8013d28:	2b09      	cmp	r3, #9
 8013d2a:	d80b      	bhi.n	8013d44 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013d2c:	68fb      	ldr	r3, [r7, #12]
 8013d2e:	0f1b      	lsrs	r3, r3, #28
 8013d30:	b2da      	uxtb	r2, r3
 8013d32:	7dfb      	ldrb	r3, [r7, #23]
 8013d34:	005b      	lsls	r3, r3, #1
 8013d36:	4619      	mov	r1, r3
 8013d38:	68bb      	ldr	r3, [r7, #8]
 8013d3a:	440b      	add	r3, r1
 8013d3c:	3230      	adds	r2, #48	@ 0x30
 8013d3e:	b2d2      	uxtb	r2, r2
 8013d40:	701a      	strb	r2, [r3, #0]
 8013d42:	e00a      	b.n	8013d5a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8013d44:	68fb      	ldr	r3, [r7, #12]
 8013d46:	0f1b      	lsrs	r3, r3, #28
 8013d48:	b2da      	uxtb	r2, r3
 8013d4a:	7dfb      	ldrb	r3, [r7, #23]
 8013d4c:	005b      	lsls	r3, r3, #1
 8013d4e:	4619      	mov	r1, r3
 8013d50:	68bb      	ldr	r3, [r7, #8]
 8013d52:	440b      	add	r3, r1
 8013d54:	3237      	adds	r2, #55	@ 0x37
 8013d56:	b2d2      	uxtb	r2, r2
 8013d58:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8013d5a:	68fb      	ldr	r3, [r7, #12]
 8013d5c:	011b      	lsls	r3, r3, #4
 8013d5e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8013d60:	7dfb      	ldrb	r3, [r7, #23]
 8013d62:	005b      	lsls	r3, r3, #1
 8013d64:	3301      	adds	r3, #1
 8013d66:	68ba      	ldr	r2, [r7, #8]
 8013d68:	4413      	add	r3, r2
 8013d6a:	2200      	movs	r2, #0
 8013d6c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8013d6e:	7dfb      	ldrb	r3, [r7, #23]
 8013d70:	3301      	adds	r3, #1
 8013d72:	75fb      	strb	r3, [r7, #23]
 8013d74:	7dfa      	ldrb	r2, [r7, #23]
 8013d76:	79fb      	ldrb	r3, [r7, #7]
 8013d78:	429a      	cmp	r2, r3
 8013d7a:	d3d3      	bcc.n	8013d24 <IntToUnicode+0x18>
  }
}
 8013d7c:	bf00      	nop
 8013d7e:	bf00      	nop
 8013d80:	371c      	adds	r7, #28
 8013d82:	46bd      	mov	sp, r7
 8013d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d88:	4770      	bx	lr
	...

08013d8c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8013d8c:	b580      	push	{r7, lr}
 8013d8e:	b0ba      	sub	sp, #232	@ 0xe8
 8013d90:	af00      	add	r7, sp, #0
 8013d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013d94:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8013d98:	2200      	movs	r2, #0
 8013d9a:	601a      	str	r2, [r3, #0]
 8013d9c:	605a      	str	r2, [r3, #4]
 8013d9e:	609a      	str	r2, [r3, #8]
 8013da0:	60da      	str	r2, [r3, #12]
 8013da2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8013da4:	f107 0310 	add.w	r3, r7, #16
 8013da8:	22c0      	movs	r2, #192	@ 0xc0
 8013daa:	2100      	movs	r1, #0
 8013dac:	4618      	mov	r0, r3
 8013dae:	f000 fc55 	bl	801465c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	4a34      	ldr	r2, [pc, #208]	@ (8013e88 <HAL_PCD_MspInit+0xfc>)
 8013db8:	4293      	cmp	r3, r2
 8013dba:	d161      	bne.n	8013e80 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8013dbc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8013dc0:	f04f 0300 	mov.w	r3, #0
 8013dc4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8013dc8:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8013dcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8013dd0:	f107 0310 	add.w	r3, r7, #16
 8013dd4:	4618      	mov	r0, r3
 8013dd6:	f7f7 fa67 	bl	800b2a8 <HAL_RCCEx_PeriphCLKConfig>
 8013dda:	4603      	mov	r3, r0
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d001      	beq.n	8013de4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8013de0:	f7ed ffb2 	bl	8001d48 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8013de4:	f7f6 fa6a 	bl	800a2bc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8013de8:	4b28      	ldr	r3, [pc, #160]	@ (8013e8c <HAL_PCD_MspInit+0x100>)
 8013dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013dee:	4a27      	ldr	r2, [pc, #156]	@ (8013e8c <HAL_PCD_MspInit+0x100>)
 8013df0:	f043 0301 	orr.w	r3, r3, #1
 8013df4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013df8:	4b24      	ldr	r3, [pc, #144]	@ (8013e8c <HAL_PCD_MspInit+0x100>)
 8013dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013dfe:	f003 0301 	and.w	r3, r3, #1
 8013e02:	60fb      	str	r3, [r7, #12]
 8013e04:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8013e06:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8013e0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013e0e:	2302      	movs	r3, #2
 8013e10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013e14:	2300      	movs	r3, #0
 8013e16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8013e1a:	2302      	movs	r3, #2
 8013e1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8013e20:	230a      	movs	r3, #10
 8013e22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013e26:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8013e2a:	4619      	mov	r1, r3
 8013e2c:	4818      	ldr	r0, [pc, #96]	@ (8013e90 <HAL_PCD_MspInit+0x104>)
 8013e2e:	f7f3 f881 	bl	8006f34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013e32:	4b16      	ldr	r3, [pc, #88]	@ (8013e8c <HAL_PCD_MspInit+0x100>)
 8013e34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8013e38:	4a14      	ldr	r2, [pc, #80]	@ (8013e8c <HAL_PCD_MspInit+0x100>)
 8013e3a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8013e3e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8013e42:	4b12      	ldr	r3, [pc, #72]	@ (8013e8c <HAL_PCD_MspInit+0x100>)
 8013e44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8013e48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013e4c:	60bb      	str	r3, [r7, #8]
 8013e4e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8013e50:	2200      	movs	r2, #0
 8013e52:	2105      	movs	r1, #5
 8013e54:	2062      	movs	r0, #98	@ 0x62
 8013e56:	f7f0 f96a 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 8013e5a:	2062      	movs	r0, #98	@ 0x62
 8013e5c:	f7f0 f981 	bl	8004162 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8013e60:	2200      	movs	r2, #0
 8013e62:	2105      	movs	r1, #5
 8013e64:	2063      	movs	r0, #99	@ 0x63
 8013e66:	f7f0 f962 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 8013e6a:	2063      	movs	r0, #99	@ 0x63
 8013e6c:	f7f0 f979 	bl	8004162 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8013e70:	2200      	movs	r2, #0
 8013e72:	2105      	movs	r1, #5
 8013e74:	2065      	movs	r0, #101	@ 0x65
 8013e76:	f7f0 f95a 	bl	800412e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013e7a:	2065      	movs	r0, #101	@ 0x65
 8013e7c:	f7f0 f971 	bl	8004162 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8013e80:	bf00      	nop
 8013e82:	37e8      	adds	r7, #232	@ 0xe8
 8013e84:	46bd      	mov	sp, r7
 8013e86:	bd80      	pop	{r7, pc}
 8013e88:	40080000 	.word	0x40080000
 8013e8c:	58024400 	.word	0x58024400
 8013e90:	58020000 	.word	0x58020000

08013e94 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013e94:	b580      	push	{r7, lr}
 8013e96:	b082      	sub	sp, #8
 8013e98:	af00      	add	r7, sp, #0
 8013e9a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8013ea8:	4619      	mov	r1, r3
 8013eaa:	4610      	mov	r0, r2
 8013eac:	f7fe faed 	bl	801248a <USBD_LL_SetupStage>
}
 8013eb0:	bf00      	nop
 8013eb2:	3708      	adds	r7, #8
 8013eb4:	46bd      	mov	sp, r7
 8013eb6:	bd80      	pop	{r7, pc}

08013eb8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013eb8:	b580      	push	{r7, lr}
 8013eba:	b082      	sub	sp, #8
 8013ebc:	af00      	add	r7, sp, #0
 8013ebe:	6078      	str	r0, [r7, #4]
 8013ec0:	460b      	mov	r3, r1
 8013ec2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8013eca:	78fa      	ldrb	r2, [r7, #3]
 8013ecc:	6879      	ldr	r1, [r7, #4]
 8013ece:	4613      	mov	r3, r2
 8013ed0:	00db      	lsls	r3, r3, #3
 8013ed2:	4413      	add	r3, r2
 8013ed4:	009b      	lsls	r3, r3, #2
 8013ed6:	440b      	add	r3, r1
 8013ed8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8013edc:	681a      	ldr	r2, [r3, #0]
 8013ede:	78fb      	ldrb	r3, [r7, #3]
 8013ee0:	4619      	mov	r1, r3
 8013ee2:	f7fe fb27 	bl	8012534 <USBD_LL_DataOutStage>
}
 8013ee6:	bf00      	nop
 8013ee8:	3708      	adds	r7, #8
 8013eea:	46bd      	mov	sp, r7
 8013eec:	bd80      	pop	{r7, pc}

08013eee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013eee:	b580      	push	{r7, lr}
 8013ef0:	b082      	sub	sp, #8
 8013ef2:	af00      	add	r7, sp, #0
 8013ef4:	6078      	str	r0, [r7, #4]
 8013ef6:	460b      	mov	r3, r1
 8013ef8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8013f00:	78fa      	ldrb	r2, [r7, #3]
 8013f02:	6879      	ldr	r1, [r7, #4]
 8013f04:	4613      	mov	r3, r2
 8013f06:	00db      	lsls	r3, r3, #3
 8013f08:	4413      	add	r3, r2
 8013f0a:	009b      	lsls	r3, r3, #2
 8013f0c:	440b      	add	r3, r1
 8013f0e:	3320      	adds	r3, #32
 8013f10:	681a      	ldr	r2, [r3, #0]
 8013f12:	78fb      	ldrb	r3, [r7, #3]
 8013f14:	4619      	mov	r1, r3
 8013f16:	f7fe fbc0 	bl	801269a <USBD_LL_DataInStage>
}
 8013f1a:	bf00      	nop
 8013f1c:	3708      	adds	r7, #8
 8013f1e:	46bd      	mov	sp, r7
 8013f20:	bd80      	pop	{r7, pc}

08013f22 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013f22:	b580      	push	{r7, lr}
 8013f24:	b082      	sub	sp, #8
 8013f26:	af00      	add	r7, sp, #0
 8013f28:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013f30:	4618      	mov	r0, r3
 8013f32:	f7fe fcfa 	bl	801292a <USBD_LL_SOF>
}
 8013f36:	bf00      	nop
 8013f38:	3708      	adds	r7, #8
 8013f3a:	46bd      	mov	sp, r7
 8013f3c:	bd80      	pop	{r7, pc}

08013f3e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013f3e:	b580      	push	{r7, lr}
 8013f40:	b084      	sub	sp, #16
 8013f42:	af00      	add	r7, sp, #0
 8013f44:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8013f46:	2301      	movs	r3, #1
 8013f48:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	79db      	ldrb	r3, [r3, #7]
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d102      	bne.n	8013f58 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8013f52:	2300      	movs	r3, #0
 8013f54:	73fb      	strb	r3, [r7, #15]
 8013f56:	e008      	b.n	8013f6a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	79db      	ldrb	r3, [r3, #7]
 8013f5c:	2b02      	cmp	r3, #2
 8013f5e:	d102      	bne.n	8013f66 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8013f60:	2301      	movs	r3, #1
 8013f62:	73fb      	strb	r3, [r7, #15]
 8013f64:	e001      	b.n	8013f6a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8013f66:	f7ed feef 	bl	8001d48 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013f70:	7bfa      	ldrb	r2, [r7, #15]
 8013f72:	4611      	mov	r1, r2
 8013f74:	4618      	mov	r0, r3
 8013f76:	f7fe fc94 	bl	80128a2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013f80:	4618      	mov	r0, r3
 8013f82:	f7fe fc3c 	bl	80127fe <USBD_LL_Reset>
}
 8013f86:	bf00      	nop
 8013f88:	3710      	adds	r7, #16
 8013f8a:	46bd      	mov	sp, r7
 8013f8c:	bd80      	pop	{r7, pc}
	...

08013f90 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013f90:	b580      	push	{r7, lr}
 8013f92:	b082      	sub	sp, #8
 8013f94:	af00      	add	r7, sp, #0
 8013f96:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8013f98:	687b      	ldr	r3, [r7, #4]
 8013f9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	f7fe fc8f 	bl	80128c2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8013fac:	681b      	ldr	r3, [r3, #0]
 8013fae:	687a      	ldr	r2, [r7, #4]
 8013fb0:	6812      	ldr	r2, [r2, #0]
 8013fb2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8013fb6:	f043 0301 	orr.w	r3, r3, #1
 8013fba:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	7adb      	ldrb	r3, [r3, #11]
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d005      	beq.n	8013fd0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013fc4:	4b04      	ldr	r3, [pc, #16]	@ (8013fd8 <HAL_PCD_SuspendCallback+0x48>)
 8013fc6:	691b      	ldr	r3, [r3, #16]
 8013fc8:	4a03      	ldr	r2, [pc, #12]	@ (8013fd8 <HAL_PCD_SuspendCallback+0x48>)
 8013fca:	f043 0306 	orr.w	r3, r3, #6
 8013fce:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8013fd0:	bf00      	nop
 8013fd2:	3708      	adds	r7, #8
 8013fd4:	46bd      	mov	sp, r7
 8013fd6:	bd80      	pop	{r7, pc}
 8013fd8:	e000ed00 	.word	0xe000ed00

08013fdc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013fdc:	b580      	push	{r7, lr}
 8013fde:	b082      	sub	sp, #8
 8013fe0:	af00      	add	r7, sp, #0
 8013fe2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013fea:	4618      	mov	r0, r3
 8013fec:	f7fe fc85 	bl	80128fa <USBD_LL_Resume>
}
 8013ff0:	bf00      	nop
 8013ff2:	3708      	adds	r7, #8
 8013ff4:	46bd      	mov	sp, r7
 8013ff6:	bd80      	pop	{r7, pc}

08013ff8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013ff8:	b580      	push	{r7, lr}
 8013ffa:	b082      	sub	sp, #8
 8013ffc:	af00      	add	r7, sp, #0
 8013ffe:	6078      	str	r0, [r7, #4]
 8014000:	460b      	mov	r3, r1
 8014002:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801400a:	78fa      	ldrb	r2, [r7, #3]
 801400c:	4611      	mov	r1, r2
 801400e:	4618      	mov	r0, r3
 8014010:	f7fe fcdd 	bl	80129ce <USBD_LL_IsoOUTIncomplete>
}
 8014014:	bf00      	nop
 8014016:	3708      	adds	r7, #8
 8014018:	46bd      	mov	sp, r7
 801401a:	bd80      	pop	{r7, pc}

0801401c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801401c:	b580      	push	{r7, lr}
 801401e:	b082      	sub	sp, #8
 8014020:	af00      	add	r7, sp, #0
 8014022:	6078      	str	r0, [r7, #4]
 8014024:	460b      	mov	r3, r1
 8014026:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801402e:	78fa      	ldrb	r2, [r7, #3]
 8014030:	4611      	mov	r1, r2
 8014032:	4618      	mov	r0, r3
 8014034:	f7fe fc99 	bl	801296a <USBD_LL_IsoINIncomplete>
}
 8014038:	bf00      	nop
 801403a:	3708      	adds	r7, #8
 801403c:	46bd      	mov	sp, r7
 801403e:	bd80      	pop	{r7, pc}

08014040 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014040:	b580      	push	{r7, lr}
 8014042:	b082      	sub	sp, #8
 8014044:	af00      	add	r7, sp, #0
 8014046:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801404e:	4618      	mov	r0, r3
 8014050:	f7fe fcef 	bl	8012a32 <USBD_LL_DevConnected>
}
 8014054:	bf00      	nop
 8014056:	3708      	adds	r7, #8
 8014058:	46bd      	mov	sp, r7
 801405a:	bd80      	pop	{r7, pc}

0801405c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b082      	sub	sp, #8
 8014060:	af00      	add	r7, sp, #0
 8014062:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801406a:	4618      	mov	r0, r3
 801406c:	f7fe fcec 	bl	8012a48 <USBD_LL_DevDisconnected>
}
 8014070:	bf00      	nop
 8014072:	3708      	adds	r7, #8
 8014074:	46bd      	mov	sp, r7
 8014076:	bd80      	pop	{r7, pc}

08014078 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014078:	b580      	push	{r7, lr}
 801407a:	b082      	sub	sp, #8
 801407c:	af00      	add	r7, sp, #0
 801407e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	781b      	ldrb	r3, [r3, #0]
 8014084:	2b00      	cmp	r3, #0
 8014086:	d13e      	bne.n	8014106 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8014088:	4a21      	ldr	r2, [pc, #132]	@ (8014110 <USBD_LL_Init+0x98>)
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	4a1f      	ldr	r2, [pc, #124]	@ (8014110 <USBD_LL_Init+0x98>)
 8014094:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014098:	4b1d      	ldr	r3, [pc, #116]	@ (8014110 <USBD_LL_Init+0x98>)
 801409a:	4a1e      	ldr	r2, [pc, #120]	@ (8014114 <USBD_LL_Init+0x9c>)
 801409c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 801409e:	4b1c      	ldr	r3, [pc, #112]	@ (8014110 <USBD_LL_Init+0x98>)
 80140a0:	2209      	movs	r2, #9
 80140a2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80140a4:	4b1a      	ldr	r3, [pc, #104]	@ (8014110 <USBD_LL_Init+0x98>)
 80140a6:	2202      	movs	r2, #2
 80140a8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80140aa:	4b19      	ldr	r3, [pc, #100]	@ (8014110 <USBD_LL_Init+0x98>)
 80140ac:	2200      	movs	r2, #0
 80140ae:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80140b0:	4b17      	ldr	r3, [pc, #92]	@ (8014110 <USBD_LL_Init+0x98>)
 80140b2:	2202      	movs	r2, #2
 80140b4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80140b6:	4b16      	ldr	r3, [pc, #88]	@ (8014110 <USBD_LL_Init+0x98>)
 80140b8:	2200      	movs	r2, #0
 80140ba:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80140bc:	4b14      	ldr	r3, [pc, #80]	@ (8014110 <USBD_LL_Init+0x98>)
 80140be:	2200      	movs	r2, #0
 80140c0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80140c2:	4b13      	ldr	r3, [pc, #76]	@ (8014110 <USBD_LL_Init+0x98>)
 80140c4:	2200      	movs	r2, #0
 80140c6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80140c8:	4b11      	ldr	r3, [pc, #68]	@ (8014110 <USBD_LL_Init+0x98>)
 80140ca:	2200      	movs	r2, #0
 80140cc:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80140ce:	4b10      	ldr	r3, [pc, #64]	@ (8014110 <USBD_LL_Init+0x98>)
 80140d0:	2200      	movs	r2, #0
 80140d2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80140d4:	4b0e      	ldr	r3, [pc, #56]	@ (8014110 <USBD_LL_Init+0x98>)
 80140d6:	2200      	movs	r2, #0
 80140d8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80140da:	480d      	ldr	r0, [pc, #52]	@ (8014110 <USBD_LL_Init+0x98>)
 80140dc:	f7f4 fe13 	bl	8008d06 <HAL_PCD_Init>
 80140e0:	4603      	mov	r3, r0
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d001      	beq.n	80140ea <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80140e6:	f7ed fe2f 	bl	8001d48 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80140ea:	2180      	movs	r1, #128	@ 0x80
 80140ec:	4808      	ldr	r0, [pc, #32]	@ (8014110 <USBD_LL_Init+0x98>)
 80140ee:	f7f6 f86a 	bl	800a1c6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80140f2:	2240      	movs	r2, #64	@ 0x40
 80140f4:	2100      	movs	r1, #0
 80140f6:	4806      	ldr	r0, [pc, #24]	@ (8014110 <USBD_LL_Init+0x98>)
 80140f8:	f7f6 f81e 	bl	800a138 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80140fc:	2280      	movs	r2, #128	@ 0x80
 80140fe:	2101      	movs	r1, #1
 8014100:	4803      	ldr	r0, [pc, #12]	@ (8014110 <USBD_LL_Init+0x98>)
 8014102:	f7f6 f819 	bl	800a138 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8014106:	2300      	movs	r3, #0
}
 8014108:	4618      	mov	r0, r3
 801410a:	3708      	adds	r7, #8
 801410c:	46bd      	mov	sp, r7
 801410e:	bd80      	pop	{r7, pc}
 8014110:	240027dc 	.word	0x240027dc
 8014114:	40080000 	.word	0x40080000

08014118 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014118:	b580      	push	{r7, lr}
 801411a:	b084      	sub	sp, #16
 801411c:	af00      	add	r7, sp, #0
 801411e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014120:	2300      	movs	r3, #0
 8014122:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014124:	2300      	movs	r3, #0
 8014126:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801412e:	4618      	mov	r0, r3
 8014130:	f7f4 fef5 	bl	8008f1e <HAL_PCD_Start>
 8014134:	4603      	mov	r3, r0
 8014136:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014138:	7bfb      	ldrb	r3, [r7, #15]
 801413a:	4618      	mov	r0, r3
 801413c:	f000 f942 	bl	80143c4 <USBD_Get_USB_Status>
 8014140:	4603      	mov	r3, r0
 8014142:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014144:	7bbb      	ldrb	r3, [r7, #14]
}
 8014146:	4618      	mov	r0, r3
 8014148:	3710      	adds	r7, #16
 801414a:	46bd      	mov	sp, r7
 801414c:	bd80      	pop	{r7, pc}

0801414e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801414e:	b580      	push	{r7, lr}
 8014150:	b084      	sub	sp, #16
 8014152:	af00      	add	r7, sp, #0
 8014154:	6078      	str	r0, [r7, #4]
 8014156:	4608      	mov	r0, r1
 8014158:	4611      	mov	r1, r2
 801415a:	461a      	mov	r2, r3
 801415c:	4603      	mov	r3, r0
 801415e:	70fb      	strb	r3, [r7, #3]
 8014160:	460b      	mov	r3, r1
 8014162:	70bb      	strb	r3, [r7, #2]
 8014164:	4613      	mov	r3, r2
 8014166:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014168:	2300      	movs	r3, #0
 801416a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801416c:	2300      	movs	r3, #0
 801416e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014176:	78bb      	ldrb	r3, [r7, #2]
 8014178:	883a      	ldrh	r2, [r7, #0]
 801417a:	78f9      	ldrb	r1, [r7, #3]
 801417c:	f7f5 fbf6 	bl	800996c <HAL_PCD_EP_Open>
 8014180:	4603      	mov	r3, r0
 8014182:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014184:	7bfb      	ldrb	r3, [r7, #15]
 8014186:	4618      	mov	r0, r3
 8014188:	f000 f91c 	bl	80143c4 <USBD_Get_USB_Status>
 801418c:	4603      	mov	r3, r0
 801418e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014190:	7bbb      	ldrb	r3, [r7, #14]
}
 8014192:	4618      	mov	r0, r3
 8014194:	3710      	adds	r7, #16
 8014196:	46bd      	mov	sp, r7
 8014198:	bd80      	pop	{r7, pc}

0801419a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801419a:	b580      	push	{r7, lr}
 801419c:	b084      	sub	sp, #16
 801419e:	af00      	add	r7, sp, #0
 80141a0:	6078      	str	r0, [r7, #4]
 80141a2:	460b      	mov	r3, r1
 80141a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80141a6:	2300      	movs	r3, #0
 80141a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80141aa:	2300      	movs	r3, #0
 80141ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80141b4:	78fa      	ldrb	r2, [r7, #3]
 80141b6:	4611      	mov	r1, r2
 80141b8:	4618      	mov	r0, r3
 80141ba:	f7f5 fc41 	bl	8009a40 <HAL_PCD_EP_Close>
 80141be:	4603      	mov	r3, r0
 80141c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80141c2:	7bfb      	ldrb	r3, [r7, #15]
 80141c4:	4618      	mov	r0, r3
 80141c6:	f000 f8fd 	bl	80143c4 <USBD_Get_USB_Status>
 80141ca:	4603      	mov	r3, r0
 80141cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80141ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80141d0:	4618      	mov	r0, r3
 80141d2:	3710      	adds	r7, #16
 80141d4:	46bd      	mov	sp, r7
 80141d6:	bd80      	pop	{r7, pc}

080141d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80141d8:	b580      	push	{r7, lr}
 80141da:	b084      	sub	sp, #16
 80141dc:	af00      	add	r7, sp, #0
 80141de:	6078      	str	r0, [r7, #4]
 80141e0:	460b      	mov	r3, r1
 80141e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80141e4:	2300      	movs	r3, #0
 80141e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80141e8:	2300      	movs	r3, #0
 80141ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80141f2:	78fa      	ldrb	r2, [r7, #3]
 80141f4:	4611      	mov	r1, r2
 80141f6:	4618      	mov	r0, r3
 80141f8:	f7f5 fcf9 	bl	8009bee <HAL_PCD_EP_SetStall>
 80141fc:	4603      	mov	r3, r0
 80141fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014200:	7bfb      	ldrb	r3, [r7, #15]
 8014202:	4618      	mov	r0, r3
 8014204:	f000 f8de 	bl	80143c4 <USBD_Get_USB_Status>
 8014208:	4603      	mov	r3, r0
 801420a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801420c:	7bbb      	ldrb	r3, [r7, #14]
}
 801420e:	4618      	mov	r0, r3
 8014210:	3710      	adds	r7, #16
 8014212:	46bd      	mov	sp, r7
 8014214:	bd80      	pop	{r7, pc}

08014216 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014216:	b580      	push	{r7, lr}
 8014218:	b084      	sub	sp, #16
 801421a:	af00      	add	r7, sp, #0
 801421c:	6078      	str	r0, [r7, #4]
 801421e:	460b      	mov	r3, r1
 8014220:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014222:	2300      	movs	r3, #0
 8014224:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014226:	2300      	movs	r3, #0
 8014228:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014230:	78fa      	ldrb	r2, [r7, #3]
 8014232:	4611      	mov	r1, r2
 8014234:	4618      	mov	r0, r3
 8014236:	f7f5 fd3d 	bl	8009cb4 <HAL_PCD_EP_ClrStall>
 801423a:	4603      	mov	r3, r0
 801423c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801423e:	7bfb      	ldrb	r3, [r7, #15]
 8014240:	4618      	mov	r0, r3
 8014242:	f000 f8bf 	bl	80143c4 <USBD_Get_USB_Status>
 8014246:	4603      	mov	r3, r0
 8014248:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801424a:	7bbb      	ldrb	r3, [r7, #14]
}
 801424c:	4618      	mov	r0, r3
 801424e:	3710      	adds	r7, #16
 8014250:	46bd      	mov	sp, r7
 8014252:	bd80      	pop	{r7, pc}

08014254 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014254:	b480      	push	{r7}
 8014256:	b085      	sub	sp, #20
 8014258:	af00      	add	r7, sp, #0
 801425a:	6078      	str	r0, [r7, #4]
 801425c:	460b      	mov	r3, r1
 801425e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014266:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014268:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801426c:	2b00      	cmp	r3, #0
 801426e:	da0b      	bge.n	8014288 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014270:	78fb      	ldrb	r3, [r7, #3]
 8014272:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014276:	68f9      	ldr	r1, [r7, #12]
 8014278:	4613      	mov	r3, r2
 801427a:	00db      	lsls	r3, r3, #3
 801427c:	4413      	add	r3, r2
 801427e:	009b      	lsls	r3, r3, #2
 8014280:	440b      	add	r3, r1
 8014282:	3316      	adds	r3, #22
 8014284:	781b      	ldrb	r3, [r3, #0]
 8014286:	e00b      	b.n	80142a0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014288:	78fb      	ldrb	r3, [r7, #3]
 801428a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801428e:	68f9      	ldr	r1, [r7, #12]
 8014290:	4613      	mov	r3, r2
 8014292:	00db      	lsls	r3, r3, #3
 8014294:	4413      	add	r3, r2
 8014296:	009b      	lsls	r3, r3, #2
 8014298:	440b      	add	r3, r1
 801429a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801429e:	781b      	ldrb	r3, [r3, #0]
  }
}
 80142a0:	4618      	mov	r0, r3
 80142a2:	3714      	adds	r7, #20
 80142a4:	46bd      	mov	sp, r7
 80142a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142aa:	4770      	bx	lr

080142ac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80142ac:	b580      	push	{r7, lr}
 80142ae:	b084      	sub	sp, #16
 80142b0:	af00      	add	r7, sp, #0
 80142b2:	6078      	str	r0, [r7, #4]
 80142b4:	460b      	mov	r3, r1
 80142b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80142b8:	2300      	movs	r3, #0
 80142ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80142bc:	2300      	movs	r3, #0
 80142be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80142c6:	78fa      	ldrb	r2, [r7, #3]
 80142c8:	4611      	mov	r1, r2
 80142ca:	4618      	mov	r0, r3
 80142cc:	f7f5 fb2a 	bl	8009924 <HAL_PCD_SetAddress>
 80142d0:	4603      	mov	r3, r0
 80142d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80142d4:	7bfb      	ldrb	r3, [r7, #15]
 80142d6:	4618      	mov	r0, r3
 80142d8:	f000 f874 	bl	80143c4 <USBD_Get_USB_Status>
 80142dc:	4603      	mov	r3, r0
 80142de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80142e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80142e2:	4618      	mov	r0, r3
 80142e4:	3710      	adds	r7, #16
 80142e6:	46bd      	mov	sp, r7
 80142e8:	bd80      	pop	{r7, pc}

080142ea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80142ea:	b580      	push	{r7, lr}
 80142ec:	b086      	sub	sp, #24
 80142ee:	af00      	add	r7, sp, #0
 80142f0:	60f8      	str	r0, [r7, #12]
 80142f2:	607a      	str	r2, [r7, #4]
 80142f4:	603b      	str	r3, [r7, #0]
 80142f6:	460b      	mov	r3, r1
 80142f8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80142fa:	2300      	movs	r3, #0
 80142fc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80142fe:	2300      	movs	r3, #0
 8014300:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014302:	68fb      	ldr	r3, [r7, #12]
 8014304:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014308:	7af9      	ldrb	r1, [r7, #11]
 801430a:	683b      	ldr	r3, [r7, #0]
 801430c:	687a      	ldr	r2, [r7, #4]
 801430e:	f7f5 fc34 	bl	8009b7a <HAL_PCD_EP_Transmit>
 8014312:	4603      	mov	r3, r0
 8014314:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014316:	7dfb      	ldrb	r3, [r7, #23]
 8014318:	4618      	mov	r0, r3
 801431a:	f000 f853 	bl	80143c4 <USBD_Get_USB_Status>
 801431e:	4603      	mov	r3, r0
 8014320:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014322:	7dbb      	ldrb	r3, [r7, #22]
}
 8014324:	4618      	mov	r0, r3
 8014326:	3718      	adds	r7, #24
 8014328:	46bd      	mov	sp, r7
 801432a:	bd80      	pop	{r7, pc}

0801432c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801432c:	b580      	push	{r7, lr}
 801432e:	b086      	sub	sp, #24
 8014330:	af00      	add	r7, sp, #0
 8014332:	60f8      	str	r0, [r7, #12]
 8014334:	607a      	str	r2, [r7, #4]
 8014336:	603b      	str	r3, [r7, #0]
 8014338:	460b      	mov	r3, r1
 801433a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801433c:	2300      	movs	r3, #0
 801433e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014340:	2300      	movs	r3, #0
 8014342:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014344:	68fb      	ldr	r3, [r7, #12]
 8014346:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801434a:	7af9      	ldrb	r1, [r7, #11]
 801434c:	683b      	ldr	r3, [r7, #0]
 801434e:	687a      	ldr	r2, [r7, #4]
 8014350:	f7f5 fbc0 	bl	8009ad4 <HAL_PCD_EP_Receive>
 8014354:	4603      	mov	r3, r0
 8014356:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014358:	7dfb      	ldrb	r3, [r7, #23]
 801435a:	4618      	mov	r0, r3
 801435c:	f000 f832 	bl	80143c4 <USBD_Get_USB_Status>
 8014360:	4603      	mov	r3, r0
 8014362:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014364:	7dbb      	ldrb	r3, [r7, #22]
}
 8014366:	4618      	mov	r0, r3
 8014368:	3718      	adds	r7, #24
 801436a:	46bd      	mov	sp, r7
 801436c:	bd80      	pop	{r7, pc}

0801436e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801436e:	b580      	push	{r7, lr}
 8014370:	b082      	sub	sp, #8
 8014372:	af00      	add	r7, sp, #0
 8014374:	6078      	str	r0, [r7, #4]
 8014376:	460b      	mov	r3, r1
 8014378:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014380:	78fa      	ldrb	r2, [r7, #3]
 8014382:	4611      	mov	r1, r2
 8014384:	4618      	mov	r0, r3
 8014386:	f7f5 fbe0 	bl	8009b4a <HAL_PCD_EP_GetRxCount>
 801438a:	4603      	mov	r3, r0
}
 801438c:	4618      	mov	r0, r3
 801438e:	3708      	adds	r7, #8
 8014390:	46bd      	mov	sp, r7
 8014392:	bd80      	pop	{r7, pc}

08014394 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8014394:	b480      	push	{r7}
 8014396:	b083      	sub	sp, #12
 8014398:	af00      	add	r7, sp, #0
 801439a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801439c:	4b03      	ldr	r3, [pc, #12]	@ (80143ac <USBD_static_malloc+0x18>)
}
 801439e:	4618      	mov	r0, r3
 80143a0:	370c      	adds	r7, #12
 80143a2:	46bd      	mov	sp, r7
 80143a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143a8:	4770      	bx	lr
 80143aa:	bf00      	nop
 80143ac:	24002cc0 	.word	0x24002cc0

080143b0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80143b0:	b480      	push	{r7}
 80143b2:	b083      	sub	sp, #12
 80143b4:	af00      	add	r7, sp, #0
 80143b6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80143b8:	bf00      	nop
 80143ba:	370c      	adds	r7, #12
 80143bc:	46bd      	mov	sp, r7
 80143be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143c2:	4770      	bx	lr

080143c4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80143c4:	b480      	push	{r7}
 80143c6:	b085      	sub	sp, #20
 80143c8:	af00      	add	r7, sp, #0
 80143ca:	4603      	mov	r3, r0
 80143cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80143ce:	2300      	movs	r3, #0
 80143d0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80143d2:	79fb      	ldrb	r3, [r7, #7]
 80143d4:	2b03      	cmp	r3, #3
 80143d6:	d817      	bhi.n	8014408 <USBD_Get_USB_Status+0x44>
 80143d8:	a201      	add	r2, pc, #4	@ (adr r2, 80143e0 <USBD_Get_USB_Status+0x1c>)
 80143da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143de:	bf00      	nop
 80143e0:	080143f1 	.word	0x080143f1
 80143e4:	080143f7 	.word	0x080143f7
 80143e8:	080143fd 	.word	0x080143fd
 80143ec:	08014403 	.word	0x08014403
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80143f0:	2300      	movs	r3, #0
 80143f2:	73fb      	strb	r3, [r7, #15]
    break;
 80143f4:	e00b      	b.n	801440e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80143f6:	2303      	movs	r3, #3
 80143f8:	73fb      	strb	r3, [r7, #15]
    break;
 80143fa:	e008      	b.n	801440e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80143fc:	2301      	movs	r3, #1
 80143fe:	73fb      	strb	r3, [r7, #15]
    break;
 8014400:	e005      	b.n	801440e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014402:	2303      	movs	r3, #3
 8014404:	73fb      	strb	r3, [r7, #15]
    break;
 8014406:	e002      	b.n	801440e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8014408:	2303      	movs	r3, #3
 801440a:	73fb      	strb	r3, [r7, #15]
    break;
 801440c:	bf00      	nop
  }
  return usb_status;
 801440e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014410:	4618      	mov	r0, r3
 8014412:	3714      	adds	r7, #20
 8014414:	46bd      	mov	sp, r7
 8014416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801441a:	4770      	bx	lr

0801441c <atol>:
 801441c:	220a      	movs	r2, #10
 801441e:	2100      	movs	r1, #0
 8014420:	f000 b87a 	b.w	8014518 <strtol>

08014424 <_strtol_l.isra.0>:
 8014424:	2b24      	cmp	r3, #36	@ 0x24
 8014426:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801442a:	4686      	mov	lr, r0
 801442c:	4690      	mov	r8, r2
 801442e:	d801      	bhi.n	8014434 <_strtol_l.isra.0+0x10>
 8014430:	2b01      	cmp	r3, #1
 8014432:	d106      	bne.n	8014442 <_strtol_l.isra.0+0x1e>
 8014434:	f000 f928 	bl	8014688 <__errno>
 8014438:	2316      	movs	r3, #22
 801443a:	6003      	str	r3, [r0, #0]
 801443c:	2000      	movs	r0, #0
 801443e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014442:	4834      	ldr	r0, [pc, #208]	@ (8014514 <_strtol_l.isra.0+0xf0>)
 8014444:	460d      	mov	r5, r1
 8014446:	462a      	mov	r2, r5
 8014448:	f815 4b01 	ldrb.w	r4, [r5], #1
 801444c:	5d06      	ldrb	r6, [r0, r4]
 801444e:	f016 0608 	ands.w	r6, r6, #8
 8014452:	d1f8      	bne.n	8014446 <_strtol_l.isra.0+0x22>
 8014454:	2c2d      	cmp	r4, #45	@ 0x2d
 8014456:	d110      	bne.n	801447a <_strtol_l.isra.0+0x56>
 8014458:	782c      	ldrb	r4, [r5, #0]
 801445a:	2601      	movs	r6, #1
 801445c:	1c95      	adds	r5, r2, #2
 801445e:	f033 0210 	bics.w	r2, r3, #16
 8014462:	d115      	bne.n	8014490 <_strtol_l.isra.0+0x6c>
 8014464:	2c30      	cmp	r4, #48	@ 0x30
 8014466:	d10d      	bne.n	8014484 <_strtol_l.isra.0+0x60>
 8014468:	782a      	ldrb	r2, [r5, #0]
 801446a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801446e:	2a58      	cmp	r2, #88	@ 0x58
 8014470:	d108      	bne.n	8014484 <_strtol_l.isra.0+0x60>
 8014472:	786c      	ldrb	r4, [r5, #1]
 8014474:	3502      	adds	r5, #2
 8014476:	2310      	movs	r3, #16
 8014478:	e00a      	b.n	8014490 <_strtol_l.isra.0+0x6c>
 801447a:	2c2b      	cmp	r4, #43	@ 0x2b
 801447c:	bf04      	itt	eq
 801447e:	782c      	ldrbeq	r4, [r5, #0]
 8014480:	1c95      	addeq	r5, r2, #2
 8014482:	e7ec      	b.n	801445e <_strtol_l.isra.0+0x3a>
 8014484:	2b00      	cmp	r3, #0
 8014486:	d1f6      	bne.n	8014476 <_strtol_l.isra.0+0x52>
 8014488:	2c30      	cmp	r4, #48	@ 0x30
 801448a:	bf14      	ite	ne
 801448c:	230a      	movne	r3, #10
 801448e:	2308      	moveq	r3, #8
 8014490:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014494:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014498:	2200      	movs	r2, #0
 801449a:	fbbc f9f3 	udiv	r9, ip, r3
 801449e:	4610      	mov	r0, r2
 80144a0:	fb03 ca19 	mls	sl, r3, r9, ip
 80144a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80144a8:	2f09      	cmp	r7, #9
 80144aa:	d80f      	bhi.n	80144cc <_strtol_l.isra.0+0xa8>
 80144ac:	463c      	mov	r4, r7
 80144ae:	42a3      	cmp	r3, r4
 80144b0:	dd1b      	ble.n	80144ea <_strtol_l.isra.0+0xc6>
 80144b2:	1c57      	adds	r7, r2, #1
 80144b4:	d007      	beq.n	80144c6 <_strtol_l.isra.0+0xa2>
 80144b6:	4581      	cmp	r9, r0
 80144b8:	d314      	bcc.n	80144e4 <_strtol_l.isra.0+0xc0>
 80144ba:	d101      	bne.n	80144c0 <_strtol_l.isra.0+0x9c>
 80144bc:	45a2      	cmp	sl, r4
 80144be:	db11      	blt.n	80144e4 <_strtol_l.isra.0+0xc0>
 80144c0:	fb00 4003 	mla	r0, r0, r3, r4
 80144c4:	2201      	movs	r2, #1
 80144c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80144ca:	e7eb      	b.n	80144a4 <_strtol_l.isra.0+0x80>
 80144cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80144d0:	2f19      	cmp	r7, #25
 80144d2:	d801      	bhi.n	80144d8 <_strtol_l.isra.0+0xb4>
 80144d4:	3c37      	subs	r4, #55	@ 0x37
 80144d6:	e7ea      	b.n	80144ae <_strtol_l.isra.0+0x8a>
 80144d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80144dc:	2f19      	cmp	r7, #25
 80144de:	d804      	bhi.n	80144ea <_strtol_l.isra.0+0xc6>
 80144e0:	3c57      	subs	r4, #87	@ 0x57
 80144e2:	e7e4      	b.n	80144ae <_strtol_l.isra.0+0x8a>
 80144e4:	f04f 32ff 	mov.w	r2, #4294967295
 80144e8:	e7ed      	b.n	80144c6 <_strtol_l.isra.0+0xa2>
 80144ea:	1c53      	adds	r3, r2, #1
 80144ec:	d108      	bne.n	8014500 <_strtol_l.isra.0+0xdc>
 80144ee:	2322      	movs	r3, #34	@ 0x22
 80144f0:	f8ce 3000 	str.w	r3, [lr]
 80144f4:	4660      	mov	r0, ip
 80144f6:	f1b8 0f00 	cmp.w	r8, #0
 80144fa:	d0a0      	beq.n	801443e <_strtol_l.isra.0+0x1a>
 80144fc:	1e69      	subs	r1, r5, #1
 80144fe:	e006      	b.n	801450e <_strtol_l.isra.0+0xea>
 8014500:	b106      	cbz	r6, 8014504 <_strtol_l.isra.0+0xe0>
 8014502:	4240      	negs	r0, r0
 8014504:	f1b8 0f00 	cmp.w	r8, #0
 8014508:	d099      	beq.n	801443e <_strtol_l.isra.0+0x1a>
 801450a:	2a00      	cmp	r2, #0
 801450c:	d1f6      	bne.n	80144fc <_strtol_l.isra.0+0xd8>
 801450e:	f8c8 1000 	str.w	r1, [r8]
 8014512:	e794      	b.n	801443e <_strtol_l.isra.0+0x1a>
 8014514:	08015b19 	.word	0x08015b19

08014518 <strtol>:
 8014518:	4613      	mov	r3, r2
 801451a:	460a      	mov	r2, r1
 801451c:	4601      	mov	r1, r0
 801451e:	4802      	ldr	r0, [pc, #8]	@ (8014528 <strtol+0x10>)
 8014520:	6800      	ldr	r0, [r0, #0]
 8014522:	f7ff bf7f 	b.w	8014424 <_strtol_l.isra.0>
 8014526:	bf00      	nop
 8014528:	24000140 	.word	0x24000140

0801452c <atoll>:
 801452c:	220a      	movs	r2, #10
 801452e:	2100      	movs	r1, #0
 8014530:	f000 ba6a 	b.w	8014a08 <strtoll>

08014534 <sniprintf>:
 8014534:	b40c      	push	{r2, r3}
 8014536:	b530      	push	{r4, r5, lr}
 8014538:	4b18      	ldr	r3, [pc, #96]	@ (801459c <sniprintf+0x68>)
 801453a:	1e0c      	subs	r4, r1, #0
 801453c:	681d      	ldr	r5, [r3, #0]
 801453e:	b09d      	sub	sp, #116	@ 0x74
 8014540:	da08      	bge.n	8014554 <sniprintf+0x20>
 8014542:	238b      	movs	r3, #139	@ 0x8b
 8014544:	602b      	str	r3, [r5, #0]
 8014546:	f04f 30ff 	mov.w	r0, #4294967295
 801454a:	b01d      	add	sp, #116	@ 0x74
 801454c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014550:	b002      	add	sp, #8
 8014552:	4770      	bx	lr
 8014554:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014558:	f8ad 3014 	strh.w	r3, [sp, #20]
 801455c:	f04f 0300 	mov.w	r3, #0
 8014560:	931b      	str	r3, [sp, #108]	@ 0x6c
 8014562:	bf14      	ite	ne
 8014564:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014568:	4623      	moveq	r3, r4
 801456a:	9304      	str	r3, [sp, #16]
 801456c:	9307      	str	r3, [sp, #28]
 801456e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014572:	9002      	str	r0, [sp, #8]
 8014574:	9006      	str	r0, [sp, #24]
 8014576:	f8ad 3016 	strh.w	r3, [sp, #22]
 801457a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801457c:	ab21      	add	r3, sp, #132	@ 0x84
 801457e:	a902      	add	r1, sp, #8
 8014580:	4628      	mov	r0, r5
 8014582:	9301      	str	r3, [sp, #4]
 8014584:	f000 faa6 	bl	8014ad4 <_svfiprintf_r>
 8014588:	1c43      	adds	r3, r0, #1
 801458a:	bfbc      	itt	lt
 801458c:	238b      	movlt	r3, #139	@ 0x8b
 801458e:	602b      	strlt	r3, [r5, #0]
 8014590:	2c00      	cmp	r4, #0
 8014592:	d0da      	beq.n	801454a <sniprintf+0x16>
 8014594:	9b02      	ldr	r3, [sp, #8]
 8014596:	2200      	movs	r2, #0
 8014598:	701a      	strb	r2, [r3, #0]
 801459a:	e7d6      	b.n	801454a <sniprintf+0x16>
 801459c:	24000140 	.word	0x24000140

080145a0 <siprintf>:
 80145a0:	b40e      	push	{r1, r2, r3}
 80145a2:	b510      	push	{r4, lr}
 80145a4:	b09d      	sub	sp, #116	@ 0x74
 80145a6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80145a8:	9002      	str	r0, [sp, #8]
 80145aa:	9006      	str	r0, [sp, #24]
 80145ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80145b0:	480a      	ldr	r0, [pc, #40]	@ (80145dc <siprintf+0x3c>)
 80145b2:	9107      	str	r1, [sp, #28]
 80145b4:	9104      	str	r1, [sp, #16]
 80145b6:	490a      	ldr	r1, [pc, #40]	@ (80145e0 <siprintf+0x40>)
 80145b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80145bc:	9105      	str	r1, [sp, #20]
 80145be:	2400      	movs	r4, #0
 80145c0:	a902      	add	r1, sp, #8
 80145c2:	6800      	ldr	r0, [r0, #0]
 80145c4:	9301      	str	r3, [sp, #4]
 80145c6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80145c8:	f000 fa84 	bl	8014ad4 <_svfiprintf_r>
 80145cc:	9b02      	ldr	r3, [sp, #8]
 80145ce:	701c      	strb	r4, [r3, #0]
 80145d0:	b01d      	add	sp, #116	@ 0x74
 80145d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80145d6:	b003      	add	sp, #12
 80145d8:	4770      	bx	lr
 80145da:	bf00      	nop
 80145dc:	24000140 	.word	0x24000140
 80145e0:	ffff0208 	.word	0xffff0208

080145e4 <_vsniprintf_r>:
 80145e4:	b530      	push	{r4, r5, lr}
 80145e6:	4614      	mov	r4, r2
 80145e8:	2c00      	cmp	r4, #0
 80145ea:	b09b      	sub	sp, #108	@ 0x6c
 80145ec:	4605      	mov	r5, r0
 80145ee:	461a      	mov	r2, r3
 80145f0:	da05      	bge.n	80145fe <_vsniprintf_r+0x1a>
 80145f2:	238b      	movs	r3, #139	@ 0x8b
 80145f4:	6003      	str	r3, [r0, #0]
 80145f6:	f04f 30ff 	mov.w	r0, #4294967295
 80145fa:	b01b      	add	sp, #108	@ 0x6c
 80145fc:	bd30      	pop	{r4, r5, pc}
 80145fe:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014602:	f8ad 300c 	strh.w	r3, [sp, #12]
 8014606:	f04f 0300 	mov.w	r3, #0
 801460a:	9319      	str	r3, [sp, #100]	@ 0x64
 801460c:	bf14      	ite	ne
 801460e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014612:	4623      	moveq	r3, r4
 8014614:	9302      	str	r3, [sp, #8]
 8014616:	9305      	str	r3, [sp, #20]
 8014618:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801461c:	9100      	str	r1, [sp, #0]
 801461e:	9104      	str	r1, [sp, #16]
 8014620:	f8ad 300e 	strh.w	r3, [sp, #14]
 8014624:	4669      	mov	r1, sp
 8014626:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8014628:	f000 fa54 	bl	8014ad4 <_svfiprintf_r>
 801462c:	1c43      	adds	r3, r0, #1
 801462e:	bfbc      	itt	lt
 8014630:	238b      	movlt	r3, #139	@ 0x8b
 8014632:	602b      	strlt	r3, [r5, #0]
 8014634:	2c00      	cmp	r4, #0
 8014636:	d0e0      	beq.n	80145fa <_vsniprintf_r+0x16>
 8014638:	9b00      	ldr	r3, [sp, #0]
 801463a:	2200      	movs	r2, #0
 801463c:	701a      	strb	r2, [r3, #0]
 801463e:	e7dc      	b.n	80145fa <_vsniprintf_r+0x16>

08014640 <vsniprintf>:
 8014640:	b507      	push	{r0, r1, r2, lr}
 8014642:	9300      	str	r3, [sp, #0]
 8014644:	4613      	mov	r3, r2
 8014646:	460a      	mov	r2, r1
 8014648:	4601      	mov	r1, r0
 801464a:	4803      	ldr	r0, [pc, #12]	@ (8014658 <vsniprintf+0x18>)
 801464c:	6800      	ldr	r0, [r0, #0]
 801464e:	f7ff ffc9 	bl	80145e4 <_vsniprintf_r>
 8014652:	b003      	add	sp, #12
 8014654:	f85d fb04 	ldr.w	pc, [sp], #4
 8014658:	24000140 	.word	0x24000140

0801465c <memset>:
 801465c:	4402      	add	r2, r0
 801465e:	4603      	mov	r3, r0
 8014660:	4293      	cmp	r3, r2
 8014662:	d100      	bne.n	8014666 <memset+0xa>
 8014664:	4770      	bx	lr
 8014666:	f803 1b01 	strb.w	r1, [r3], #1
 801466a:	e7f9      	b.n	8014660 <memset+0x4>

0801466c <strchr>:
 801466c:	b2c9      	uxtb	r1, r1
 801466e:	4603      	mov	r3, r0
 8014670:	4618      	mov	r0, r3
 8014672:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014676:	b112      	cbz	r2, 801467e <strchr+0x12>
 8014678:	428a      	cmp	r2, r1
 801467a:	d1f9      	bne.n	8014670 <strchr+0x4>
 801467c:	4770      	bx	lr
 801467e:	2900      	cmp	r1, #0
 8014680:	bf18      	it	ne
 8014682:	2000      	movne	r0, #0
 8014684:	4770      	bx	lr
	...

08014688 <__errno>:
 8014688:	4b01      	ldr	r3, [pc, #4]	@ (8014690 <__errno+0x8>)
 801468a:	6818      	ldr	r0, [r3, #0]
 801468c:	4770      	bx	lr
 801468e:	bf00      	nop
 8014690:	24000140 	.word	0x24000140

08014694 <__libc_init_array>:
 8014694:	b570      	push	{r4, r5, r6, lr}
 8014696:	4d0d      	ldr	r5, [pc, #52]	@ (80146cc <__libc_init_array+0x38>)
 8014698:	4c0d      	ldr	r4, [pc, #52]	@ (80146d0 <__libc_init_array+0x3c>)
 801469a:	1b64      	subs	r4, r4, r5
 801469c:	10a4      	asrs	r4, r4, #2
 801469e:	2600      	movs	r6, #0
 80146a0:	42a6      	cmp	r6, r4
 80146a2:	d109      	bne.n	80146b8 <__libc_init_array+0x24>
 80146a4:	4d0b      	ldr	r5, [pc, #44]	@ (80146d4 <__libc_init_array+0x40>)
 80146a6:	4c0c      	ldr	r4, [pc, #48]	@ (80146d8 <__libc_init_array+0x44>)
 80146a8:	f000 fcfc 	bl	80150a4 <_init>
 80146ac:	1b64      	subs	r4, r4, r5
 80146ae:	10a4      	asrs	r4, r4, #2
 80146b0:	2600      	movs	r6, #0
 80146b2:	42a6      	cmp	r6, r4
 80146b4:	d105      	bne.n	80146c2 <__libc_init_array+0x2e>
 80146b6:	bd70      	pop	{r4, r5, r6, pc}
 80146b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80146bc:	4798      	blx	r3
 80146be:	3601      	adds	r6, #1
 80146c0:	e7ee      	b.n	80146a0 <__libc_init_array+0xc>
 80146c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80146c6:	4798      	blx	r3
 80146c8:	3601      	adds	r6, #1
 80146ca:	e7f2      	b.n	80146b2 <__libc_init_array+0x1e>
 80146cc:	08015c54 	.word	0x08015c54
 80146d0:	08015c54 	.word	0x08015c54
 80146d4:	08015c54 	.word	0x08015c54
 80146d8:	08015c58 	.word	0x08015c58

080146dc <__retarget_lock_acquire_recursive>:
 80146dc:	4770      	bx	lr

080146de <__retarget_lock_release_recursive>:
 80146de:	4770      	bx	lr

080146e0 <memcpy>:
 80146e0:	440a      	add	r2, r1
 80146e2:	4291      	cmp	r1, r2
 80146e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80146e8:	d100      	bne.n	80146ec <memcpy+0xc>
 80146ea:	4770      	bx	lr
 80146ec:	b510      	push	{r4, lr}
 80146ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80146f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80146f6:	4291      	cmp	r1, r2
 80146f8:	d1f9      	bne.n	80146ee <memcpy+0xe>
 80146fa:	bd10      	pop	{r4, pc}

080146fc <_free_r>:
 80146fc:	b538      	push	{r3, r4, r5, lr}
 80146fe:	4605      	mov	r5, r0
 8014700:	2900      	cmp	r1, #0
 8014702:	d041      	beq.n	8014788 <_free_r+0x8c>
 8014704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014708:	1f0c      	subs	r4, r1, #4
 801470a:	2b00      	cmp	r3, #0
 801470c:	bfb8      	it	lt
 801470e:	18e4      	addlt	r4, r4, r3
 8014710:	f000 f8e0 	bl	80148d4 <__malloc_lock>
 8014714:	4a1d      	ldr	r2, [pc, #116]	@ (801478c <_free_r+0x90>)
 8014716:	6813      	ldr	r3, [r2, #0]
 8014718:	b933      	cbnz	r3, 8014728 <_free_r+0x2c>
 801471a:	6063      	str	r3, [r4, #4]
 801471c:	6014      	str	r4, [r2, #0]
 801471e:	4628      	mov	r0, r5
 8014720:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014724:	f000 b8dc 	b.w	80148e0 <__malloc_unlock>
 8014728:	42a3      	cmp	r3, r4
 801472a:	d908      	bls.n	801473e <_free_r+0x42>
 801472c:	6820      	ldr	r0, [r4, #0]
 801472e:	1821      	adds	r1, r4, r0
 8014730:	428b      	cmp	r3, r1
 8014732:	bf01      	itttt	eq
 8014734:	6819      	ldreq	r1, [r3, #0]
 8014736:	685b      	ldreq	r3, [r3, #4]
 8014738:	1809      	addeq	r1, r1, r0
 801473a:	6021      	streq	r1, [r4, #0]
 801473c:	e7ed      	b.n	801471a <_free_r+0x1e>
 801473e:	461a      	mov	r2, r3
 8014740:	685b      	ldr	r3, [r3, #4]
 8014742:	b10b      	cbz	r3, 8014748 <_free_r+0x4c>
 8014744:	42a3      	cmp	r3, r4
 8014746:	d9fa      	bls.n	801473e <_free_r+0x42>
 8014748:	6811      	ldr	r1, [r2, #0]
 801474a:	1850      	adds	r0, r2, r1
 801474c:	42a0      	cmp	r0, r4
 801474e:	d10b      	bne.n	8014768 <_free_r+0x6c>
 8014750:	6820      	ldr	r0, [r4, #0]
 8014752:	4401      	add	r1, r0
 8014754:	1850      	adds	r0, r2, r1
 8014756:	4283      	cmp	r3, r0
 8014758:	6011      	str	r1, [r2, #0]
 801475a:	d1e0      	bne.n	801471e <_free_r+0x22>
 801475c:	6818      	ldr	r0, [r3, #0]
 801475e:	685b      	ldr	r3, [r3, #4]
 8014760:	6053      	str	r3, [r2, #4]
 8014762:	4408      	add	r0, r1
 8014764:	6010      	str	r0, [r2, #0]
 8014766:	e7da      	b.n	801471e <_free_r+0x22>
 8014768:	d902      	bls.n	8014770 <_free_r+0x74>
 801476a:	230c      	movs	r3, #12
 801476c:	602b      	str	r3, [r5, #0]
 801476e:	e7d6      	b.n	801471e <_free_r+0x22>
 8014770:	6820      	ldr	r0, [r4, #0]
 8014772:	1821      	adds	r1, r4, r0
 8014774:	428b      	cmp	r3, r1
 8014776:	bf04      	itt	eq
 8014778:	6819      	ldreq	r1, [r3, #0]
 801477a:	685b      	ldreq	r3, [r3, #4]
 801477c:	6063      	str	r3, [r4, #4]
 801477e:	bf04      	itt	eq
 8014780:	1809      	addeq	r1, r1, r0
 8014782:	6021      	streq	r1, [r4, #0]
 8014784:	6054      	str	r4, [r2, #4]
 8014786:	e7ca      	b.n	801471e <_free_r+0x22>
 8014788:	bd38      	pop	{r3, r4, r5, pc}
 801478a:	bf00      	nop
 801478c:	24003024 	.word	0x24003024

08014790 <sbrk_aligned>:
 8014790:	b570      	push	{r4, r5, r6, lr}
 8014792:	4e0f      	ldr	r6, [pc, #60]	@ (80147d0 <sbrk_aligned+0x40>)
 8014794:	460c      	mov	r4, r1
 8014796:	6831      	ldr	r1, [r6, #0]
 8014798:	4605      	mov	r5, r0
 801479a:	b911      	cbnz	r1, 80147a2 <sbrk_aligned+0x12>
 801479c:	f000 fc3c 	bl	8015018 <_sbrk_r>
 80147a0:	6030      	str	r0, [r6, #0]
 80147a2:	4621      	mov	r1, r4
 80147a4:	4628      	mov	r0, r5
 80147a6:	f000 fc37 	bl	8015018 <_sbrk_r>
 80147aa:	1c43      	adds	r3, r0, #1
 80147ac:	d103      	bne.n	80147b6 <sbrk_aligned+0x26>
 80147ae:	f04f 34ff 	mov.w	r4, #4294967295
 80147b2:	4620      	mov	r0, r4
 80147b4:	bd70      	pop	{r4, r5, r6, pc}
 80147b6:	1cc4      	adds	r4, r0, #3
 80147b8:	f024 0403 	bic.w	r4, r4, #3
 80147bc:	42a0      	cmp	r0, r4
 80147be:	d0f8      	beq.n	80147b2 <sbrk_aligned+0x22>
 80147c0:	1a21      	subs	r1, r4, r0
 80147c2:	4628      	mov	r0, r5
 80147c4:	f000 fc28 	bl	8015018 <_sbrk_r>
 80147c8:	3001      	adds	r0, #1
 80147ca:	d1f2      	bne.n	80147b2 <sbrk_aligned+0x22>
 80147cc:	e7ef      	b.n	80147ae <sbrk_aligned+0x1e>
 80147ce:	bf00      	nop
 80147d0:	24003020 	.word	0x24003020

080147d4 <_malloc_r>:
 80147d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80147d8:	1ccd      	adds	r5, r1, #3
 80147da:	f025 0503 	bic.w	r5, r5, #3
 80147de:	3508      	adds	r5, #8
 80147e0:	2d0c      	cmp	r5, #12
 80147e2:	bf38      	it	cc
 80147e4:	250c      	movcc	r5, #12
 80147e6:	2d00      	cmp	r5, #0
 80147e8:	4606      	mov	r6, r0
 80147ea:	db01      	blt.n	80147f0 <_malloc_r+0x1c>
 80147ec:	42a9      	cmp	r1, r5
 80147ee:	d904      	bls.n	80147fa <_malloc_r+0x26>
 80147f0:	230c      	movs	r3, #12
 80147f2:	6033      	str	r3, [r6, #0]
 80147f4:	2000      	movs	r0, #0
 80147f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80147fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80148d0 <_malloc_r+0xfc>
 80147fe:	f000 f869 	bl	80148d4 <__malloc_lock>
 8014802:	f8d8 3000 	ldr.w	r3, [r8]
 8014806:	461c      	mov	r4, r3
 8014808:	bb44      	cbnz	r4, 801485c <_malloc_r+0x88>
 801480a:	4629      	mov	r1, r5
 801480c:	4630      	mov	r0, r6
 801480e:	f7ff ffbf 	bl	8014790 <sbrk_aligned>
 8014812:	1c43      	adds	r3, r0, #1
 8014814:	4604      	mov	r4, r0
 8014816:	d158      	bne.n	80148ca <_malloc_r+0xf6>
 8014818:	f8d8 4000 	ldr.w	r4, [r8]
 801481c:	4627      	mov	r7, r4
 801481e:	2f00      	cmp	r7, #0
 8014820:	d143      	bne.n	80148aa <_malloc_r+0xd6>
 8014822:	2c00      	cmp	r4, #0
 8014824:	d04b      	beq.n	80148be <_malloc_r+0xea>
 8014826:	6823      	ldr	r3, [r4, #0]
 8014828:	4639      	mov	r1, r7
 801482a:	4630      	mov	r0, r6
 801482c:	eb04 0903 	add.w	r9, r4, r3
 8014830:	f000 fbf2 	bl	8015018 <_sbrk_r>
 8014834:	4581      	cmp	r9, r0
 8014836:	d142      	bne.n	80148be <_malloc_r+0xea>
 8014838:	6821      	ldr	r1, [r4, #0]
 801483a:	1a6d      	subs	r5, r5, r1
 801483c:	4629      	mov	r1, r5
 801483e:	4630      	mov	r0, r6
 8014840:	f7ff ffa6 	bl	8014790 <sbrk_aligned>
 8014844:	3001      	adds	r0, #1
 8014846:	d03a      	beq.n	80148be <_malloc_r+0xea>
 8014848:	6823      	ldr	r3, [r4, #0]
 801484a:	442b      	add	r3, r5
 801484c:	6023      	str	r3, [r4, #0]
 801484e:	f8d8 3000 	ldr.w	r3, [r8]
 8014852:	685a      	ldr	r2, [r3, #4]
 8014854:	bb62      	cbnz	r2, 80148b0 <_malloc_r+0xdc>
 8014856:	f8c8 7000 	str.w	r7, [r8]
 801485a:	e00f      	b.n	801487c <_malloc_r+0xa8>
 801485c:	6822      	ldr	r2, [r4, #0]
 801485e:	1b52      	subs	r2, r2, r5
 8014860:	d420      	bmi.n	80148a4 <_malloc_r+0xd0>
 8014862:	2a0b      	cmp	r2, #11
 8014864:	d917      	bls.n	8014896 <_malloc_r+0xc2>
 8014866:	1961      	adds	r1, r4, r5
 8014868:	42a3      	cmp	r3, r4
 801486a:	6025      	str	r5, [r4, #0]
 801486c:	bf18      	it	ne
 801486e:	6059      	strne	r1, [r3, #4]
 8014870:	6863      	ldr	r3, [r4, #4]
 8014872:	bf08      	it	eq
 8014874:	f8c8 1000 	streq.w	r1, [r8]
 8014878:	5162      	str	r2, [r4, r5]
 801487a:	604b      	str	r3, [r1, #4]
 801487c:	4630      	mov	r0, r6
 801487e:	f000 f82f 	bl	80148e0 <__malloc_unlock>
 8014882:	f104 000b 	add.w	r0, r4, #11
 8014886:	1d23      	adds	r3, r4, #4
 8014888:	f020 0007 	bic.w	r0, r0, #7
 801488c:	1ac2      	subs	r2, r0, r3
 801488e:	bf1c      	itt	ne
 8014890:	1a1b      	subne	r3, r3, r0
 8014892:	50a3      	strne	r3, [r4, r2]
 8014894:	e7af      	b.n	80147f6 <_malloc_r+0x22>
 8014896:	6862      	ldr	r2, [r4, #4]
 8014898:	42a3      	cmp	r3, r4
 801489a:	bf0c      	ite	eq
 801489c:	f8c8 2000 	streq.w	r2, [r8]
 80148a0:	605a      	strne	r2, [r3, #4]
 80148a2:	e7eb      	b.n	801487c <_malloc_r+0xa8>
 80148a4:	4623      	mov	r3, r4
 80148a6:	6864      	ldr	r4, [r4, #4]
 80148a8:	e7ae      	b.n	8014808 <_malloc_r+0x34>
 80148aa:	463c      	mov	r4, r7
 80148ac:	687f      	ldr	r7, [r7, #4]
 80148ae:	e7b6      	b.n	801481e <_malloc_r+0x4a>
 80148b0:	461a      	mov	r2, r3
 80148b2:	685b      	ldr	r3, [r3, #4]
 80148b4:	42a3      	cmp	r3, r4
 80148b6:	d1fb      	bne.n	80148b0 <_malloc_r+0xdc>
 80148b8:	2300      	movs	r3, #0
 80148ba:	6053      	str	r3, [r2, #4]
 80148bc:	e7de      	b.n	801487c <_malloc_r+0xa8>
 80148be:	230c      	movs	r3, #12
 80148c0:	6033      	str	r3, [r6, #0]
 80148c2:	4630      	mov	r0, r6
 80148c4:	f000 f80c 	bl	80148e0 <__malloc_unlock>
 80148c8:	e794      	b.n	80147f4 <_malloc_r+0x20>
 80148ca:	6005      	str	r5, [r0, #0]
 80148cc:	e7d6      	b.n	801487c <_malloc_r+0xa8>
 80148ce:	bf00      	nop
 80148d0:	24003024 	.word	0x24003024

080148d4 <__malloc_lock>:
 80148d4:	4801      	ldr	r0, [pc, #4]	@ (80148dc <__malloc_lock+0x8>)
 80148d6:	f7ff bf01 	b.w	80146dc <__retarget_lock_acquire_recursive>
 80148da:	bf00      	nop
 80148dc:	2400301c 	.word	0x2400301c

080148e0 <__malloc_unlock>:
 80148e0:	4801      	ldr	r0, [pc, #4]	@ (80148e8 <__malloc_unlock+0x8>)
 80148e2:	f7ff befc 	b.w	80146de <__retarget_lock_release_recursive>
 80148e6:	bf00      	nop
 80148e8:	2400301c 	.word	0x2400301c

080148ec <_strtoll_l.isra.0>:
 80148ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148f0:	b085      	sub	sp, #20
 80148f2:	4690      	mov	r8, r2
 80148f4:	4a43      	ldr	r2, [pc, #268]	@ (8014a04 <_strtoll_l.isra.0+0x118>)
 80148f6:	9002      	str	r0, [sp, #8]
 80148f8:	4689      	mov	r9, r1
 80148fa:	461e      	mov	r6, r3
 80148fc:	460d      	mov	r5, r1
 80148fe:	462b      	mov	r3, r5
 8014900:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014904:	5d17      	ldrb	r7, [r2, r4]
 8014906:	f017 0708 	ands.w	r7, r7, #8
 801490a:	d1f8      	bne.n	80148fe <_strtoll_l.isra.0+0x12>
 801490c:	2c2d      	cmp	r4, #45	@ 0x2d
 801490e:	d110      	bne.n	8014932 <_strtoll_l.isra.0+0x46>
 8014910:	782c      	ldrb	r4, [r5, #0]
 8014912:	2701      	movs	r7, #1
 8014914:	1c9d      	adds	r5, r3, #2
 8014916:	f036 0310 	bics.w	r3, r6, #16
 801491a:	d115      	bne.n	8014948 <_strtoll_l.isra.0+0x5c>
 801491c:	2c30      	cmp	r4, #48	@ 0x30
 801491e:	d10d      	bne.n	801493c <_strtoll_l.isra.0+0x50>
 8014920:	782b      	ldrb	r3, [r5, #0]
 8014922:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014926:	2b58      	cmp	r3, #88	@ 0x58
 8014928:	d108      	bne.n	801493c <_strtoll_l.isra.0+0x50>
 801492a:	786c      	ldrb	r4, [r5, #1]
 801492c:	3502      	adds	r5, #2
 801492e:	2610      	movs	r6, #16
 8014930:	e00a      	b.n	8014948 <_strtoll_l.isra.0+0x5c>
 8014932:	2c2b      	cmp	r4, #43	@ 0x2b
 8014934:	bf04      	itt	eq
 8014936:	782c      	ldrbeq	r4, [r5, #0]
 8014938:	1c9d      	addeq	r5, r3, #2
 801493a:	e7ec      	b.n	8014916 <_strtoll_l.isra.0+0x2a>
 801493c:	2e00      	cmp	r6, #0
 801493e:	d1f6      	bne.n	801492e <_strtoll_l.isra.0+0x42>
 8014940:	2c30      	cmp	r4, #48	@ 0x30
 8014942:	bf14      	ite	ne
 8014944:	260a      	movne	r6, #10
 8014946:	2608      	moveq	r6, #8
 8014948:	f107 4a00 	add.w	sl, r7, #2147483648	@ 0x80000000
 801494c:	f107 3bff 	add.w	fp, r7, #4294967295
 8014950:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014954:	17f3      	asrs	r3, r6, #31
 8014956:	4632      	mov	r2, r6
 8014958:	4658      	mov	r0, fp
 801495a:	4651      	mov	r1, sl
 801495c:	9303      	str	r3, [sp, #12]
 801495e:	f7eb fd17 	bl	8000390 <__aeabi_uldivmod>
 8014962:	9201      	str	r2, [sp, #4]
 8014964:	2200      	movs	r2, #0
 8014966:	468e      	mov	lr, r1
 8014968:	4684      	mov	ip, r0
 801496a:	4611      	mov	r1, r2
 801496c:	4610      	mov	r0, r2
 801496e:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8014972:	2b09      	cmp	r3, #9
 8014974:	d905      	bls.n	8014982 <_strtoll_l.isra.0+0x96>
 8014976:	f1a4 0341 	sub.w	r3, r4, #65	@ 0x41
 801497a:	2b19      	cmp	r3, #25
 801497c:	d81e      	bhi.n	80149bc <_strtoll_l.isra.0+0xd0>
 801497e:	f1a4 0337 	sub.w	r3, r4, #55	@ 0x37
 8014982:	429e      	cmp	r6, r3
 8014984:	dd24      	ble.n	80149d0 <_strtoll_l.isra.0+0xe4>
 8014986:	1c54      	adds	r4, r2, #1
 8014988:	d015      	beq.n	80149b6 <_strtoll_l.isra.0+0xca>
 801498a:	4584      	cmp	ip, r0
 801498c:	eb7e 0201 	sbcs.w	r2, lr, r1
 8014990:	d31b      	bcc.n	80149ca <_strtoll_l.isra.0+0xde>
 8014992:	458e      	cmp	lr, r1
 8014994:	bf08      	it	eq
 8014996:	4584      	cmpeq	ip, r0
 8014998:	d102      	bne.n	80149a0 <_strtoll_l.isra.0+0xb4>
 801499a:	9a01      	ldr	r2, [sp, #4]
 801499c:	429a      	cmp	r2, r3
 801499e:	db14      	blt.n	80149ca <_strtoll_l.isra.0+0xde>
 80149a0:	9a03      	ldr	r2, [sp, #12]
 80149a2:	4371      	muls	r1, r6
 80149a4:	fb00 1102 	mla	r1, r0, r2, r1
 80149a8:	fba6 0200 	umull	r0, r2, r6, r0
 80149ac:	440a      	add	r2, r1
 80149ae:	1818      	adds	r0, r3, r0
 80149b0:	eb42 71e3 	adc.w	r1, r2, r3, asr #31
 80149b4:	2201      	movs	r2, #1
 80149b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80149ba:	e7d8      	b.n	801496e <_strtoll_l.isra.0+0x82>
 80149bc:	f1a4 0361 	sub.w	r3, r4, #97	@ 0x61
 80149c0:	2b19      	cmp	r3, #25
 80149c2:	d805      	bhi.n	80149d0 <_strtoll_l.isra.0+0xe4>
 80149c4:	f1a4 0357 	sub.w	r3, r4, #87	@ 0x57
 80149c8:	e7db      	b.n	8014982 <_strtoll_l.isra.0+0x96>
 80149ca:	f04f 32ff 	mov.w	r2, #4294967295
 80149ce:	e7f2      	b.n	80149b6 <_strtoll_l.isra.0+0xca>
 80149d0:	1c53      	adds	r3, r2, #1
 80149d2:	d10a      	bne.n	80149ea <_strtoll_l.isra.0+0xfe>
 80149d4:	9a02      	ldr	r2, [sp, #8]
 80149d6:	2322      	movs	r3, #34	@ 0x22
 80149d8:	6013      	str	r3, [r2, #0]
 80149da:	4658      	mov	r0, fp
 80149dc:	4651      	mov	r1, sl
 80149de:	f1b8 0f00 	cmp.w	r8, #0
 80149e2:	d10a      	bne.n	80149fa <_strtoll_l.isra.0+0x10e>
 80149e4:	b005      	add	sp, #20
 80149e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149ea:	b117      	cbz	r7, 80149f2 <_strtoll_l.isra.0+0x106>
 80149ec:	4240      	negs	r0, r0
 80149ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80149f2:	f1b8 0f00 	cmp.w	r8, #0
 80149f6:	d0f5      	beq.n	80149e4 <_strtoll_l.isra.0+0xf8>
 80149f8:	b10a      	cbz	r2, 80149fe <_strtoll_l.isra.0+0x112>
 80149fa:	f105 39ff 	add.w	r9, r5, #4294967295
 80149fe:	f8c8 9000 	str.w	r9, [r8]
 8014a02:	e7ef      	b.n	80149e4 <_strtoll_l.isra.0+0xf8>
 8014a04:	08015b19 	.word	0x08015b19

08014a08 <strtoll>:
 8014a08:	4613      	mov	r3, r2
 8014a0a:	460a      	mov	r2, r1
 8014a0c:	4601      	mov	r1, r0
 8014a0e:	4802      	ldr	r0, [pc, #8]	@ (8014a18 <strtoll+0x10>)
 8014a10:	6800      	ldr	r0, [r0, #0]
 8014a12:	f7ff bf6b 	b.w	80148ec <_strtoll_l.isra.0>
 8014a16:	bf00      	nop
 8014a18:	24000140 	.word	0x24000140

08014a1c <__ssputs_r>:
 8014a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a20:	688e      	ldr	r6, [r1, #8]
 8014a22:	461f      	mov	r7, r3
 8014a24:	42be      	cmp	r6, r7
 8014a26:	680b      	ldr	r3, [r1, #0]
 8014a28:	4682      	mov	sl, r0
 8014a2a:	460c      	mov	r4, r1
 8014a2c:	4690      	mov	r8, r2
 8014a2e:	d82d      	bhi.n	8014a8c <__ssputs_r+0x70>
 8014a30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014a34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014a38:	d026      	beq.n	8014a88 <__ssputs_r+0x6c>
 8014a3a:	6965      	ldr	r5, [r4, #20]
 8014a3c:	6909      	ldr	r1, [r1, #16]
 8014a3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014a42:	eba3 0901 	sub.w	r9, r3, r1
 8014a46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014a4a:	1c7b      	adds	r3, r7, #1
 8014a4c:	444b      	add	r3, r9
 8014a4e:	106d      	asrs	r5, r5, #1
 8014a50:	429d      	cmp	r5, r3
 8014a52:	bf38      	it	cc
 8014a54:	461d      	movcc	r5, r3
 8014a56:	0553      	lsls	r3, r2, #21
 8014a58:	d527      	bpl.n	8014aaa <__ssputs_r+0x8e>
 8014a5a:	4629      	mov	r1, r5
 8014a5c:	f7ff feba 	bl	80147d4 <_malloc_r>
 8014a60:	4606      	mov	r6, r0
 8014a62:	b360      	cbz	r0, 8014abe <__ssputs_r+0xa2>
 8014a64:	6921      	ldr	r1, [r4, #16]
 8014a66:	464a      	mov	r2, r9
 8014a68:	f7ff fe3a 	bl	80146e0 <memcpy>
 8014a6c:	89a3      	ldrh	r3, [r4, #12]
 8014a6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014a72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014a76:	81a3      	strh	r3, [r4, #12]
 8014a78:	6126      	str	r6, [r4, #16]
 8014a7a:	6165      	str	r5, [r4, #20]
 8014a7c:	444e      	add	r6, r9
 8014a7e:	eba5 0509 	sub.w	r5, r5, r9
 8014a82:	6026      	str	r6, [r4, #0]
 8014a84:	60a5      	str	r5, [r4, #8]
 8014a86:	463e      	mov	r6, r7
 8014a88:	42be      	cmp	r6, r7
 8014a8a:	d900      	bls.n	8014a8e <__ssputs_r+0x72>
 8014a8c:	463e      	mov	r6, r7
 8014a8e:	6820      	ldr	r0, [r4, #0]
 8014a90:	4632      	mov	r2, r6
 8014a92:	4641      	mov	r1, r8
 8014a94:	f000 faa6 	bl	8014fe4 <memmove>
 8014a98:	68a3      	ldr	r3, [r4, #8]
 8014a9a:	1b9b      	subs	r3, r3, r6
 8014a9c:	60a3      	str	r3, [r4, #8]
 8014a9e:	6823      	ldr	r3, [r4, #0]
 8014aa0:	4433      	add	r3, r6
 8014aa2:	6023      	str	r3, [r4, #0]
 8014aa4:	2000      	movs	r0, #0
 8014aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014aaa:	462a      	mov	r2, r5
 8014aac:	f000 fac4 	bl	8015038 <_realloc_r>
 8014ab0:	4606      	mov	r6, r0
 8014ab2:	2800      	cmp	r0, #0
 8014ab4:	d1e0      	bne.n	8014a78 <__ssputs_r+0x5c>
 8014ab6:	6921      	ldr	r1, [r4, #16]
 8014ab8:	4650      	mov	r0, sl
 8014aba:	f7ff fe1f 	bl	80146fc <_free_r>
 8014abe:	230c      	movs	r3, #12
 8014ac0:	f8ca 3000 	str.w	r3, [sl]
 8014ac4:	89a3      	ldrh	r3, [r4, #12]
 8014ac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014aca:	81a3      	strh	r3, [r4, #12]
 8014acc:	f04f 30ff 	mov.w	r0, #4294967295
 8014ad0:	e7e9      	b.n	8014aa6 <__ssputs_r+0x8a>
	...

08014ad4 <_svfiprintf_r>:
 8014ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ad8:	4698      	mov	r8, r3
 8014ada:	898b      	ldrh	r3, [r1, #12]
 8014adc:	061b      	lsls	r3, r3, #24
 8014ade:	b09d      	sub	sp, #116	@ 0x74
 8014ae0:	4607      	mov	r7, r0
 8014ae2:	460d      	mov	r5, r1
 8014ae4:	4614      	mov	r4, r2
 8014ae6:	d510      	bpl.n	8014b0a <_svfiprintf_r+0x36>
 8014ae8:	690b      	ldr	r3, [r1, #16]
 8014aea:	b973      	cbnz	r3, 8014b0a <_svfiprintf_r+0x36>
 8014aec:	2140      	movs	r1, #64	@ 0x40
 8014aee:	f7ff fe71 	bl	80147d4 <_malloc_r>
 8014af2:	6028      	str	r0, [r5, #0]
 8014af4:	6128      	str	r0, [r5, #16]
 8014af6:	b930      	cbnz	r0, 8014b06 <_svfiprintf_r+0x32>
 8014af8:	230c      	movs	r3, #12
 8014afa:	603b      	str	r3, [r7, #0]
 8014afc:	f04f 30ff 	mov.w	r0, #4294967295
 8014b00:	b01d      	add	sp, #116	@ 0x74
 8014b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b06:	2340      	movs	r3, #64	@ 0x40
 8014b08:	616b      	str	r3, [r5, #20]
 8014b0a:	2300      	movs	r3, #0
 8014b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014b0e:	2320      	movs	r3, #32
 8014b10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014b14:	f8cd 800c 	str.w	r8, [sp, #12]
 8014b18:	2330      	movs	r3, #48	@ 0x30
 8014b1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014cb8 <_svfiprintf_r+0x1e4>
 8014b1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014b22:	f04f 0901 	mov.w	r9, #1
 8014b26:	4623      	mov	r3, r4
 8014b28:	469a      	mov	sl, r3
 8014b2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014b2e:	b10a      	cbz	r2, 8014b34 <_svfiprintf_r+0x60>
 8014b30:	2a25      	cmp	r2, #37	@ 0x25
 8014b32:	d1f9      	bne.n	8014b28 <_svfiprintf_r+0x54>
 8014b34:	ebba 0b04 	subs.w	fp, sl, r4
 8014b38:	d00b      	beq.n	8014b52 <_svfiprintf_r+0x7e>
 8014b3a:	465b      	mov	r3, fp
 8014b3c:	4622      	mov	r2, r4
 8014b3e:	4629      	mov	r1, r5
 8014b40:	4638      	mov	r0, r7
 8014b42:	f7ff ff6b 	bl	8014a1c <__ssputs_r>
 8014b46:	3001      	adds	r0, #1
 8014b48:	f000 80a7 	beq.w	8014c9a <_svfiprintf_r+0x1c6>
 8014b4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014b4e:	445a      	add	r2, fp
 8014b50:	9209      	str	r2, [sp, #36]	@ 0x24
 8014b52:	f89a 3000 	ldrb.w	r3, [sl]
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	f000 809f 	beq.w	8014c9a <_svfiprintf_r+0x1c6>
 8014b5c:	2300      	movs	r3, #0
 8014b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8014b62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014b66:	f10a 0a01 	add.w	sl, sl, #1
 8014b6a:	9304      	str	r3, [sp, #16]
 8014b6c:	9307      	str	r3, [sp, #28]
 8014b6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014b72:	931a      	str	r3, [sp, #104]	@ 0x68
 8014b74:	4654      	mov	r4, sl
 8014b76:	2205      	movs	r2, #5
 8014b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b7c:	484e      	ldr	r0, [pc, #312]	@ (8014cb8 <_svfiprintf_r+0x1e4>)
 8014b7e:	f7eb fbb7 	bl	80002f0 <memchr>
 8014b82:	9a04      	ldr	r2, [sp, #16]
 8014b84:	b9d8      	cbnz	r0, 8014bbe <_svfiprintf_r+0xea>
 8014b86:	06d0      	lsls	r0, r2, #27
 8014b88:	bf44      	itt	mi
 8014b8a:	2320      	movmi	r3, #32
 8014b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014b90:	0711      	lsls	r1, r2, #28
 8014b92:	bf44      	itt	mi
 8014b94:	232b      	movmi	r3, #43	@ 0x2b
 8014b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8014b9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014ba0:	d015      	beq.n	8014bce <_svfiprintf_r+0xfa>
 8014ba2:	9a07      	ldr	r2, [sp, #28]
 8014ba4:	4654      	mov	r4, sl
 8014ba6:	2000      	movs	r0, #0
 8014ba8:	f04f 0c0a 	mov.w	ip, #10
 8014bac:	4621      	mov	r1, r4
 8014bae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014bb2:	3b30      	subs	r3, #48	@ 0x30
 8014bb4:	2b09      	cmp	r3, #9
 8014bb6:	d94b      	bls.n	8014c50 <_svfiprintf_r+0x17c>
 8014bb8:	b1b0      	cbz	r0, 8014be8 <_svfiprintf_r+0x114>
 8014bba:	9207      	str	r2, [sp, #28]
 8014bbc:	e014      	b.n	8014be8 <_svfiprintf_r+0x114>
 8014bbe:	eba0 0308 	sub.w	r3, r0, r8
 8014bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8014bc6:	4313      	orrs	r3, r2
 8014bc8:	9304      	str	r3, [sp, #16]
 8014bca:	46a2      	mov	sl, r4
 8014bcc:	e7d2      	b.n	8014b74 <_svfiprintf_r+0xa0>
 8014bce:	9b03      	ldr	r3, [sp, #12]
 8014bd0:	1d19      	adds	r1, r3, #4
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	9103      	str	r1, [sp, #12]
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	bfbb      	ittet	lt
 8014bda:	425b      	neglt	r3, r3
 8014bdc:	f042 0202 	orrlt.w	r2, r2, #2
 8014be0:	9307      	strge	r3, [sp, #28]
 8014be2:	9307      	strlt	r3, [sp, #28]
 8014be4:	bfb8      	it	lt
 8014be6:	9204      	strlt	r2, [sp, #16]
 8014be8:	7823      	ldrb	r3, [r4, #0]
 8014bea:	2b2e      	cmp	r3, #46	@ 0x2e
 8014bec:	d10a      	bne.n	8014c04 <_svfiprintf_r+0x130>
 8014bee:	7863      	ldrb	r3, [r4, #1]
 8014bf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8014bf2:	d132      	bne.n	8014c5a <_svfiprintf_r+0x186>
 8014bf4:	9b03      	ldr	r3, [sp, #12]
 8014bf6:	1d1a      	adds	r2, r3, #4
 8014bf8:	681b      	ldr	r3, [r3, #0]
 8014bfa:	9203      	str	r2, [sp, #12]
 8014bfc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014c00:	3402      	adds	r4, #2
 8014c02:	9305      	str	r3, [sp, #20]
 8014c04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014cc8 <_svfiprintf_r+0x1f4>
 8014c08:	7821      	ldrb	r1, [r4, #0]
 8014c0a:	2203      	movs	r2, #3
 8014c0c:	4650      	mov	r0, sl
 8014c0e:	f7eb fb6f 	bl	80002f0 <memchr>
 8014c12:	b138      	cbz	r0, 8014c24 <_svfiprintf_r+0x150>
 8014c14:	9b04      	ldr	r3, [sp, #16]
 8014c16:	eba0 000a 	sub.w	r0, r0, sl
 8014c1a:	2240      	movs	r2, #64	@ 0x40
 8014c1c:	4082      	lsls	r2, r0
 8014c1e:	4313      	orrs	r3, r2
 8014c20:	3401      	adds	r4, #1
 8014c22:	9304      	str	r3, [sp, #16]
 8014c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c28:	4824      	ldr	r0, [pc, #144]	@ (8014cbc <_svfiprintf_r+0x1e8>)
 8014c2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014c2e:	2206      	movs	r2, #6
 8014c30:	f7eb fb5e 	bl	80002f0 <memchr>
 8014c34:	2800      	cmp	r0, #0
 8014c36:	d036      	beq.n	8014ca6 <_svfiprintf_r+0x1d2>
 8014c38:	4b21      	ldr	r3, [pc, #132]	@ (8014cc0 <_svfiprintf_r+0x1ec>)
 8014c3a:	bb1b      	cbnz	r3, 8014c84 <_svfiprintf_r+0x1b0>
 8014c3c:	9b03      	ldr	r3, [sp, #12]
 8014c3e:	3307      	adds	r3, #7
 8014c40:	f023 0307 	bic.w	r3, r3, #7
 8014c44:	3308      	adds	r3, #8
 8014c46:	9303      	str	r3, [sp, #12]
 8014c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c4a:	4433      	add	r3, r6
 8014c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014c4e:	e76a      	b.n	8014b26 <_svfiprintf_r+0x52>
 8014c50:	fb0c 3202 	mla	r2, ip, r2, r3
 8014c54:	460c      	mov	r4, r1
 8014c56:	2001      	movs	r0, #1
 8014c58:	e7a8      	b.n	8014bac <_svfiprintf_r+0xd8>
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	3401      	adds	r4, #1
 8014c5e:	9305      	str	r3, [sp, #20]
 8014c60:	4619      	mov	r1, r3
 8014c62:	f04f 0c0a 	mov.w	ip, #10
 8014c66:	4620      	mov	r0, r4
 8014c68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c6c:	3a30      	subs	r2, #48	@ 0x30
 8014c6e:	2a09      	cmp	r2, #9
 8014c70:	d903      	bls.n	8014c7a <_svfiprintf_r+0x1a6>
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d0c6      	beq.n	8014c04 <_svfiprintf_r+0x130>
 8014c76:	9105      	str	r1, [sp, #20]
 8014c78:	e7c4      	b.n	8014c04 <_svfiprintf_r+0x130>
 8014c7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8014c7e:	4604      	mov	r4, r0
 8014c80:	2301      	movs	r3, #1
 8014c82:	e7f0      	b.n	8014c66 <_svfiprintf_r+0x192>
 8014c84:	ab03      	add	r3, sp, #12
 8014c86:	9300      	str	r3, [sp, #0]
 8014c88:	462a      	mov	r2, r5
 8014c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8014cc4 <_svfiprintf_r+0x1f0>)
 8014c8c:	a904      	add	r1, sp, #16
 8014c8e:	4638      	mov	r0, r7
 8014c90:	f3af 8000 	nop.w
 8014c94:	1c42      	adds	r2, r0, #1
 8014c96:	4606      	mov	r6, r0
 8014c98:	d1d6      	bne.n	8014c48 <_svfiprintf_r+0x174>
 8014c9a:	89ab      	ldrh	r3, [r5, #12]
 8014c9c:	065b      	lsls	r3, r3, #25
 8014c9e:	f53f af2d 	bmi.w	8014afc <_svfiprintf_r+0x28>
 8014ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014ca4:	e72c      	b.n	8014b00 <_svfiprintf_r+0x2c>
 8014ca6:	ab03      	add	r3, sp, #12
 8014ca8:	9300      	str	r3, [sp, #0]
 8014caa:	462a      	mov	r2, r5
 8014cac:	4b05      	ldr	r3, [pc, #20]	@ (8014cc4 <_svfiprintf_r+0x1f0>)
 8014cae:	a904      	add	r1, sp, #16
 8014cb0:	4638      	mov	r0, r7
 8014cb2:	f000 f879 	bl	8014da8 <_printf_i>
 8014cb6:	e7ed      	b.n	8014c94 <_svfiprintf_r+0x1c0>
 8014cb8:	08015c19 	.word	0x08015c19
 8014cbc:	08015c23 	.word	0x08015c23
 8014cc0:	00000000 	.word	0x00000000
 8014cc4:	08014a1d 	.word	0x08014a1d
 8014cc8:	08015c1f 	.word	0x08015c1f

08014ccc <_printf_common>:
 8014ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014cd0:	4616      	mov	r6, r2
 8014cd2:	4698      	mov	r8, r3
 8014cd4:	688a      	ldr	r2, [r1, #8]
 8014cd6:	690b      	ldr	r3, [r1, #16]
 8014cd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014cdc:	4293      	cmp	r3, r2
 8014cde:	bfb8      	it	lt
 8014ce0:	4613      	movlt	r3, r2
 8014ce2:	6033      	str	r3, [r6, #0]
 8014ce4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014ce8:	4607      	mov	r7, r0
 8014cea:	460c      	mov	r4, r1
 8014cec:	b10a      	cbz	r2, 8014cf2 <_printf_common+0x26>
 8014cee:	3301      	adds	r3, #1
 8014cf0:	6033      	str	r3, [r6, #0]
 8014cf2:	6823      	ldr	r3, [r4, #0]
 8014cf4:	0699      	lsls	r1, r3, #26
 8014cf6:	bf42      	ittt	mi
 8014cf8:	6833      	ldrmi	r3, [r6, #0]
 8014cfa:	3302      	addmi	r3, #2
 8014cfc:	6033      	strmi	r3, [r6, #0]
 8014cfe:	6825      	ldr	r5, [r4, #0]
 8014d00:	f015 0506 	ands.w	r5, r5, #6
 8014d04:	d106      	bne.n	8014d14 <_printf_common+0x48>
 8014d06:	f104 0a19 	add.w	sl, r4, #25
 8014d0a:	68e3      	ldr	r3, [r4, #12]
 8014d0c:	6832      	ldr	r2, [r6, #0]
 8014d0e:	1a9b      	subs	r3, r3, r2
 8014d10:	42ab      	cmp	r3, r5
 8014d12:	dc26      	bgt.n	8014d62 <_printf_common+0x96>
 8014d14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014d18:	6822      	ldr	r2, [r4, #0]
 8014d1a:	3b00      	subs	r3, #0
 8014d1c:	bf18      	it	ne
 8014d1e:	2301      	movne	r3, #1
 8014d20:	0692      	lsls	r2, r2, #26
 8014d22:	d42b      	bmi.n	8014d7c <_printf_common+0xb0>
 8014d24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014d28:	4641      	mov	r1, r8
 8014d2a:	4638      	mov	r0, r7
 8014d2c:	47c8      	blx	r9
 8014d2e:	3001      	adds	r0, #1
 8014d30:	d01e      	beq.n	8014d70 <_printf_common+0xa4>
 8014d32:	6823      	ldr	r3, [r4, #0]
 8014d34:	6922      	ldr	r2, [r4, #16]
 8014d36:	f003 0306 	and.w	r3, r3, #6
 8014d3a:	2b04      	cmp	r3, #4
 8014d3c:	bf02      	ittt	eq
 8014d3e:	68e5      	ldreq	r5, [r4, #12]
 8014d40:	6833      	ldreq	r3, [r6, #0]
 8014d42:	1aed      	subeq	r5, r5, r3
 8014d44:	68a3      	ldr	r3, [r4, #8]
 8014d46:	bf0c      	ite	eq
 8014d48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014d4c:	2500      	movne	r5, #0
 8014d4e:	4293      	cmp	r3, r2
 8014d50:	bfc4      	itt	gt
 8014d52:	1a9b      	subgt	r3, r3, r2
 8014d54:	18ed      	addgt	r5, r5, r3
 8014d56:	2600      	movs	r6, #0
 8014d58:	341a      	adds	r4, #26
 8014d5a:	42b5      	cmp	r5, r6
 8014d5c:	d11a      	bne.n	8014d94 <_printf_common+0xc8>
 8014d5e:	2000      	movs	r0, #0
 8014d60:	e008      	b.n	8014d74 <_printf_common+0xa8>
 8014d62:	2301      	movs	r3, #1
 8014d64:	4652      	mov	r2, sl
 8014d66:	4641      	mov	r1, r8
 8014d68:	4638      	mov	r0, r7
 8014d6a:	47c8      	blx	r9
 8014d6c:	3001      	adds	r0, #1
 8014d6e:	d103      	bne.n	8014d78 <_printf_common+0xac>
 8014d70:	f04f 30ff 	mov.w	r0, #4294967295
 8014d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d78:	3501      	adds	r5, #1
 8014d7a:	e7c6      	b.n	8014d0a <_printf_common+0x3e>
 8014d7c:	18e1      	adds	r1, r4, r3
 8014d7e:	1c5a      	adds	r2, r3, #1
 8014d80:	2030      	movs	r0, #48	@ 0x30
 8014d82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014d86:	4422      	add	r2, r4
 8014d88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014d8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014d90:	3302      	adds	r3, #2
 8014d92:	e7c7      	b.n	8014d24 <_printf_common+0x58>
 8014d94:	2301      	movs	r3, #1
 8014d96:	4622      	mov	r2, r4
 8014d98:	4641      	mov	r1, r8
 8014d9a:	4638      	mov	r0, r7
 8014d9c:	47c8      	blx	r9
 8014d9e:	3001      	adds	r0, #1
 8014da0:	d0e6      	beq.n	8014d70 <_printf_common+0xa4>
 8014da2:	3601      	adds	r6, #1
 8014da4:	e7d9      	b.n	8014d5a <_printf_common+0x8e>
	...

08014da8 <_printf_i>:
 8014da8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014dac:	7e0f      	ldrb	r7, [r1, #24]
 8014dae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014db0:	2f78      	cmp	r7, #120	@ 0x78
 8014db2:	4691      	mov	r9, r2
 8014db4:	4680      	mov	r8, r0
 8014db6:	460c      	mov	r4, r1
 8014db8:	469a      	mov	sl, r3
 8014dba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8014dbe:	d807      	bhi.n	8014dd0 <_printf_i+0x28>
 8014dc0:	2f62      	cmp	r7, #98	@ 0x62
 8014dc2:	d80a      	bhi.n	8014dda <_printf_i+0x32>
 8014dc4:	2f00      	cmp	r7, #0
 8014dc6:	f000 80d1 	beq.w	8014f6c <_printf_i+0x1c4>
 8014dca:	2f58      	cmp	r7, #88	@ 0x58
 8014dcc:	f000 80b8 	beq.w	8014f40 <_printf_i+0x198>
 8014dd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014dd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014dd8:	e03a      	b.n	8014e50 <_printf_i+0xa8>
 8014dda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8014dde:	2b15      	cmp	r3, #21
 8014de0:	d8f6      	bhi.n	8014dd0 <_printf_i+0x28>
 8014de2:	a101      	add	r1, pc, #4	@ (adr r1, 8014de8 <_printf_i+0x40>)
 8014de4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014de8:	08014e41 	.word	0x08014e41
 8014dec:	08014e55 	.word	0x08014e55
 8014df0:	08014dd1 	.word	0x08014dd1
 8014df4:	08014dd1 	.word	0x08014dd1
 8014df8:	08014dd1 	.word	0x08014dd1
 8014dfc:	08014dd1 	.word	0x08014dd1
 8014e00:	08014e55 	.word	0x08014e55
 8014e04:	08014dd1 	.word	0x08014dd1
 8014e08:	08014dd1 	.word	0x08014dd1
 8014e0c:	08014dd1 	.word	0x08014dd1
 8014e10:	08014dd1 	.word	0x08014dd1
 8014e14:	08014f53 	.word	0x08014f53
 8014e18:	08014e7f 	.word	0x08014e7f
 8014e1c:	08014f0d 	.word	0x08014f0d
 8014e20:	08014dd1 	.word	0x08014dd1
 8014e24:	08014dd1 	.word	0x08014dd1
 8014e28:	08014f75 	.word	0x08014f75
 8014e2c:	08014dd1 	.word	0x08014dd1
 8014e30:	08014e7f 	.word	0x08014e7f
 8014e34:	08014dd1 	.word	0x08014dd1
 8014e38:	08014dd1 	.word	0x08014dd1
 8014e3c:	08014f15 	.word	0x08014f15
 8014e40:	6833      	ldr	r3, [r6, #0]
 8014e42:	1d1a      	adds	r2, r3, #4
 8014e44:	681b      	ldr	r3, [r3, #0]
 8014e46:	6032      	str	r2, [r6, #0]
 8014e48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014e4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014e50:	2301      	movs	r3, #1
 8014e52:	e09c      	b.n	8014f8e <_printf_i+0x1e6>
 8014e54:	6833      	ldr	r3, [r6, #0]
 8014e56:	6820      	ldr	r0, [r4, #0]
 8014e58:	1d19      	adds	r1, r3, #4
 8014e5a:	6031      	str	r1, [r6, #0]
 8014e5c:	0606      	lsls	r6, r0, #24
 8014e5e:	d501      	bpl.n	8014e64 <_printf_i+0xbc>
 8014e60:	681d      	ldr	r5, [r3, #0]
 8014e62:	e003      	b.n	8014e6c <_printf_i+0xc4>
 8014e64:	0645      	lsls	r5, r0, #25
 8014e66:	d5fb      	bpl.n	8014e60 <_printf_i+0xb8>
 8014e68:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014e6c:	2d00      	cmp	r5, #0
 8014e6e:	da03      	bge.n	8014e78 <_printf_i+0xd0>
 8014e70:	232d      	movs	r3, #45	@ 0x2d
 8014e72:	426d      	negs	r5, r5
 8014e74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014e78:	4858      	ldr	r0, [pc, #352]	@ (8014fdc <_printf_i+0x234>)
 8014e7a:	230a      	movs	r3, #10
 8014e7c:	e011      	b.n	8014ea2 <_printf_i+0xfa>
 8014e7e:	6821      	ldr	r1, [r4, #0]
 8014e80:	6833      	ldr	r3, [r6, #0]
 8014e82:	0608      	lsls	r0, r1, #24
 8014e84:	f853 5b04 	ldr.w	r5, [r3], #4
 8014e88:	d402      	bmi.n	8014e90 <_printf_i+0xe8>
 8014e8a:	0649      	lsls	r1, r1, #25
 8014e8c:	bf48      	it	mi
 8014e8e:	b2ad      	uxthmi	r5, r5
 8014e90:	2f6f      	cmp	r7, #111	@ 0x6f
 8014e92:	4852      	ldr	r0, [pc, #328]	@ (8014fdc <_printf_i+0x234>)
 8014e94:	6033      	str	r3, [r6, #0]
 8014e96:	bf14      	ite	ne
 8014e98:	230a      	movne	r3, #10
 8014e9a:	2308      	moveq	r3, #8
 8014e9c:	2100      	movs	r1, #0
 8014e9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014ea2:	6866      	ldr	r6, [r4, #4]
 8014ea4:	60a6      	str	r6, [r4, #8]
 8014ea6:	2e00      	cmp	r6, #0
 8014ea8:	db05      	blt.n	8014eb6 <_printf_i+0x10e>
 8014eaa:	6821      	ldr	r1, [r4, #0]
 8014eac:	432e      	orrs	r6, r5
 8014eae:	f021 0104 	bic.w	r1, r1, #4
 8014eb2:	6021      	str	r1, [r4, #0]
 8014eb4:	d04b      	beq.n	8014f4e <_printf_i+0x1a6>
 8014eb6:	4616      	mov	r6, r2
 8014eb8:	fbb5 f1f3 	udiv	r1, r5, r3
 8014ebc:	fb03 5711 	mls	r7, r3, r1, r5
 8014ec0:	5dc7      	ldrb	r7, [r0, r7]
 8014ec2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014ec6:	462f      	mov	r7, r5
 8014ec8:	42bb      	cmp	r3, r7
 8014eca:	460d      	mov	r5, r1
 8014ecc:	d9f4      	bls.n	8014eb8 <_printf_i+0x110>
 8014ece:	2b08      	cmp	r3, #8
 8014ed0:	d10b      	bne.n	8014eea <_printf_i+0x142>
 8014ed2:	6823      	ldr	r3, [r4, #0]
 8014ed4:	07df      	lsls	r7, r3, #31
 8014ed6:	d508      	bpl.n	8014eea <_printf_i+0x142>
 8014ed8:	6923      	ldr	r3, [r4, #16]
 8014eda:	6861      	ldr	r1, [r4, #4]
 8014edc:	4299      	cmp	r1, r3
 8014ede:	bfde      	ittt	le
 8014ee0:	2330      	movle	r3, #48	@ 0x30
 8014ee2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014ee6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014eea:	1b92      	subs	r2, r2, r6
 8014eec:	6122      	str	r2, [r4, #16]
 8014eee:	f8cd a000 	str.w	sl, [sp]
 8014ef2:	464b      	mov	r3, r9
 8014ef4:	aa03      	add	r2, sp, #12
 8014ef6:	4621      	mov	r1, r4
 8014ef8:	4640      	mov	r0, r8
 8014efa:	f7ff fee7 	bl	8014ccc <_printf_common>
 8014efe:	3001      	adds	r0, #1
 8014f00:	d14a      	bne.n	8014f98 <_printf_i+0x1f0>
 8014f02:	f04f 30ff 	mov.w	r0, #4294967295
 8014f06:	b004      	add	sp, #16
 8014f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f0c:	6823      	ldr	r3, [r4, #0]
 8014f0e:	f043 0320 	orr.w	r3, r3, #32
 8014f12:	6023      	str	r3, [r4, #0]
 8014f14:	4832      	ldr	r0, [pc, #200]	@ (8014fe0 <_printf_i+0x238>)
 8014f16:	2778      	movs	r7, #120	@ 0x78
 8014f18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014f1c:	6823      	ldr	r3, [r4, #0]
 8014f1e:	6831      	ldr	r1, [r6, #0]
 8014f20:	061f      	lsls	r7, r3, #24
 8014f22:	f851 5b04 	ldr.w	r5, [r1], #4
 8014f26:	d402      	bmi.n	8014f2e <_printf_i+0x186>
 8014f28:	065f      	lsls	r7, r3, #25
 8014f2a:	bf48      	it	mi
 8014f2c:	b2ad      	uxthmi	r5, r5
 8014f2e:	6031      	str	r1, [r6, #0]
 8014f30:	07d9      	lsls	r1, r3, #31
 8014f32:	bf44      	itt	mi
 8014f34:	f043 0320 	orrmi.w	r3, r3, #32
 8014f38:	6023      	strmi	r3, [r4, #0]
 8014f3a:	b11d      	cbz	r5, 8014f44 <_printf_i+0x19c>
 8014f3c:	2310      	movs	r3, #16
 8014f3e:	e7ad      	b.n	8014e9c <_printf_i+0xf4>
 8014f40:	4826      	ldr	r0, [pc, #152]	@ (8014fdc <_printf_i+0x234>)
 8014f42:	e7e9      	b.n	8014f18 <_printf_i+0x170>
 8014f44:	6823      	ldr	r3, [r4, #0]
 8014f46:	f023 0320 	bic.w	r3, r3, #32
 8014f4a:	6023      	str	r3, [r4, #0]
 8014f4c:	e7f6      	b.n	8014f3c <_printf_i+0x194>
 8014f4e:	4616      	mov	r6, r2
 8014f50:	e7bd      	b.n	8014ece <_printf_i+0x126>
 8014f52:	6833      	ldr	r3, [r6, #0]
 8014f54:	6825      	ldr	r5, [r4, #0]
 8014f56:	6961      	ldr	r1, [r4, #20]
 8014f58:	1d18      	adds	r0, r3, #4
 8014f5a:	6030      	str	r0, [r6, #0]
 8014f5c:	062e      	lsls	r6, r5, #24
 8014f5e:	681b      	ldr	r3, [r3, #0]
 8014f60:	d501      	bpl.n	8014f66 <_printf_i+0x1be>
 8014f62:	6019      	str	r1, [r3, #0]
 8014f64:	e002      	b.n	8014f6c <_printf_i+0x1c4>
 8014f66:	0668      	lsls	r0, r5, #25
 8014f68:	d5fb      	bpl.n	8014f62 <_printf_i+0x1ba>
 8014f6a:	8019      	strh	r1, [r3, #0]
 8014f6c:	2300      	movs	r3, #0
 8014f6e:	6123      	str	r3, [r4, #16]
 8014f70:	4616      	mov	r6, r2
 8014f72:	e7bc      	b.n	8014eee <_printf_i+0x146>
 8014f74:	6833      	ldr	r3, [r6, #0]
 8014f76:	1d1a      	adds	r2, r3, #4
 8014f78:	6032      	str	r2, [r6, #0]
 8014f7a:	681e      	ldr	r6, [r3, #0]
 8014f7c:	6862      	ldr	r2, [r4, #4]
 8014f7e:	2100      	movs	r1, #0
 8014f80:	4630      	mov	r0, r6
 8014f82:	f7eb f9b5 	bl	80002f0 <memchr>
 8014f86:	b108      	cbz	r0, 8014f8c <_printf_i+0x1e4>
 8014f88:	1b80      	subs	r0, r0, r6
 8014f8a:	6060      	str	r0, [r4, #4]
 8014f8c:	6863      	ldr	r3, [r4, #4]
 8014f8e:	6123      	str	r3, [r4, #16]
 8014f90:	2300      	movs	r3, #0
 8014f92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014f96:	e7aa      	b.n	8014eee <_printf_i+0x146>
 8014f98:	6923      	ldr	r3, [r4, #16]
 8014f9a:	4632      	mov	r2, r6
 8014f9c:	4649      	mov	r1, r9
 8014f9e:	4640      	mov	r0, r8
 8014fa0:	47d0      	blx	sl
 8014fa2:	3001      	adds	r0, #1
 8014fa4:	d0ad      	beq.n	8014f02 <_printf_i+0x15a>
 8014fa6:	6823      	ldr	r3, [r4, #0]
 8014fa8:	079b      	lsls	r3, r3, #30
 8014faa:	d413      	bmi.n	8014fd4 <_printf_i+0x22c>
 8014fac:	68e0      	ldr	r0, [r4, #12]
 8014fae:	9b03      	ldr	r3, [sp, #12]
 8014fb0:	4298      	cmp	r0, r3
 8014fb2:	bfb8      	it	lt
 8014fb4:	4618      	movlt	r0, r3
 8014fb6:	e7a6      	b.n	8014f06 <_printf_i+0x15e>
 8014fb8:	2301      	movs	r3, #1
 8014fba:	4632      	mov	r2, r6
 8014fbc:	4649      	mov	r1, r9
 8014fbe:	4640      	mov	r0, r8
 8014fc0:	47d0      	blx	sl
 8014fc2:	3001      	adds	r0, #1
 8014fc4:	d09d      	beq.n	8014f02 <_printf_i+0x15a>
 8014fc6:	3501      	adds	r5, #1
 8014fc8:	68e3      	ldr	r3, [r4, #12]
 8014fca:	9903      	ldr	r1, [sp, #12]
 8014fcc:	1a5b      	subs	r3, r3, r1
 8014fce:	42ab      	cmp	r3, r5
 8014fd0:	dcf2      	bgt.n	8014fb8 <_printf_i+0x210>
 8014fd2:	e7eb      	b.n	8014fac <_printf_i+0x204>
 8014fd4:	2500      	movs	r5, #0
 8014fd6:	f104 0619 	add.w	r6, r4, #25
 8014fda:	e7f5      	b.n	8014fc8 <_printf_i+0x220>
 8014fdc:	08015c2a 	.word	0x08015c2a
 8014fe0:	08015c3b 	.word	0x08015c3b

08014fe4 <memmove>:
 8014fe4:	4288      	cmp	r0, r1
 8014fe6:	b510      	push	{r4, lr}
 8014fe8:	eb01 0402 	add.w	r4, r1, r2
 8014fec:	d902      	bls.n	8014ff4 <memmove+0x10>
 8014fee:	4284      	cmp	r4, r0
 8014ff0:	4623      	mov	r3, r4
 8014ff2:	d807      	bhi.n	8015004 <memmove+0x20>
 8014ff4:	1e43      	subs	r3, r0, #1
 8014ff6:	42a1      	cmp	r1, r4
 8014ff8:	d008      	beq.n	801500c <memmove+0x28>
 8014ffa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014ffe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015002:	e7f8      	b.n	8014ff6 <memmove+0x12>
 8015004:	4402      	add	r2, r0
 8015006:	4601      	mov	r1, r0
 8015008:	428a      	cmp	r2, r1
 801500a:	d100      	bne.n	801500e <memmove+0x2a>
 801500c:	bd10      	pop	{r4, pc}
 801500e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015012:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015016:	e7f7      	b.n	8015008 <memmove+0x24>

08015018 <_sbrk_r>:
 8015018:	b538      	push	{r3, r4, r5, lr}
 801501a:	4d06      	ldr	r5, [pc, #24]	@ (8015034 <_sbrk_r+0x1c>)
 801501c:	2300      	movs	r3, #0
 801501e:	4604      	mov	r4, r0
 8015020:	4608      	mov	r0, r1
 8015022:	602b      	str	r3, [r5, #0]
 8015024:	f7ed fd34 	bl	8002a90 <_sbrk>
 8015028:	1c43      	adds	r3, r0, #1
 801502a:	d102      	bne.n	8015032 <_sbrk_r+0x1a>
 801502c:	682b      	ldr	r3, [r5, #0]
 801502e:	b103      	cbz	r3, 8015032 <_sbrk_r+0x1a>
 8015030:	6023      	str	r3, [r4, #0]
 8015032:	bd38      	pop	{r3, r4, r5, pc}
 8015034:	24003018 	.word	0x24003018

08015038 <_realloc_r>:
 8015038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801503c:	4607      	mov	r7, r0
 801503e:	4614      	mov	r4, r2
 8015040:	460d      	mov	r5, r1
 8015042:	b921      	cbnz	r1, 801504e <_realloc_r+0x16>
 8015044:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015048:	4611      	mov	r1, r2
 801504a:	f7ff bbc3 	b.w	80147d4 <_malloc_r>
 801504e:	b92a      	cbnz	r2, 801505c <_realloc_r+0x24>
 8015050:	f7ff fb54 	bl	80146fc <_free_r>
 8015054:	4625      	mov	r5, r4
 8015056:	4628      	mov	r0, r5
 8015058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801505c:	f000 f81a 	bl	8015094 <_malloc_usable_size_r>
 8015060:	4284      	cmp	r4, r0
 8015062:	4606      	mov	r6, r0
 8015064:	d802      	bhi.n	801506c <_realloc_r+0x34>
 8015066:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801506a:	d8f4      	bhi.n	8015056 <_realloc_r+0x1e>
 801506c:	4621      	mov	r1, r4
 801506e:	4638      	mov	r0, r7
 8015070:	f7ff fbb0 	bl	80147d4 <_malloc_r>
 8015074:	4680      	mov	r8, r0
 8015076:	b908      	cbnz	r0, 801507c <_realloc_r+0x44>
 8015078:	4645      	mov	r5, r8
 801507a:	e7ec      	b.n	8015056 <_realloc_r+0x1e>
 801507c:	42b4      	cmp	r4, r6
 801507e:	4622      	mov	r2, r4
 8015080:	4629      	mov	r1, r5
 8015082:	bf28      	it	cs
 8015084:	4632      	movcs	r2, r6
 8015086:	f7ff fb2b 	bl	80146e0 <memcpy>
 801508a:	4629      	mov	r1, r5
 801508c:	4638      	mov	r0, r7
 801508e:	f7ff fb35 	bl	80146fc <_free_r>
 8015092:	e7f1      	b.n	8015078 <_realloc_r+0x40>

08015094 <_malloc_usable_size_r>:
 8015094:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015098:	1f18      	subs	r0, r3, #4
 801509a:	2b00      	cmp	r3, #0
 801509c:	bfbc      	itt	lt
 801509e:	580b      	ldrlt	r3, [r1, r0]
 80150a0:	18c0      	addlt	r0, r0, r3
 80150a2:	4770      	bx	lr

080150a4 <_init>:
 80150a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150a6:	bf00      	nop
 80150a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150aa:	bc08      	pop	{r3}
 80150ac:	469e      	mov	lr, r3
 80150ae:	4770      	bx	lr

080150b0 <_fini>:
 80150b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150b2:	bf00      	nop
 80150b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150b6:	bc08      	pop	{r3}
 80150b8:	469e      	mov	lr, r3
 80150ba:	4770      	bx	lr
