# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.testbench -voptargs="+acc" -do "do pipeline.do; run 105" 
# Start time: 23:38:35 on Nov 21,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopre(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.fetch_decode_register(fast)
# Loading work.floprce(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.decode_execute_register(fast)
# Loading work.floprc(fast)
# Loading work.floprc(fast__1)
# Loading work.floprc(fast__2)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.execute_memory_register(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.flopr(fast__2)
# Loading work.memory_writeback_register(fast)
# Loading work.flopr(fast__3)
# Loading work.forwarding_unit(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# do pipeline.do
#  run 105
# End time: 23:38:44 on Nov 21,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
