{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "69061895",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import cv2 \n",
    "from matplotlib import pyplot as plt\n",
    "import numpy as np\n",
    "import math\n",
    "import time\n",
    "\n",
    "\n",
    "\n",
    "from pynq import Overlay\n",
    "ol = Overlay('/home/xilinx/jupyter_notebooks/joshi_final_project/dma_axis_ip_example.bit')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "3d40a06f",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "application/json": {
       "axi_dma": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0x9c5b7d60>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "axi_dma",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI_LITE",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "10",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0",
         "C_BASEADDR": "0x40400000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x4040FFFF",
         "C_INCLUDE_MM2S": "1",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "64",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "32",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "16",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "26",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "dma_axis_ip_example_axi_dma_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "100000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_TKEEP": "1",
         "HAS_TLAST": "1",
         "HAS_TREADY": "1",
         "HAS_TSTRB": "0",
         "HAS_WSTRB": "0",
         "ID_WIDTH": "0",
         "INSERT_VIP": "0",
         "LAYERED_METADATA": "undef",
         "MAX_BURST_LENGTH": "1",
         "NUM_READ_OUTSTANDING": "2",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "2",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "TDATA_NUM_BYTES": "4",
         "TDEST_WIDTH": "0",
         "TID_WIDTH": "0",
         "TUSER_WIDTH": "0",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "1",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "64",
         "c_m_axi_s2mm_data_width": "32",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "16",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "26",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 1077936128,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.\n"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.\n"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.\nThis bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.\nThis bit is non functional when DMA operates in multichannel mode.\n"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.\n"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "Interrupt on Error Interrupt Enable.\n  0 - Error Interrupt disabled\n  1 - Error Interrupt enabled\n"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled\n"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.\nNote: Setting this value to zero disables the delay timer interrupt.\nNote: This field is ignored when AXI DMA is configured for Direct Register Mode.\n"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.\n"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.\nThis bit is non functional when the multichannel feature is enabled or in Direct Register mode.\n"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Run / Stop control for controlling running and stopping of the DMA channel.\n  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. \n  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.\n  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.\n  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.\n  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.\n"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.\nAXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.\n"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.\n"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts\n"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts\n"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \n"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.\nWriting a 1 to this bit will clear it.   \n0 - No error Interrupt.   \n1 - Error interrupt detected.\n"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.\n"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.\n"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "Interrupt Delay Time Status. Indicates current interrupt delay time value.\nNote: Applicable only when Scatter Gather is enabled.\n"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "Interrupt Threshold Status. Indicates current interrupt threshold value.\nNote: Applicable only when Scatter Gather is enabled.\n"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "DMA Channel Idle. Indicates the state of AXI DMA operations.\nFor Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.\nFor Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.\n"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \n"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "1 - Scatter Gather Enabled\n0 - Scatter Gather not enabled\n"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.\n"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \n"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.\n"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.\nNote: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.\n"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.\nNote: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.\n"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\nIf the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \n"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\nIf the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \n"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). \nBuffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.\n"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.\n"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.\nNote: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.\n"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.\nNote: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.\n"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.\nThis bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode\n"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.\n"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled\n"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled\n"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.\nNote: Setting this value to zero disables the delay timer interrupt.\nNote: Applicable only when Scatter Gather is enabled.\n"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.\nNote: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.\nNote: Applicable only when Scatter Gather is enabled.\n"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.\nThis bit is non functional when DMA is used in multichannel mode.\n"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Run / Stop control for controlling running and stopping of the DMA channel.\n  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. \n  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.\n  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.\n  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.\n  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.\n"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.\nAXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress\n"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.\n"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.\nThis error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.\n"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.\n"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. \n"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.\nWriting a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.\n"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 \nNote: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.\n"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.\n"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "Interrupt Delay Time Status. Indicates current interrupt delay time value.\nNote: Applicable only when Scatter Gather is enabled.\n"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "Interrupt Threshold Status. Indicates current interrupt threshold value.\nNote: Applicable only when Scatter Gather is enabled.\n"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "DMA Channel Idle. Indicates the state of AXI DMA operations.\nFor Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.\nFor Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.\n"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. \n"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.\n"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. \n"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. \n"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.\nAt the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.\nNote: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. \n"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\nIf the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. \nDescriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \n"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\nIf the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \n"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.\n"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.\n"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "gaussianBlur_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0x9c5b7d60>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "gaussianBlur_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "4",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "4",
         "C_S_AXI_CONTROL_BASEADDR": "0x40000000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4000FFFF",
         "Component_Name": "dma_axis_ip_example_gaussianBlur_0_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "100000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_TKEEP": "1",
         "HAS_TLAST": "1",
         "HAS_TREADY": "1",
         "HAS_TSTRB": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "II": "x",
         "INSERT_VIP": "0",
         "LAYERED_METADATA": null,
         "MAX_BURST_LENGTH": "1",
         "NUM_READ_OUTSTANDING": "1",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "1",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "TDATA_NUM_BYTES": "4",
         "TDEST_WIDTH": "6",
         "TID_WIDTH": "5",
         "TUSER_WIDTH": "2",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "clk_period": "10",
         "combinational": "0",
         "latency": "58",
         "machine": "64"
        },
        "phys_addr": 1073741824,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_done'."
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_idle'."
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_ready'."
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_start'."
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signal Register for 'auto_restart'."
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signal Register for 'interrupt'."
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:gaussianBlur:1.0"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0x9c5b7d60>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "ADDR_WIDTH": "32",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "AXI_ARBITRATION_SCHEME": "TDM",
         "BURST_LENGTH": "8",
         "BUSER_WIDTH": "0",
         "CAN_DEBUG": "false",
         "CAS_LATENCY": "11",
         "CAS_WRITE_LATENCY": "11",
         "CLK_DOMAIN": "dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0",
         "CS_ENABLED": "true",
         "CUSTOM_PARTS": null,
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "1",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "dma_axis_ip_example_processing_system7_0_0",
         "DATA_MASK_ENABLED": "true",
         "DATA_WIDTH": "8",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "100000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "1",
         "HAS_CACHE": "1",
         "HAS_LOCK": "1",
         "HAS_PROT": "1",
         "HAS_QOS": "1",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "12",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "16",
         "MEMORY_PART": null,
         "MEMORY_TYPE": "COMPONENTS",
         "MEM_ADDR_MAP": "ROW_COLUMN_BANK",
         "NUM_READ_OUTSTANDING": "8",
         "NUM_READ_THREADS": "4",
         "NUM_WRITE_OUTSTANDING": "8",
         "NUM_WRITE_THREADS": "4",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "650.000000",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.096154",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "125.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "650",
         "PCW_ARMPLL_CTRL_FBDIV": "26",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "100000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1300.000",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "50",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "52",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "2",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "21",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1050.000",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "MIO 16 .. 27",
         "PCW_ENET0_GRP_MDIO_ENABLE": "1",
         "PCW_ENET0_GRP_MDIO_IO": "MIO 52 .. 53",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "8",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "1",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "1",
         "PCW_ENET0_RESET_IO": "MIO 9",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "1",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "Share reset pin",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "1",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "1",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "1",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "1",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "1",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "1",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "5",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "2",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "<Select>",
         "PCW_FTM_CTI_IN1": "<Select>",
         "PCW_FTM_CTI_IN2": "<Select>",
         "PCW_FTM_CTI_IN3": "<Select>",
         "PCW_FTM_CTI_OUT0": "<Select>",
         "PCW_FTM_CTI_OUT1": "<Select>",
         "PCW_FTM_CTI_OUT2": "<Select>",
         "PCW_FTM_CTI_OUT3": "<Select>",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "1",
         "PCW_GPIO_MIO_GPIO_IO": "MIO",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "1",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "20",
         "PCW_IO_IO_PLL_FREQMHZ": "1000.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "inout",
         "PCW_MIO_0_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_0_PULLUP": "enabled",
         "PCW_MIO_0_SLEW": "slow",
         "PCW_MIO_10_DIRECTION": "inout",
         "PCW_MIO_10_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_10_PULLUP": "enabled",
         "PCW_MIO_10_SLEW": "slow",
         "PCW_MIO_11_DIRECTION": "inout",
         "PCW_MIO_11_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_11_PULLUP": "enabled",
         "PCW_MIO_11_SLEW": "slow",
         "PCW_MIO_12_DIRECTION": "inout",
         "PCW_MIO_12_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_12_PULLUP": "enabled",
         "PCW_MIO_12_SLEW": "slow",
         "PCW_MIO_13_DIRECTION": "inout",
         "PCW_MIO_13_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_13_PULLUP": "enabled",
         "PCW_MIO_13_SLEW": "slow",
         "PCW_MIO_14_DIRECTION": "in",
         "PCW_MIO_14_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_14_PULLUP": "enabled",
         "PCW_MIO_14_SLEW": "slow",
         "PCW_MIO_15_DIRECTION": "out",
         "PCW_MIO_15_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_15_PULLUP": "enabled",
         "PCW_MIO_15_SLEW": "slow",
         "PCW_MIO_16_DIRECTION": "out",
         "PCW_MIO_16_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_16_PULLUP": "enabled",
         "PCW_MIO_16_SLEW": "slow",
         "PCW_MIO_17_DIRECTION": "out",
         "PCW_MIO_17_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_17_PULLUP": "enabled",
         "PCW_MIO_17_SLEW": "slow",
         "PCW_MIO_18_DIRECTION": "out",
         "PCW_MIO_18_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_18_PULLUP": "enabled",
         "PCW_MIO_18_SLEW": "slow",
         "PCW_MIO_19_DIRECTION": "out",
         "PCW_MIO_19_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_19_PULLUP": "enabled",
         "PCW_MIO_19_SLEW": "slow",
         "PCW_MIO_1_DIRECTION": "out",
         "PCW_MIO_1_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_1_PULLUP": "enabled",
         "PCW_MIO_1_SLEW": "slow",
         "PCW_MIO_20_DIRECTION": "out",
         "PCW_MIO_20_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_20_PULLUP": "enabled",
         "PCW_MIO_20_SLEW": "slow",
         "PCW_MIO_21_DIRECTION": "out",
         "PCW_MIO_21_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_21_PULLUP": "enabled",
         "PCW_MIO_21_SLEW": "slow",
         "PCW_MIO_22_DIRECTION": "in",
         "PCW_MIO_22_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_22_PULLUP": "enabled",
         "PCW_MIO_22_SLEW": "slow",
         "PCW_MIO_23_DIRECTION": "in",
         "PCW_MIO_23_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_23_PULLUP": "enabled",
         "PCW_MIO_23_SLEW": "slow",
         "PCW_MIO_24_DIRECTION": "in",
         "PCW_MIO_24_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_24_PULLUP": "enabled",
         "PCW_MIO_24_SLEW": "slow",
         "PCW_MIO_25_DIRECTION": "in",
         "PCW_MIO_25_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_25_PULLUP": "enabled",
         "PCW_MIO_25_SLEW": "slow",
         "PCW_MIO_26_DIRECTION": "in",
         "PCW_MIO_26_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_26_PULLUP": "enabled",
         "PCW_MIO_26_SLEW": "slow",
         "PCW_MIO_27_DIRECTION": "in",
         "PCW_MIO_27_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_27_PULLUP": "enabled",
         "PCW_MIO_27_SLEW": "slow",
         "PCW_MIO_28_DIRECTION": "inout",
         "PCW_MIO_28_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_28_PULLUP": "enabled",
         "PCW_MIO_28_SLEW": "slow",
         "PCW_MIO_29_DIRECTION": "in",
         "PCW_MIO_29_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_29_PULLUP": "enabled",
         "PCW_MIO_29_SLEW": "slow",
         "PCW_MIO_2_DIRECTION": "inout",
         "PCW_MIO_2_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_2_PULLUP": "disabled",
         "PCW_MIO_2_SLEW": "slow",
         "PCW_MIO_30_DIRECTION": "out",
         "PCW_MIO_30_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_30_PULLUP": "enabled",
         "PCW_MIO_30_SLEW": "slow",
         "PCW_MIO_31_DIRECTION": "in",
         "PCW_MIO_31_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_31_PULLUP": "enabled",
         "PCW_MIO_31_SLEW": "slow",
         "PCW_MIO_32_DIRECTION": "inout",
         "PCW_MIO_32_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_32_PULLUP": "enabled",
         "PCW_MIO_32_SLEW": "slow",
         "PCW_MIO_33_DIRECTION": "inout",
         "PCW_MIO_33_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_33_PULLUP": "enabled",
         "PCW_MIO_33_SLEW": "slow",
         "PCW_MIO_34_DIRECTION": "inout",
         "PCW_MIO_34_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_34_PULLUP": "enabled",
         "PCW_MIO_34_SLEW": "slow",
         "PCW_MIO_35_DIRECTION": "inout",
         "PCW_MIO_35_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_35_PULLUP": "enabled",
         "PCW_MIO_35_SLEW": "slow",
         "PCW_MIO_36_DIRECTION": "in",
         "PCW_MIO_36_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_36_PULLUP": "enabled",
         "PCW_MIO_36_SLEW": "slow",
         "PCW_MIO_37_DIRECTION": "inout",
         "PCW_MIO_37_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_37_PULLUP": "enabled",
         "PCW_MIO_37_SLEW": "slow",
         "PCW_MIO_38_DIRECTION": "inout",
         "PCW_MIO_38_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_38_PULLUP": "enabled",
         "PCW_MIO_38_SLEW": "slow",
         "PCW_MIO_39_DIRECTION": "inout",
         "PCW_MIO_39_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_39_PULLUP": "enabled",
         "PCW_MIO_39_SLEW": "slow",
         "PCW_MIO_3_DIRECTION": "inout",
         "PCW_MIO_3_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_3_PULLUP": "disabled",
         "PCW_MIO_3_SLEW": "slow",
         "PCW_MIO_40_DIRECTION": "inout",
         "PCW_MIO_40_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_40_PULLUP": "enabled",
         "PCW_MIO_40_SLEW": "slow",
         "PCW_MIO_41_DIRECTION": "inout",
         "PCW_MIO_41_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_41_PULLUP": "enabled",
         "PCW_MIO_41_SLEW": "slow",
         "PCW_MIO_42_DIRECTION": "inout",
         "PCW_MIO_42_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_42_PULLUP": "enabled",
         "PCW_MIO_42_SLEW": "slow",
         "PCW_MIO_43_DIRECTION": "inout",
         "PCW_MIO_43_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_43_PULLUP": "enabled",
         "PCW_MIO_43_SLEW": "slow",
         "PCW_MIO_44_DIRECTION": "inout",
         "PCW_MIO_44_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_44_PULLUP": "enabled",
         "PCW_MIO_44_SLEW": "slow",
         "PCW_MIO_45_DIRECTION": "inout",
         "PCW_MIO_45_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_45_PULLUP": "enabled",
         "PCW_MIO_45_SLEW": "slow",
         "PCW_MIO_46_DIRECTION": "out",
         "PCW_MIO_46_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_46_PULLUP": "enabled",
         "PCW_MIO_46_SLEW": "slow",
         "PCW_MIO_47_DIRECTION": "in",
         "PCW_MIO_47_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_47_PULLUP": "enabled",
         "PCW_MIO_47_SLEW": "slow",
         "PCW_MIO_48_DIRECTION": "inout",
         "PCW_MIO_48_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_48_PULLUP": "enabled",
         "PCW_MIO_48_SLEW": "slow",
         "PCW_MIO_49_DIRECTION": "inout",
         "PCW_MIO_49_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_49_PULLUP": "enabled",
         "PCW_MIO_49_SLEW": "slow",
         "PCW_MIO_4_DIRECTION": "inout",
         "PCW_MIO_4_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_4_PULLUP": "disabled",
         "PCW_MIO_4_SLEW": "slow",
         "PCW_MIO_50_DIRECTION": "inout",
         "PCW_MIO_50_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_50_PULLUP": "enabled",
         "PCW_MIO_50_SLEW": "slow",
         "PCW_MIO_51_DIRECTION": "inout",
         "PCW_MIO_51_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_51_PULLUP": "enabled",
         "PCW_MIO_51_SLEW": "slow",
         "PCW_MIO_52_DIRECTION": "out",
         "PCW_MIO_52_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_52_PULLUP": "enabled",
         "PCW_MIO_52_SLEW": "slow",
         "PCW_MIO_53_DIRECTION": "inout",
         "PCW_MIO_53_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_53_PULLUP": "enabled",
         "PCW_MIO_53_SLEW": "slow",
         "PCW_MIO_5_DIRECTION": "inout",
         "PCW_MIO_5_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_5_PULLUP": "disabled",
         "PCW_MIO_5_SLEW": "slow",
         "PCW_MIO_6_DIRECTION": "out",
         "PCW_MIO_6_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_6_PULLUP": "disabled",
         "PCW_MIO_6_SLEW": "slow",
         "PCW_MIO_7_DIRECTION": "out",
         "PCW_MIO_7_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_7_PULLUP": "disabled",
         "PCW_MIO_7_SLEW": "slow",
         "PCW_MIO_8_DIRECTION": "out",
         "PCW_MIO_8_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_8_PULLUP": "disabled",
         "PCW_MIO_8_SLEW": "slow",
         "PCW_MIO_9_DIRECTION": "out",
         "PCW_MIO_9_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_9_PULLUP": "enabled",
         "PCW_MIO_9_SLEW": "slow",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0",
         "PCW_MIO_TREE_SIGNALS": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "100",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.279",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.260",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.051",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "-0.006",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "5",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "part0",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 1.8V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "1",
         "PCW_QSPI_GRP_FBCLK_IO": "MIO 8",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "1",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "MIO 1 .. 6",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "5",
         "PCW_QSPI_PERIPHERAL_ENABLE": "1",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "MIO 1 .. 6",
         "PCW_SD0_GRP_CD_ENABLE": "1",
         "PCW_SD0_GRP_CD_IO": "MIO 47",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "1",
         "PCW_SD0_SD0_IO": "MIO 40 .. 45",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "20",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "50",
         "PCW_SDIO_PERIPHERAL_VALID": "1",
         "PCW_SINGLE_QSPI_DATA_MODE": "x4",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "100",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "100",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "1",
         "PCW_UART0_UART0_IO": "MIO 14 .. 15",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "10",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "1",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "525.000000",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.279",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.260",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.085",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.092",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "27.95",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "27.95",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "4096 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "32.14",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "31.12",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "-0.051",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "-0.006",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "32.2",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "31.08",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "16 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "525",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J256M16 RE-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "15",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "40.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.91",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "1",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "1",
         "PCW_USB0_RESET_IO": "MIO 46",
         "PCW_USB0_USB0_IO": "MIO 28 .. 39",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "1",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "Share reset pin",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "1",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "PHASE": "0.0",
         "PROTOCOL": "AXI3",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SLOT": "Single",
         "SUPPORTS_NARROW_BURST": "0",
         "TIMEPERIOD_PS": "1250",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'gaussianBlur_0': {'type': 'xilinx.com:hls:gaussianBlur:1.0',\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '4',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'dma_axis_ip_example_gaussianBlur_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '58',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40000000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4000FFFF',\n",
       "   'ADDR_WIDTH': '4',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'FREQ_HZ': '100000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '1',\n",
       "   'NUM_WRITE_OUTSTANDING': '1',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0',\n",
       "   'TDATA_NUM_BYTES': '4',\n",
       "   'TDEST_WIDTH': '6',\n",
       "   'TID_WIDTH': '5',\n",
       "   'TUSER_WIDTH': '2',\n",
       "   'LAYERED_METADATA': None,\n",
       "   'HAS_TREADY': '1',\n",
       "   'HAS_TSTRB': '1',\n",
       "   'HAS_TKEEP': '1',\n",
       "   'HAS_TLAST': '1'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'ap_start'.\"},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_done'.\"},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_idle'.\"},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_ready'.\"},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'auto_restart'.\"},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'interrupt'.\"},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt.'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}}},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0x9c5b7d60>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 1073741824,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'gaussianBlur_0'},\n",
       " 'axi_dma': {'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'Component_Name': 'dma_axis_ip_example_axi_dma_0',\n",
       "   'c_include_sg': '0',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_m_axi_mm2s_data_width': '64',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_addr_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x40400000',\n",
       "   'C_HIGHADDR': '0x4040FFFF',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'FREQ_HZ': '100000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'ADDR_WIDTH': '10',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '0',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '2',\n",
       "   'NUM_WRITE_OUTSTANDING': '2',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0',\n",
       "   'TDATA_NUM_BYTES': '4',\n",
       "   'TDEST_WIDTH': '0',\n",
       "   'TID_WIDTH': '0',\n",
       "   'TUSER_WIDTH': '0',\n",
       "   'HAS_TREADY': '1',\n",
       "   'HAS_TSTRB': '0',\n",
       "   'HAS_TKEEP': '1',\n",
       "   'HAS_TLAST': '1',\n",
       "   'LAYERED_METADATA': 'undef'},\n",
       "  'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Run / Stop control for controlling running and stopping of the DMA channel.\\n  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. \\n  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.\\n  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.\\n  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.\\n  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.\\n'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.\\nAXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.\\n'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.\\nThis bit is non functional when the multichannel feature is enabled or in Direct Register mode.\\n'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.\\nThis bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.\\nThis bit is non functional when DMA operates in multichannel mode.\\n'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled\\n'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.\\n'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Error Interrupt Enable.\\n  0 - Error Interrupt disabled\\n  1 - Error Interrupt enabled\\n'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.\\n'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.\\nNote: Setting this value to zero disables the delay timer interrupt.\\nNote: This field is ignored when AXI DMA is configured for Direct Register Mode.\\n'}}},\n",
       "   'MM2S_DMASR': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.\\n'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Channel Idle. Indicates the state of AXI DMA operations.\\nFor Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.\\nFor Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.\\n'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': '1 - Scatter Gather Enabled\\n0 - Scatter Gather not enabled\\n'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts\\n'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts\\n'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.\\n'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.\\n'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \\n'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \\n'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.\\n'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \\n'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.\\nWriting a 1 to this bit will clear it.   \\n0 - No error Interrupt.   \\n1 - Error interrupt detected.\\n'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Interrupt Threshold Status. Indicates current interrupt threshold value.\\nNote: Applicable only when Scatter Gather is enabled.\\n'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Interrupt Delay Time Status. Indicates current interrupt delay time value.\\nNote: Applicable only when Scatter Gather is enabled.\\n'}}},\n",
       "   'MM2S_CURDESC': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.\\n'}}},\n",
       "   'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.\\n'}}},\n",
       "   'MM2S_TAILDESC': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\\nIf the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \\n'}}},\n",
       "   'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\\nIf the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \\n'}}},\n",
       "   'MM2S_SA': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.\\nNote: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.\\n'}}},\n",
       "   'MM2S_SA_MSB': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.\\nNote: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.\\n'}}},\n",
       "   'MM2S_LENGTH': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.\\n'}}},\n",
       "   'SG_CTL': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.\\n'},\n",
       "     'SG_USER': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.\\n'}}},\n",
       "   'S2MM_DMACR': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Run / Stop control for controlling running and stopping of the DMA channel.\\n  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. \\n  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.\\n  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.\\n  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.\\n  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.\\n'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.\\nAXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress\\n'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.\\nThis bit is non functional when DMA is used in multichannel mode.\\n'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.\\nThis bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode\\n'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled\\n'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.\\n'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled\\n'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.\\nNote: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.\\nNote: Applicable only when Scatter Gather is enabled.\\n'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.\\nNote: Setting this value to zero disables the delay timer interrupt.\\nNote: Applicable only when Scatter Gather is enabled.\\n'}}},\n",
       "   'S2MM_DMASR': {'address_offset': 52,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 \\nNote: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.\\n'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Channel Idle. Indicates the state of AXI DMA operations.\\nFor Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.\\nFor Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.\\n'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.\\n'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.\\nThis error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.\\n'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.\\n'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.\\n'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. \\n'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. \\n'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. \\n'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.\\n'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. \\n'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.\\nWriting a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.\\n'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Interrupt Threshold Status. Indicates current interrupt threshold value.\\nNote: Applicable only when Scatter Gather is enabled.\\n'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Interrupt Delay Time Status. Indicates current interrupt delay time value.\\nNote: Applicable only when Scatter Gather is enabled.\\n'}}},\n",
       "   'S2MM_CURDESC': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). \\nBuffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.\\n'}}},\n",
       "   'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.\\n'}}},\n",
       "   'S2MM_TAILDESC': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\\nIf the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. \\nDescriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \\n'}}},\n",
       "   'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\\nIf the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \\n'}}},\n",
       "   'S2MM_DA': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.\\nNote: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.\\n'}}},\n",
       "   'S2MM_DA_MSB': {'address_offset': 76,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.\\nNote: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.\\n'}}},\n",
       "   'S2MM_LENGTH': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.\\nAt the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.\\nNote: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. \\n'}}}},\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0x9c5b7d60>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 1077936128,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'axi_dma'},\n",
       " 'processing_system7_0': {'type': 'xilinx.com:ip:processing_system7:5.5',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '1',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '525',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '15',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.91',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '40.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.279',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.260',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '32.14',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '31.12',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '32.2',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '31.08',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '27.95',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '27.95',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.279',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.260',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '650',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '650.000000',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '525.000000',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.096154',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '125.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_CLK0_FREQ': '100000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '20',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '10',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '52',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '26',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '20',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '21',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1300.000',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1000.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1050.000',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '1',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '1',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '1',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '100',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '100',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '100',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': '<Select>',\n",
       "   'PCW_FTM_CTI_IN1': '<Select>',\n",
       "   'PCW_FTM_CTI_IN2': '<Select>',\n",
       "   'PCW_FTM_CTI_IN3': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT0': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT1': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT2': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT3': '<Select>',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '1',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '1',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '1',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '1',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '1',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '1',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'part0',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 1.8V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '16 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J256M16 RE-125',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '16 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '4096 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_QSPI_QSPI_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': 'x4',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': 'MIO 8',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_ENET0_ENET0_IO': 'MIO 16 .. 27',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '1',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': 'MIO 52 .. 53',\n",
       "   'PCW_ENET_RESET_ENABLE': '1',\n",
       "   'PCW_ENET_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_ENET0_RESET_ENABLE': '1',\n",
       "   'PCW_ENET0_RESET_IO': 'MIO 9',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_SD0_SD0_IO': 'MIO 40 .. 45',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '1',\n",
       "   'PCW_SD0_GRP_CD_IO': 'MIO 47',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_UART0_UART0_IO': 'MIO 14 .. 15',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_USB0_USB0_IO': 'MIO 28 .. 39',\n",
       "   'PCW_USB_RESET_ENABLE': '1',\n",
       "   'PCW_USB_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_USB0_RESET_ENABLE': '1',\n",
       "   'PCW_USB0_RESET_IO': 'MIO 46',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C_RESET_ENABLE': '1',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '1',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': 'MIO',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': 'enabled',\n",
       "   'PCW_MIO_0_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_0_DIRECTION': 'inout',\n",
       "   'PCW_MIO_0_SLEW': 'slow',\n",
       "   'PCW_MIO_1_PULLUP': 'enabled',\n",
       "   'PCW_MIO_1_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_1_DIRECTION': 'out',\n",
       "   'PCW_MIO_1_SLEW': 'slow',\n",
       "   'PCW_MIO_2_PULLUP': 'disabled',\n",
       "   'PCW_MIO_2_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_2_DIRECTION': 'inout',\n",
       "   'PCW_MIO_2_SLEW': 'slow',\n",
       "   'PCW_MIO_3_PULLUP': 'disabled',\n",
       "   'PCW_MIO_3_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_3_DIRECTION': 'inout',\n",
       "   'PCW_MIO_3_SLEW': 'slow',\n",
       "   'PCW_MIO_4_PULLUP': 'disabled',\n",
       "   'PCW_MIO_4_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_4_DIRECTION': 'inout',\n",
       "   'PCW_MIO_4_SLEW': 'slow',\n",
       "   'PCW_MIO_5_PULLUP': 'disabled',\n",
       "   'PCW_MIO_5_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_5_DIRECTION': 'inout',\n",
       "   'PCW_MIO_5_SLEW': 'slow',\n",
       "   'PCW_MIO_6_PULLUP': 'disabled',\n",
       "   'PCW_MIO_6_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_6_DIRECTION': 'out',\n",
       "   'PCW_MIO_6_SLEW': 'slow',\n",
       "   'PCW_MIO_7_PULLUP': 'disabled',\n",
       "   'PCW_MIO_7_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_7_DIRECTION': 'out',\n",
       "   'PCW_MIO_7_SLEW': 'slow',\n",
       "   'PCW_MIO_8_PULLUP': 'disabled',\n",
       "   'PCW_MIO_8_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_8_DIRECTION': 'out',\n",
       "   'PCW_MIO_8_SLEW': 'slow',\n",
       "   'PCW_MIO_9_PULLUP': 'enabled',\n",
       "   'PCW_MIO_9_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_9_DIRECTION': 'out',\n",
       "   'PCW_MIO_9_SLEW': 'slow',\n",
       "   'PCW_MIO_10_PULLUP': 'enabled',\n",
       "   'PCW_MIO_10_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_10_DIRECTION': 'inout',\n",
       "   'PCW_MIO_10_SLEW': 'slow',\n",
       "   'PCW_MIO_11_PULLUP': 'enabled',\n",
       "   'PCW_MIO_11_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_11_DIRECTION': 'inout',\n",
       "   'PCW_MIO_11_SLEW': 'slow',\n",
       "   'PCW_MIO_12_PULLUP': 'enabled',\n",
       "   'PCW_MIO_12_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_12_DIRECTION': 'inout',\n",
       "   'PCW_MIO_12_SLEW': 'slow',\n",
       "   'PCW_MIO_13_PULLUP': 'enabled',\n",
       "   'PCW_MIO_13_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_13_DIRECTION': 'inout',\n",
       "   'PCW_MIO_13_SLEW': 'slow',\n",
       "   'PCW_MIO_14_PULLUP': 'enabled',\n",
       "   'PCW_MIO_14_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_14_DIRECTION': 'in',\n",
       "   'PCW_MIO_14_SLEW': 'slow',\n",
       "   'PCW_MIO_15_PULLUP': 'enabled',\n",
       "   'PCW_MIO_15_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_15_DIRECTION': 'out',\n",
       "   'PCW_MIO_15_SLEW': 'slow',\n",
       "   'PCW_MIO_16_PULLUP': 'enabled',\n",
       "   'PCW_MIO_16_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_16_DIRECTION': 'out',\n",
       "   'PCW_MIO_16_SLEW': 'slow',\n",
       "   'PCW_MIO_17_PULLUP': 'enabled',\n",
       "   'PCW_MIO_17_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_17_DIRECTION': 'out',\n",
       "   'PCW_MIO_17_SLEW': 'slow',\n",
       "   'PCW_MIO_18_PULLUP': 'enabled',\n",
       "   'PCW_MIO_18_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_18_DIRECTION': 'out',\n",
       "   'PCW_MIO_18_SLEW': 'slow',\n",
       "   'PCW_MIO_19_PULLUP': 'enabled',\n",
       "   'PCW_MIO_19_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_19_DIRECTION': 'out',\n",
       "   'PCW_MIO_19_SLEW': 'slow',\n",
       "   'PCW_MIO_20_PULLUP': 'enabled',\n",
       "   'PCW_MIO_20_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_20_DIRECTION': 'out',\n",
       "   'PCW_MIO_20_SLEW': 'slow',\n",
       "   'PCW_MIO_21_PULLUP': 'enabled',\n",
       "   'PCW_MIO_21_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_21_DIRECTION': 'out',\n",
       "   'PCW_MIO_21_SLEW': 'slow',\n",
       "   'PCW_MIO_22_PULLUP': 'enabled',\n",
       "   'PCW_MIO_22_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_22_DIRECTION': 'in',\n",
       "   'PCW_MIO_22_SLEW': 'slow',\n",
       "   'PCW_MIO_23_PULLUP': 'enabled',\n",
       "   'PCW_MIO_23_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_23_DIRECTION': 'in',\n",
       "   'PCW_MIO_23_SLEW': 'slow',\n",
       "   'PCW_MIO_24_PULLUP': 'enabled',\n",
       "   'PCW_MIO_24_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_24_DIRECTION': 'in',\n",
       "   'PCW_MIO_24_SLEW': 'slow',\n",
       "   'PCW_MIO_25_PULLUP': 'enabled',\n",
       "   'PCW_MIO_25_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_25_DIRECTION': 'in',\n",
       "   'PCW_MIO_25_SLEW': 'slow',\n",
       "   'PCW_MIO_26_PULLUP': 'enabled',\n",
       "   'PCW_MIO_26_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_26_DIRECTION': 'in',\n",
       "   'PCW_MIO_26_SLEW': 'slow',\n",
       "   'PCW_MIO_27_PULLUP': 'enabled',\n",
       "   'PCW_MIO_27_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_27_DIRECTION': 'in',\n",
       "   'PCW_MIO_27_SLEW': 'slow',\n",
       "   'PCW_MIO_28_PULLUP': 'enabled',\n",
       "   'PCW_MIO_28_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_28_DIRECTION': 'inout',\n",
       "   'PCW_MIO_28_SLEW': 'slow',\n",
       "   'PCW_MIO_29_PULLUP': 'enabled',\n",
       "   'PCW_MIO_29_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_29_DIRECTION': 'in',\n",
       "   'PCW_MIO_29_SLEW': 'slow',\n",
       "   'PCW_MIO_30_PULLUP': 'enabled',\n",
       "   'PCW_MIO_30_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_30_DIRECTION': 'out',\n",
       "   'PCW_MIO_30_SLEW': 'slow',\n",
       "   'PCW_MIO_31_PULLUP': 'enabled',\n",
       "   'PCW_MIO_31_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_31_DIRECTION': 'in',\n",
       "   'PCW_MIO_31_SLEW': 'slow',\n",
       "   'PCW_MIO_32_PULLUP': 'enabled',\n",
       "   'PCW_MIO_32_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_32_DIRECTION': 'inout',\n",
       "   'PCW_MIO_32_SLEW': 'slow',\n",
       "   'PCW_MIO_33_PULLUP': 'enabled',\n",
       "   'PCW_MIO_33_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_33_DIRECTION': 'inout',\n",
       "   'PCW_MIO_33_SLEW': 'slow',\n",
       "   'PCW_MIO_34_PULLUP': 'enabled',\n",
       "   'PCW_MIO_34_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_34_DIRECTION': 'inout',\n",
       "   'PCW_MIO_34_SLEW': 'slow',\n",
       "   'PCW_MIO_35_PULLUP': 'enabled',\n",
       "   'PCW_MIO_35_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_35_DIRECTION': 'inout',\n",
       "   'PCW_MIO_35_SLEW': 'slow',\n",
       "   'PCW_MIO_36_PULLUP': 'enabled',\n",
       "   'PCW_MIO_36_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_36_DIRECTION': 'in',\n",
       "   'PCW_MIO_36_SLEW': 'slow',\n",
       "   'PCW_MIO_37_PULLUP': 'enabled',\n",
       "   'PCW_MIO_37_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_37_DIRECTION': 'inout',\n",
       "   'PCW_MIO_37_SLEW': 'slow',\n",
       "   'PCW_MIO_38_PULLUP': 'enabled',\n",
       "   'PCW_MIO_38_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_38_DIRECTION': 'inout',\n",
       "   'PCW_MIO_38_SLEW': 'slow',\n",
       "   'PCW_MIO_39_PULLUP': 'enabled',\n",
       "   'PCW_MIO_39_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_39_DIRECTION': 'inout',\n",
       "   'PCW_MIO_39_SLEW': 'slow',\n",
       "   'PCW_MIO_40_PULLUP': 'enabled',\n",
       "   'PCW_MIO_40_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_40_DIRECTION': 'inout',\n",
       "   'PCW_MIO_40_SLEW': 'slow',\n",
       "   'PCW_MIO_41_PULLUP': 'enabled',\n",
       "   'PCW_MIO_41_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_41_DIRECTION': 'inout',\n",
       "   'PCW_MIO_41_SLEW': 'slow',\n",
       "   'PCW_MIO_42_PULLUP': 'enabled',\n",
       "   'PCW_MIO_42_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_42_DIRECTION': 'inout',\n",
       "   'PCW_MIO_42_SLEW': 'slow',\n",
       "   'PCW_MIO_43_PULLUP': 'enabled',\n",
       "   'PCW_MIO_43_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_43_DIRECTION': 'inout',\n",
       "   'PCW_MIO_43_SLEW': 'slow',\n",
       "   'PCW_MIO_44_PULLUP': 'enabled',\n",
       "   'PCW_MIO_44_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_44_DIRECTION': 'inout',\n",
       "   'PCW_MIO_44_SLEW': 'slow',\n",
       "   'PCW_MIO_45_PULLUP': 'enabled',\n",
       "   'PCW_MIO_45_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_45_DIRECTION': 'inout',\n",
       "   'PCW_MIO_45_SLEW': 'slow',\n",
       "   'PCW_MIO_46_PULLUP': 'enabled',\n",
       "   'PCW_MIO_46_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_46_DIRECTION': 'out',\n",
       "   'PCW_MIO_46_SLEW': 'slow',\n",
       "   'PCW_MIO_47_PULLUP': 'enabled',\n",
       "   'PCW_MIO_47_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_47_DIRECTION': 'in',\n",
       "   'PCW_MIO_47_SLEW': 'slow',\n",
       "   'PCW_MIO_48_PULLUP': 'enabled',\n",
       "   'PCW_MIO_48_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_48_DIRECTION': 'inout',\n",
       "   'PCW_MIO_48_SLEW': 'slow',\n",
       "   'PCW_MIO_49_PULLUP': 'enabled',\n",
       "   'PCW_MIO_49_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_49_DIRECTION': 'inout',\n",
       "   'PCW_MIO_49_SLEW': 'slow',\n",
       "   'PCW_MIO_50_PULLUP': 'enabled',\n",
       "   'PCW_MIO_50_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_50_DIRECTION': 'inout',\n",
       "   'PCW_MIO_50_SLEW': 'slow',\n",
       "   'PCW_MIO_51_PULLUP': 'enabled',\n",
       "   'PCW_MIO_51_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_51_DIRECTION': 'inout',\n",
       "   'PCW_MIO_51_SLEW': 'slow',\n",
       "   'PCW_MIO_52_PULLUP': 'enabled',\n",
       "   'PCW_MIO_52_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_52_DIRECTION': 'out',\n",
       "   'PCW_MIO_52_SLEW': 'slow',\n",
       "   'PCW_MIO_53_PULLUP': 'enabled',\n",
       "   'PCW_MIO_53_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_53_DIRECTION': 'inout',\n",
       "   'PCW_MIO_53_SLEW': 'slow',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'dma_axis_ip_example_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x00000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF',\n",
       "   'CAN_DEBUG': 'false',\n",
       "   'TIMEPERIOD_PS': '1250',\n",
       "   'MEMORY_TYPE': 'COMPONENTS',\n",
       "   'MEMORY_PART': None,\n",
       "   'DATA_WIDTH': '8',\n",
       "   'CS_ENABLED': 'true',\n",
       "   'DATA_MASK_ENABLED': 'true',\n",
       "   'SLOT': 'Single',\n",
       "   'CUSTOM_PARTS': None,\n",
       "   'MEM_ADDR_MAP': 'ROW_COLUMN_BANK',\n",
       "   'BURST_LENGTH': '8',\n",
       "   'AXI_ARBITRATION_SCHEME': 'TDM',\n",
       "   'CAS_LATENCY': '11',\n",
       "   'CAS_WRITE_LATENCY': '11',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_WRITE_OUTSTANDING': '8',\n",
       "   'NUM_READ_OUTSTANDING': '8',\n",
       "   'PROTOCOL': 'AXI3',\n",
       "   'FREQ_HZ': '100000000',\n",
       "   'ID_WIDTH': '12',\n",
       "   'ADDR_WIDTH': '32',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '1',\n",
       "   'HAS_LOCK': '1',\n",
       "   'HAS_PROT': '1',\n",
       "   'HAS_CACHE': '1',\n",
       "   'HAS_QOS': '1',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'MAX_BURST_LENGTH': '16',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0',\n",
       "   'NUM_READ_THREADS': '4',\n",
       "   'NUM_WRITE_THREADS': '4',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0'},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0x9c5b7d60>}}"
      ]
     },
     "execution_count": 2,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol?\n",
    "ol.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "825eda5f",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "ol.gaussianBlur_0?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "370d6d17",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "dma = ol.axi_dma\n",
    "dma_send = ol.axi_dma.sendchannel\n",
    "dma_recv = ol.axi_dma.recvchannel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "c72a9334",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "RegisterMap {\n",
       "  CTRL = Register(AP_START=1, AP_DONE=0, AP_IDLE=0, AP_READY=0, RESERVED_1=0, AUTO_RESTART=1, RESERVED_2=0, INTERRUPT=0, RESERVED_3=0),\n",
       "  GIER = Register(Enable=0, RESERVED=0),\n",
       "  IP_IER = Register(CHAN0_INT_EN=0, CHAN1_INT_EN=0, RESERVED_0=0),\n",
       "  IP_ISR = Register(CHAN0_INT_ST=0, CHAN1_INT_ST=0, RESERVED_0=0)\n",
       "}"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_ip = ol.gaussianBlur_0\n",
    "CONTROL_REGISTER = 0x0\n",
    "hls_ip.write(CONTROL_REGISTER, 0x81)\n",
    "hls_ip.register_map"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "fb43fa50",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# Creates the kernels\n",
    "def getGaussianKernels(size, sigma = 1):\n",
    "    kernel = [[0] * size for _ in range(size)]\n",
    "    center = size // 2\n",
    "\n",
    "    total = 0\n",
    "    for x in range(size):\n",
    "        for y in range(size):\n",
    "            kernel[x][y] = math.exp(-((x - center)**2 + (y - center)**2) / (2 * sigma**2))\n",
    "            total += kernel[x][y]\n",
    "\n",
    "    # Normalize the kernel\n",
    "    for x in range(size):\n",
    "        for y in range(size):\n",
    "            kernel[x][y] /= total\n",
    "\n",
    "    print(kernel)\n",
    "\n",
    "    return kernel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "cff9ac77",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "def importImages(name):\n",
    "\n",
    "    image_info = {}\n",
    "    \n",
    "    # original_image = cv2.imread('cameraman.jpg')\n",
    "    noisy_image = cv2.imread(name)\n",
    "\n",
    "\n",
    "    # cv2.imshow('Image1', original_image)\n",
    "#     cv2.imshow('Input', noisy_image)\n",
    "\n",
    "    height, width, channels = noisy_image.shape\n",
    "\n",
    "    cv2.waitKey(0)\n",
    "    cv2.destroyAllWindows()\n",
    "\n",
    "\n",
    "    image_info['height'] = height\n",
    "    image_info['width'] = width\n",
    "    image_info['channels'] = channels\n",
    "    image_info['image'] = noisy_image # list of list image values\n",
    "\n",
    "\n",
    "    noisy_image = cv2.cvtColor(noisy_image, cv2.COLOR_BGR2GRAY)\n",
    "    image_info['bw_image'] = noisy_image #single string image\n",
    "    \n",
    "    return image_info\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "270882ad",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "def buildImage(pixel_values, dimension, original_image, bw_image):\n",
    "\n",
    "    image_array = np.array(pixel_values).reshape((dimension, dimension))\n",
    "\n",
    "    image_array = np.uint8(image_array)\n",
    "\n",
    "    # Create the image using cv2\n",
    "    final_image = cv2.resize(image_array, (dimension, dimension), interpolation=cv2.INTER_NEAREST)\n",
    "\n",
    "    # Display the image\n",
    "    # cv2.imshow('original input', original_image)\n",
    "#     cv2.imshow('black and white input', bw_image)\n",
    "#     cv2.imshow('Output', final_image)\n",
    "#     cv2.waitKey(0)\n",
    "#     cv2.destroyAllWindows()\n",
    "\n",
    "    return final_image"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "c22d55eb",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "#print images: \n",
    "def printImages(original_image, final_image): \n",
    "    \n",
    "    plt.figure(figsize=(12, 12))  # Set the size of the figure\n",
    "\n",
    "    plt.subplot(1, 2, 1)  # 1 row, 2 columns, plot number 1\n",
    "    plt.imshow(original_image, cmap='gray')\n",
    "    plt.axis('off')  # Turn off axis\n",
    "    plt.title('Original Image')\n",
    "    \n",
    "    plt.subplot(1, 2, 2)  # 1 row, 2 columns, plot number 2\n",
    "    plt.imshow(final_image, cmap='gray')\n",
    "    plt.axis('off')  # Turn off axis\n",
    "    plt.title('Final Image')\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "439c5253",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "def send2Hardware(window):\n",
    "    #converting window mat into string\n",
    "    \n",
    "    dma_arr = []\n",
    "    for i in range(len(window)):\n",
    "        for j in range(len(window)):\n",
    "            dma_arr.append(window[i][j])\n",
    "    \n",
    "    data_size = len(window) * len(window)\n",
    "    input_buffer = allocate(shape=(data_size,), dtype=np.uint32)\n",
    "    for i in range(data_size):\n",
    "        input_buffer[i] = dma_arr[i] \n",
    "        \n",
    "    output_buffer = allocate(shape=(data_size,), dtype=np.uint32)\n",
    "    dma_send.transfer(input_buffer)\n",
    "    dma_recv.transfer(output_buffer)\n",
    "    \n",
    "    sum = output_buffer[0]\n",
    "    \n",
    "    del input_buffer, output_buffer\n",
    "    \n",
    "    print(sum)\n",
    "    return sum\n",
    "\n",
    "\n",
    "\n",
    "# output_lst = []\n",
    "# data_size = 100\n",
    "# input_buffer = allocate(shape=(data_size,), dtype=np.uint32)\n",
    "# for i in range(data_size):\n",
    "#     input_buffer[i] = example_lst[i]\n",
    "# output_buffer = allocate(shape=(data_size,), dtype=np.uint32)\n",
    "# start = time.time()\n",
    "# dma_send.transfer(input_buffer)\n",
    "# dma_recv.transfer(output_buffer)\n",
    "# stop = time.time()\n",
    "\n",
    "# for i in range(data_size):\n",
    "#     output_lst.append(output_buffer[i])\n",
    "\n",
    "# del input_buffer, output_buffer\n",
    "\n",
    "# axi_stream_time = str((stop - start) * 1000)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "01eb0f9a",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "#hardware implementation using set multiplication method. \n",
    "\n",
    "def gaussianBlur(image, kernel):\n",
    "    \n",
    "    down = 0 #determines what the kernel can compute. \n",
    "    up = 0\n",
    "    right = 0 \n",
    "    left = 0\n",
    "    kernel_center = int((len(kernel) - 1)/2)\n",
    "    \n",
    "    window = []\n",
    "    for i in range(len(kernel)):\n",
    "        row = []\n",
    "        \n",
    "        for j in range(len(kernel)):\n",
    "            row.append(0)\n",
    "\n",
    "        window.append(row)\n",
    "    \n",
    "    new_image = []\n",
    "    for row in range(len(image)):\n",
    "        \n",
    "        new_row = []\n",
    "        \n",
    "        for col in range(len(image[row])):\n",
    "            \n",
    "            # reinitializes the value of the sum to 0\n",
    "            sum = 0\n",
    "            \n",
    "            #center\n",
    "            window[kernel_center][kernel_center] = image[row][col]\n",
    "\n",
    "            # check down\n",
    "            if((row + 1) >= len(image)):\n",
    "                down = 0 \n",
    "            else:\n",
    "                for i in range(kernel_center, 0-1, -1):\n",
    "                    if (row + i < len(image)):\n",
    "                        down = i\n",
    "                        break\n",
    "                for i in range(down):\n",
    "                    window[kernel_center + i + 1][kernel_center] = image[row + i + 1][col]\n",
    "                \n",
    "\n",
    "            # check up\n",
    "            if((row - 1) < 0):\n",
    "                up = 0\n",
    "            else:\n",
    "                for i in range(kernel_center, 0-1, -1):\n",
    "                    if (row - i >= 0):\n",
    "                        up = i\n",
    "                        break\n",
    "                for i in range(up):\n",
    "                    window[kernel_center - i - 1][kernel_center] = image[row - i - 1][col]\n",
    "\n",
    "\n",
    "            # check right\n",
    "            if((col+1) >= len(image[row])):\n",
    "                right = 0\n",
    "            else:\n",
    "                for i in range(kernel_center, 0-1, -1):\n",
    "                    if (col + i < len(image[row])):\n",
    "                        right = i\n",
    "                        break\n",
    "                for i in range(right):\n",
    "                    window[kernel_center][kernel_center + i + 1] = image[row][col + i + 1]\n",
    "\n",
    "\n",
    "            # check left\n",
    "            if((col-1) < 0):\n",
    "                left = 0\n",
    "            else:\n",
    "                for i in range(kernel_center, 0-1, -1):\n",
    "                    if((col - i) >= 0):\n",
    "                        left = i\n",
    "                        break\n",
    "                for i in range(left):\n",
    "                    window[kernel_center][kernel_center - i - 1] = image[row][col - i - 1]\n",
    "\n",
    "\n",
    "            #bottom right square \n",
    "            if (down > 0) and (right > 0):\n",
    "                for i in range(down):\n",
    "                    for j in range(right):\n",
    "                        window[kernel_center + i + 1][kernel_center + j + 1] = image[row + i + 1][col + j + 1]\n",
    "\n",
    "\n",
    "            #bottom left square \n",
    "            if (down > 0) and (left > 0):\n",
    "                for i in range(down):\n",
    "                    for j in range(left):\n",
    "                        window[kernel_center + i + 1][kernel_center - j - 1] = image[row + i + 1][col - j - 1]\n",
    "\n",
    "\n",
    "            #top right square \n",
    "            if (up > 0) and (right > 0):\n",
    "                for i in range(up):\n",
    "                    for j in range(right):\n",
    "                        window[kernel_center - i - 1][kernel_center + j + 1] = image[row - i - 1][col + j + 1]\n",
    "\n",
    "\n",
    "            #top left square \n",
    "            if (up > 0) and (left > 0):\n",
    "                for i in range(up):\n",
    "                    for j in range(left):\n",
    "                        window[kernel_center - i - 1][kernel_center - j - 1] = image[row - i - 1][col - j - 1]\n",
    "\n",
    "\n",
    "            \n",
    "            new_row.append(send2Hardware(window)) \n",
    "\n",
    "#             print(\"pixel \" + str(row) + \" \" + str(col) + \" complete\")\n",
    "\n",
    "\n",
    "        new_image.append(new_row) # per row\n",
    "        del new_row\n",
    "\n",
    "\n",
    "    return new_image"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "c646b26f",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# grabs images\n",
    "image_info = importImages('barb_noisy.jpg')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "a24e6bf6",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[[0.0751136079541115, 0.12384140315297394, 0.0751136079541115], [0.12384140315297394, 0.20417995557165805, 0.12384140315297394], [0.0751136079541115, 0.12384140315297394, 0.0751136079541115]]\n"
     ]
    }
   ],
   "source": [
    "# gets the gaussian kernel\n",
    "image_info['kernel'] = getGaussianKernels(3, 1) # increasing the size of the kernel from 5 to 7 will drastically increase time"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "cb4c5786",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "69\n",
      "pixel 0 0 complete\n",
      "100\n",
      "pixel 0 1 complete\n",
      "118\n",
      "pixel 0 2 complete\n",
      "134\n",
      "pixel 0 3 complete\n",
      "127\n",
      "pixel 0 4 complete\n",
      "108\n",
      "pixel 0 5 complete\n",
      "95\n",
      "pixel 0 6 complete\n",
      "84\n",
      "pixel 0 7 complete\n",
      "76\n",
      "pixel 0 8 complete\n",
      "76\n",
      "pixel 0 9 complete\n",
      "80\n",
      "pixel 0 10 complete\n",
      "80\n",
      "pixel 0 11 complete\n",
      "77\n",
      "pixel 0 12 complete\n",
      "70\n",
      "pixel 0 13 complete\n",
      "65\n",
      "pixel 0 14 complete\n",
      "61\n",
      "pixel 0 15 complete\n",
      "50\n",
      "pixel 0 16 complete\n",
      "47\n",
      "pixel 0 17 complete\n",
      "56\n",
      "pixel 0 18 complete\n",
      "59\n",
      "pixel 0 19 complete\n",
      "56\n",
      "pixel 0 20 complete\n",
      "55\n",
      "pixel 0 21 complete\n",
      "56\n",
      "pixel 0 22 complete\n",
      "58\n",
      "pixel 0 23 complete\n",
      "63\n",
      "pixel 0 24 complete\n",
      "59\n",
      "pixel 0 25 complete\n",
      "57\n",
      "pixel 0 26 complete\n",
      "59\n",
      "pixel 0 27 complete\n",
      "63\n",
      "pixel 0 28 complete\n",
      "73\n",
      "pixel 0 29 complete\n",
      "89\n",
      "pixel 0 30 complete\n",
      "105\n",
      "pixel 0 31 complete\n",
      "111\n",
      "pixel 0 32 complete\n",
      "116\n",
      "pixel 0 33 complete\n",
      "114\n",
      "pixel 0 34 complete\n",
      "110\n",
      "pixel 0 35 complete\n",
      "112\n",
      "pixel 0 36 complete\n",
      "121\n",
      "pixel 0 37 complete\n",
      "119\n",
      "pixel 0 38 complete\n",
      "119\n",
      "pixel 0 39 complete\n",
      "129\n",
      "pixel 0 40 complete\n",
      "135\n",
      "pixel 0 41 complete\n",
      "124\n",
      "pixel 0 42 complete\n",
      "118\n",
      "pixel 0 43 complete\n",
      "124\n",
      "pixel 0 44 complete\n",
      "131\n",
      "pixel 0 45 complete\n",
      "131\n",
      "pixel 0 46 complete\n",
      "128\n",
      "pixel 0 47 complete\n",
      "123\n",
      "pixel 0 48 complete\n",
      "118\n",
      "pixel 0 49 complete\n",
      "114\n",
      "pixel 0 50 complete\n",
      "111\n",
      "pixel 0 51 complete\n",
      "101\n",
      "pixel 0 52 complete\n",
      "82\n",
      "pixel 0 53 complete\n",
      "68\n",
      "pixel 0 54 complete\n",
      "59\n",
      "pixel 0 55 complete\n",
      "57\n",
      "pixel 0 56 complete\n",
      "58\n",
      "pixel 0 57 complete\n",
      "61\n",
      "pixel 0 58 complete\n",
      "65\n",
      "pixel 0 59 complete\n",
      "72\n",
      "pixel 0 60 complete\n",
      "65\n",
      "pixel 0 61 complete\n",
      "56\n",
      "pixel 0 62 complete\n",
      "54\n",
      "pixel 0 63 complete\n",
      "58\n",
      "pixel 0 64 complete\n",
      "61\n",
      "pixel 0 65 complete\n",
      "68\n",
      "pixel 0 66 complete\n",
      "85\n",
      "pixel 0 67 complete\n",
      "102\n",
      "pixel 0 68 complete\n",
      "108\n",
      "pixel 0 69 complete\n",
      "109\n",
      "pixel 0 70 complete\n",
      "116\n",
      "pixel 0 71 complete\n",
      "122\n",
      "pixel 0 72 complete\n",
      "125\n",
      "pixel 0 73 complete\n",
      "125\n",
      "pixel 0 74 complete\n",
      "130\n",
      "pixel 0 75 complete\n",
      "135\n",
      "pixel 0 76 complete\n",
      "132\n",
      "pixel 0 77 complete\n",
      "132\n",
      "pixel 0 78 complete\n",
      "139\n",
      "pixel 0 79 complete\n",
      "135\n",
      "pixel 0 80 complete\n",
      "110\n",
      "pixel 0 81 complete\n",
      "87\n",
      "pixel 0 82 complete\n",
      "78\n",
      "pixel 0 83 complete\n",
      "81\n",
      "pixel 0 84 complete\n",
      "79\n",
      "pixel 0 85 complete\n",
      "83\n",
      "pixel 0 86 complete\n",
      "97\n",
      "pixel 0 87 complete\n",
      "112\n",
      "pixel 0 88 complete\n",
      "122\n",
      "pixel 0 89 complete\n",
      "122\n",
      "pixel 0 90 complete\n",
      "117\n",
      "pixel 0 91 complete\n",
      "116\n",
      "pixel 0 92 complete\n",
      "110\n",
      "pixel 0 93 complete\n",
      "105\n",
      "pixel 0 94 complete\n",
      "110\n",
      "pixel 0 95 complete\n",
      "113\n",
      "pixel 0 96 complete\n",
      "111\n",
      "pixel 0 97 complete\n",
      "100\n",
      "pixel 0 98 complete\n",
      "93\n",
      "pixel 0 99 complete\n",
      "96\n",
      "pixel 0 100 complete\n",
      "106\n",
      "pixel 0 101 complete\n",
      "107\n",
      "pixel 0 102 complete\n",
      "111\n",
      "pixel 0 103 complete\n",
      "110\n",
      "pixel 0 104 complete\n",
      "117\n",
      "pixel 0 105 complete\n",
      "121\n",
      "pixel 0 106 complete\n",
      "121\n",
      "pixel 0 107 complete\n",
      "113\n",
      "pixel 0 108 complete\n",
      "109\n",
      "pixel 0 109 complete\n",
      "102\n",
      "pixel 0 110 complete\n",
      "106\n",
      "pixel 0 111 complete\n",
      "105\n",
      "pixel 0 112 complete\n",
      "103\n",
      "pixel 0 113 complete\n",
      "103\n",
      "pixel 0 114 complete\n",
      "107\n",
      "pixel 0 115 complete\n",
      "106\n",
      "pixel 0 116 complete\n",
      "112\n",
      "pixel 0 117 complete\n",
      "112\n",
      "pixel 0 118 complete\n",
      "101\n",
      "pixel 0 119 complete\n",
      "94\n",
      "pixel 0 120 complete\n",
      "100\n",
      "pixel 0 121 complete\n",
      "115\n",
      "pixel 0 122 complete\n",
      "125\n",
      "pixel 0 123 complete\n",
      "125\n",
      "pixel 0 124 complete\n",
      "116\n",
      "pixel 0 125 complete\n",
      "108\n",
      "pixel 0 126 complete\n",
      "106\n",
      "pixel 0 127 complete\n",
      "106\n",
      "pixel 0 128 complete\n",
      "107\n",
      "pixel 0 129 complete\n",
      "110\n",
      "pixel 0 130 complete\n",
      "113\n",
      "pixel 0 131 complete\n",
      "114\n",
      "pixel 0 132 complete\n",
      "112\n",
      "pixel 0 133 complete\n",
      "110\n",
      "pixel 0 134 complete\n",
      "104\n",
      "pixel 0 135 complete\n",
      "99\n",
      "pixel 0 136 complete\n",
      "96\n",
      "pixel 0 137 complete\n",
      "101\n",
      "pixel 0 138 complete\n",
      "104\n",
      "pixel 0 139 complete\n",
      "107\n",
      "pixel 0 140 complete\n",
      "111\n",
      "pixel 0 141 complete\n",
      "112\n",
      "pixel 0 142 complete\n",
      "108\n",
      "pixel 0 143 complete\n",
      "101\n",
      "pixel 0 144 complete\n",
      "92\n",
      "pixel 0 145 complete\n",
      "89\n",
      "pixel 0 146 complete\n",
      "105\n",
      "pixel 0 147 complete\n",
      "122\n",
      "pixel 0 148 complete\n",
      "122\n",
      "pixel 0 149 complete\n",
      "105\n",
      "pixel 0 150 complete\n",
      "78\n",
      "pixel 0 151 complete\n",
      "66\n",
      "pixel 0 152 complete\n",
      "63\n",
      "pixel 0 153 complete\n",
      "61\n",
      "pixel 0 154 complete\n",
      "65\n",
      "pixel 0 155 complete\n",
      "75\n",
      "pixel 0 156 complete\n",
      "73\n",
      "pixel 0 157 complete\n",
      "64\n",
      "pixel 0 158 complete\n",
      "64\n",
      "pixel 0 159 complete\n",
      "62\n",
      "pixel 0 160 complete\n",
      "59\n",
      "pixel 0 161 complete\n",
      "61\n",
      "pixel 0 162 complete\n",
      "64\n",
      "pixel 0 163 complete\n",
      "62\n",
      "pixel 0 164 complete\n",
      "62\n",
      "pixel 0 165 complete\n",
      "62\n",
      "pixel 0 166 complete\n",
      "64\n",
      "pixel 0 167 complete\n",
      "73\n",
      "pixel 0 168 complete\n",
      "76\n",
      "pixel 0 169 complete\n",
      "71\n",
      "pixel 0 170 complete\n",
      "71\n",
      "pixel 0 171 complete\n",
      "71\n",
      "pixel 0 172 complete\n",
      "70\n",
      "pixel 0 173 complete\n",
      "65\n",
      "pixel 0 174 complete\n",
      "65\n",
      "pixel 0 175 complete\n",
      "64\n",
      "pixel 0 176 complete\n",
      "63\n",
      "pixel 0 177 complete\n",
      "66\n",
      "pixel 0 178 complete\n",
      "69\n",
      "pixel 0 179 complete\n",
      "69\n",
      "pixel 0 180 complete\n",
      "68\n",
      "pixel 0 181 complete\n",
      "68\n",
      "pixel 0 182 complete\n",
      "69\n",
      "pixel 0 183 complete\n",
      "76\n",
      "pixel 0 184 complete\n",
      "87\n",
      "pixel 0 185 complete\n",
      "92\n",
      "pixel 0 186 complete\n",
      "88\n",
      "pixel 0 187 complete\n",
      "81\n",
      "pixel 0 188 complete\n",
      "78\n",
      "pixel 0 189 complete\n",
      "73\n",
      "pixel 0 190 complete\n",
      "74\n",
      "pixel 0 191 complete\n",
      "81\n",
      "pixel 0 192 complete\n",
      "85\n",
      "pixel 0 193 complete\n",
      "85\n",
      "pixel 0 194 complete\n",
      "85\n",
      "pixel 0 195 complete\n",
      "86\n",
      "pixel 0 196 complete\n",
      "82\n",
      "pixel 0 197 complete\n",
      "76\n",
      "pixel 0 198 complete\n",
      "70\n",
      "pixel 0 199 complete\n",
      "68\n",
      "pixel 0 200 complete\n",
      "68\n",
      "pixel 0 201 complete\n",
      "73\n",
      "pixel 0 202 complete\n",
      "80\n",
      "pixel 0 203 complete\n",
      "80\n",
      "pixel 0 204 complete\n",
      "64\n",
      "pixel 0 205 complete\n",
      "56\n",
      "pixel 0 206 complete\n",
      "64\n",
      "pixel 0 207 complete\n",
      "79\n",
      "pixel 0 208 complete\n",
      "84\n",
      "pixel 0 209 complete\n",
      "82\n",
      "pixel 0 210 complete\n",
      "74\n",
      "pixel 0 211 complete\n",
      "67\n",
      "pixel 0 212 complete\n",
      "67\n",
      "pixel 0 213 complete\n",
      "72\n",
      "pixel 0 214 complete\n",
      "78\n",
      "pixel 0 215 complete\n",
      "81\n",
      "pixel 0 216 complete\n",
      "76\n",
      "pixel 0 217 complete\n",
      "76\n",
      "pixel 0 218 complete\n",
      "94\n",
      "pixel 0 219 complete\n",
      "110\n",
      "pixel 0 220 complete\n",
      "126\n",
      "pixel 0 221 complete\n",
      "144\n",
      "pixel 0 222 complete\n",
      "151\n",
      "pixel 0 223 complete\n",
      "148\n",
      "pixel 0 224 complete\n",
      "149\n",
      "pixel 0 225 complete\n",
      "154\n",
      "pixel 0 226 complete\n",
      "158\n",
      "pixel 0 227 complete\n",
      "159\n",
      "pixel 0 228 complete\n",
      "159\n",
      "pixel 0 229 complete\n",
      "161\n",
      "pixel 0 230 complete\n",
      "149\n",
      "pixel 0 231 complete\n",
      "136\n",
      "pixel 0 232 complete\n",
      "137\n",
      "pixel 0 233 complete\n",
      "139\n",
      "pixel 0 234 complete\n",
      "149\n",
      "pixel 0 235 complete\n",
      "151\n",
      "pixel 0 236 complete\n",
      "144\n",
      "pixel 0 237 complete\n",
      "131\n",
      "pixel 0 238 complete\n",
      "114\n",
      "pixel 0 239 complete\n",
      "90\n",
      "pixel 0 240 complete\n",
      "80\n",
      "pixel 0 241 complete\n",
      "82\n",
      "pixel 0 242 complete\n",
      "80\n",
      "pixel 0 243 complete\n",
      "77\n",
      "pixel 0 244 complete\n",
      "78\n",
      "pixel 0 245 complete\n",
      "71\n",
      "pixel 0 246 complete\n",
      "57\n",
      "pixel 0 247 complete\n",
      "55\n",
      "pixel 0 248 complete\n",
      "71\n",
      "pixel 0 249 complete\n",
      "82\n",
      "pixel 0 250 complete\n",
      "91\n",
      "pixel 0 251 complete\n",
      "96\n",
      "pixel 0 252 complete\n",
      "99\n",
      "pixel 0 253 complete\n",
      "98\n",
      "pixel 0 254 complete\n",
      "90\n",
      "pixel 0 255 complete\n",
      "77\n",
      "pixel 0 256 complete\n",
      "73\n",
      "pixel 0 257 complete\n",
      "77\n",
      "pixel 0 258 complete\n",
      "69\n",
      "pixel 0 259 complete\n",
      "54\n",
      "pixel 0 260 complete\n",
      "60\n",
      "pixel 0 261 complete\n",
      "79\n",
      "pixel 0 262 complete\n",
      "75\n",
      "pixel 0 263 complete\n",
      "54\n",
      "pixel 0 264 complete\n",
      "61\n",
      "pixel 0 265 complete\n",
      "84\n",
      "pixel 0 266 complete\n",
      "94\n",
      "pixel 0 267 complete\n",
      "86\n",
      "pixel 0 268 complete\n",
      "75\n",
      "pixel 0 269 complete\n",
      "76\n",
      "pixel 0 270 complete\n",
      "87\n",
      "pixel 0 271 complete\n",
      "73\n",
      "pixel 0 272 complete\n",
      "44\n",
      "pixel 0 273 complete\n",
      "32\n",
      "pixel 0 274 complete\n",
      "41\n",
      "pixel 0 275 complete\n",
      "54\n",
      "pixel 0 276 complete\n",
      "51\n",
      "pixel 0 277 complete\n",
      "33\n",
      "pixel 0 278 complete\n",
      "19\n",
      "pixel 0 279 complete\n",
      "29\n",
      "pixel 0 280 complete\n",
      "46\n",
      "pixel 0 281 complete\n",
      "57\n",
      "pixel 0 282 complete\n",
      "55\n",
      "pixel 0 283 complete\n",
      "46\n",
      "pixel 0 284 complete\n",
      "43\n",
      "pixel 0 285 complete\n",
      "45\n",
      "pixel 0 286 complete\n",
      "47\n",
      "pixel 0 287 complete\n",
      "51\n",
      "pixel 0 288 complete\n",
      "58\n",
      "pixel 0 289 complete\n",
      "55\n",
      "pixel 0 290 complete\n",
      "45\n",
      "pixel 0 291 complete\n",
      "45\n",
      "pixel 0 292 complete\n",
      "45\n",
      "pixel 0 293 complete\n",
      "43\n",
      "pixel 0 294 complete\n",
      "47\n",
      "pixel 0 295 complete\n",
      "54\n",
      "pixel 0 296 complete\n",
      "50\n",
      "pixel 0 297 complete\n",
      "42\n",
      "pixel 0 298 complete\n",
      "31\n",
      "pixel 0 299 complete\n",
      "36\n",
      "pixel 0 300 complete\n",
      "55\n",
      "pixel 0 301 complete\n",
      "61\n",
      "pixel 0 302 complete\n",
      "46\n",
      "pixel 0 303 complete\n",
      "38\n",
      "pixel 0 304 complete\n",
      "44\n",
      "pixel 0 305 complete\n",
      "59\n",
      "pixel 0 306 complete\n",
      "63\n",
      "pixel 0 307 complete\n",
      "55\n",
      "pixel 0 308 complete\n",
      "45\n",
      "pixel 0 309 complete\n",
      "48\n",
      "pixel 0 310 complete\n",
      "61\n",
      "pixel 0 311 complete\n",
      "79\n",
      "pixel 0 312 complete\n",
      "81\n",
      "pixel 0 313 complete\n",
      "67\n",
      "pixel 0 314 complete\n",
      "52\n",
      "pixel 0 315 complete\n",
      "53\n",
      "pixel 0 316 complete\n",
      "57\n",
      "pixel 0 317 complete\n",
      "74\n",
      "pixel 0 318 complete\n",
      "90\n",
      "pixel 0 319 complete\n",
      "82\n",
      "pixel 0 320 complete\n",
      "59\n",
      "pixel 0 321 complete\n",
      "55\n",
      "pixel 0 322 complete\n",
      "51\n",
      "pixel 0 323 complete\n",
      "50\n",
      "pixel 0 324 complete\n",
      "66\n",
      "pixel 0 325 complete\n",
      "75\n",
      "pixel 0 326 complete\n",
      "55\n",
      "pixel 0 327 complete\n",
      "43\n",
      "pixel 0 328 complete\n",
      "55\n",
      "pixel 0 329 complete\n",
      "69\n",
      "pixel 0 330 complete\n",
      "76\n",
      "pixel 0 331 complete\n",
      "71\n",
      "pixel 0 332 complete\n",
      "60\n",
      "pixel 0 333 complete\n",
      "54\n",
      "pixel 0 334 complete\n",
      "48\n",
      "pixel 0 335 complete\n",
      "40\n",
      "pixel 0 336 complete\n",
      "55\n",
      "pixel 0 337 complete\n",
      "70\n",
      "pixel 0 338 complete\n",
      "72\n",
      "pixel 0 339 complete\n",
      "62\n",
      "pixel 0 340 complete\n",
      "57\n",
      "pixel 0 341 complete\n",
      "54\n",
      "pixel 0 342 complete\n",
      "62\n",
      "pixel 0 343 complete\n",
      "68\n",
      "pixel 0 344 complete\n",
      "70\n",
      "pixel 0 345 complete\n",
      "64\n",
      "pixel 0 346 complete\n",
      "59\n",
      "pixel 0 347 complete\n",
      "53\n",
      "pixel 0 348 complete\n",
      "57\n",
      "pixel 0 349 complete\n",
      "68\n",
      "pixel 0 350 complete\n",
      "70\n",
      "pixel 0 351 complete\n",
      "55\n",
      "pixel 0 352 complete\n",
      "48\n",
      "pixel 0 353 complete\n",
      "53\n",
      "pixel 0 354 complete\n",
      "60\n",
      "pixel 0 355 complete\n",
      "66\n",
      "pixel 0 356 complete\n",
      "79\n",
      "pixel 0 357 complete\n",
      "75\n",
      "pixel 0 358 complete\n",
      "57\n",
      "pixel 0 359 complete\n",
      "51\n",
      "pixel 0 360 complete\n",
      "60\n",
      "pixel 0 361 complete\n",
      "70\n",
      "pixel 0 362 complete\n",
      "77\n",
      "pixel 0 363 complete\n",
      "74\n",
      "pixel 0 364 complete\n",
      "70\n",
      "pixel 0 365 complete\n",
      "64\n",
      "pixel 0 366 complete\n",
      "46\n",
      "pixel 0 367 complete\n",
      "37\n",
      "pixel 0 368 complete\n",
      "47\n",
      "pixel 0 369 complete\n",
      "63\n",
      "pixel 0 370 complete\n",
      "68\n",
      "pixel 0 371 complete\n",
      "52\n",
      "pixel 0 372 complete\n",
      "31\n",
      "pixel 0 373 complete\n",
      "39\n",
      "pixel 0 374 complete\n",
      "61\n",
      "pixel 0 375 complete\n",
      "82\n",
      "pixel 0 376 complete\n",
      "79\n",
      "pixel 0 377 complete\n",
      "50\n",
      "pixel 0 378 complete\n",
      "23\n",
      "pixel 0 379 complete\n",
      "29\n",
      "pixel 0 380 complete\n",
      "52\n",
      "pixel 0 381 complete\n",
      "63\n",
      "pixel 0 382 complete\n",
      "65\n",
      "pixel 0 383 complete\n",
      "54\n",
      "pixel 0 384 complete\n",
      "40\n",
      "pixel 0 385 complete\n",
      "32\n",
      "pixel 0 386 complete\n",
      "36\n",
      "pixel 0 387 complete\n",
      "45\n",
      "pixel 0 388 complete\n",
      "54\n",
      "pixel 0 389 complete\n",
      "63\n",
      "pixel 0 390 complete\n",
      "52\n",
      "pixel 0 391 complete\n",
      "41\n",
      "pixel 0 392 complete\n",
      "39\n",
      "pixel 0 393 complete\n",
      "38\n",
      "pixel 0 394 complete\n",
      "32\n",
      "pixel 0 395 complete\n",
      "37\n",
      "pixel 0 396 complete\n",
      "38\n",
      "pixel 0 397 complete\n",
      "27\n",
      "pixel 0 398 complete\n",
      "20\n",
      "pixel 0 399 complete\n",
      "32\n",
      "pixel 0 400 complete\n",
      "52\n",
      "pixel 0 401 complete\n",
      "62\n",
      "pixel 0 402 complete\n",
      "56\n",
      "pixel 0 403 complete\n",
      "42\n",
      "pixel 0 404 complete\n",
      "24\n",
      "pixel 0 405 complete\n",
      "34\n",
      "pixel 0 406 complete\n",
      "56\n",
      "pixel 0 407 complete\n",
      "60\n",
      "pixel 0 408 complete\n",
      "48\n",
      "pixel 0 409 complete\n",
      "43\n",
      "pixel 0 410 complete\n",
      "44\n",
      "pixel 0 411 complete\n",
      "53\n",
      "pixel 0 412 complete\n",
      "58\n",
      "pixel 0 413 complete\n",
      "55\n",
      "pixel 0 414 complete\n",
      "45\n",
      "pixel 0 415 complete\n",
      "34\n",
      "pixel 0 416 complete\n",
      "37\n",
      "pixel 0 417 complete\n",
      "57\n",
      "pixel 0 418 complete\n",
      "64\n",
      "pixel 0 419 complete\n",
      "53\n",
      "pixel 0 420 complete\n",
      "39\n",
      "pixel 0 421 complete\n",
      "35\n",
      "pixel 0 422 complete\n",
      "41\n",
      "pixel 0 423 complete\n",
      "55\n",
      "pixel 0 424 complete\n",
      "65\n",
      "pixel 0 425 complete\n",
      "60\n",
      "pixel 0 426 complete\n",
      "49\n",
      "pixel 0 427 complete\n",
      "53\n",
      "pixel 0 428 complete\n",
      "74\n",
      "pixel 0 429 complete\n",
      "79\n",
      "pixel 0 430 complete\n",
      "66\n",
      "pixel 0 431 complete\n",
      "50\n",
      "pixel 0 432 complete\n",
      "41\n",
      "pixel 0 433 complete\n",
      "38\n",
      "pixel 0 434 complete\n",
      "54\n",
      "pixel 0 435 complete\n",
      "67\n",
      "pixel 0 436 complete\n",
      "57\n",
      "pixel 0 437 complete\n",
      "43\n",
      "pixel 0 438 complete\n",
      "42\n",
      "pixel 0 439 complete\n",
      "50\n",
      "pixel 0 440 complete\n",
      "53\n",
      "pixel 0 441 complete\n",
      "44\n",
      "pixel 0 442 complete\n",
      "43\n",
      "pixel 0 443 complete\n",
      "50\n",
      "pixel 0 444 complete\n",
      "49\n",
      "pixel 0 445 complete\n",
      "36\n",
      "pixel 0 446 complete\n",
      "32\n",
      "pixel 0 447 complete\n",
      "38\n",
      "pixel 0 448 complete\n",
      "48\n",
      "pixel 0 449 complete\n",
      "55\n",
      "pixel 0 450 complete\n",
      "66\n",
      "pixel 0 451 complete\n",
      "73\n",
      "pixel 0 452 complete\n",
      "67\n",
      "pixel 0 453 complete\n",
      "48\n",
      "pixel 0 454 complete\n",
      "59\n",
      "pixel 0 455 complete\n",
      "91\n",
      "pixel 0 456 complete\n",
      "103\n",
      "pixel 0 457 complete\n",
      "77\n",
      "pixel 0 458 complete\n",
      "75\n",
      "pixel 0 459 complete\n",
      "100\n",
      "pixel 0 460 complete\n",
      "118\n",
      "pixel 0 461 complete\n",
      "127\n",
      "pixel 0 462 complete\n",
      "140\n",
      "pixel 0 463 complete\n",
      "146\n",
      "pixel 0 464 complete\n",
      "138\n",
      "pixel 0 465 complete\n",
      "133\n",
      "pixel 0 466 complete\n",
      "132\n",
      "pixel 0 467 complete\n",
      "133\n",
      "pixel 0 468 complete\n",
      "127\n",
      "pixel 0 469 complete\n",
      "124\n",
      "pixel 0 470 complete\n",
      "121\n",
      "pixel 0 471 complete\n",
      "109\n",
      "pixel 0 472 complete\n",
      "93\n",
      "pixel 0 473 complete\n",
      "90\n",
      "pixel 0 474 complete\n",
      "91\n",
      "pixel 0 475 complete\n",
      "85\n",
      "pixel 0 476 complete\n",
      "83\n",
      "pixel 0 477 complete\n",
      "94\n",
      "pixel 0 478 complete\n",
      "109\n",
      "pixel 0 479 complete\n",
      "116\n",
      "pixel 0 480 complete\n",
      "111\n",
      "pixel 0 481 complete\n",
      "107\n",
      "pixel 0 482 complete\n",
      "105\n",
      "pixel 0 483 complete\n",
      "98\n",
      "pixel 0 484 complete\n",
      "100\n",
      "pixel 0 485 complete\n",
      "112\n",
      "pixel 0 486 complete\n",
      "112\n",
      "pixel 0 487 complete\n",
      "81\n",
      "pixel 0 488 complete\n",
      "46\n",
      "pixel 0 489 complete\n",
      "25\n",
      "pixel 0 490 complete\n",
      "19\n",
      "pixel 0 491 complete\n",
      "11\n",
      "pixel 0 492 complete\n",
      "9\n",
      "pixel 0 493 complete\n",
      "9\n",
      "pixel 0 494 complete\n",
      "6\n",
      "pixel 0 495 complete\n",
      "6\n",
      "pixel 0 496 complete\n",
      "19\n",
      "pixel 0 497 complete\n",
      "41\n",
      "pixel 0 498 complete\n",
      "69\n",
      "pixel 0 499 complete\n",
      "86\n",
      "pixel 0 500 complete\n",
      "85\n",
      "pixel 0 501 complete\n",
      "78\n",
      "pixel 0 502 complete\n",
      "81\n",
      "pixel 0 503 complete\n",
      "82\n",
      "pixel 0 504 complete\n",
      "76\n",
      "pixel 0 505 complete\n",
      "77\n",
      "pixel 0 506 complete\n",
      "85\n",
      "pixel 0 507 complete\n",
      "85\n",
      "pixel 0 508 complete\n",
      "71\n",
      "pixel 0 509 complete\n",
      "68\n",
      "pixel 0 510 complete\n",
      "76\n",
      "pixel 0 511 complete\n",
      "94\n",
      "pixel 1 0 complete\n",
      "111\n",
      "pixel 1 1 complete\n",
      "129\n",
      "pixel 1 2 complete\n",
      "144\n",
      "pixel 1 3 complete\n",
      "134\n",
      "pixel 1 4 complete\n",
      "116\n",
      "pixel 1 5 complete\n",
      "105\n",
      "pixel 1 6 complete\n",
      "99\n",
      "pixel 1 7 complete\n",
      "89\n",
      "pixel 1 8 complete\n",
      "85\n",
      "pixel 1 9 complete\n",
      "92\n",
      "pixel 1 10 complete\n",
      "106\n",
      "pixel 1 11 complete\n",
      "110\n",
      "pixel 1 12 complete\n",
      "99\n",
      "pixel 1 13 complete\n",
      "91\n",
      "pixel 1 14 complete\n",
      "90\n",
      "pixel 1 15 complete\n",
      "81\n",
      "pixel 1 16 complete\n",
      "80\n",
      "pixel 1 17 complete\n",
      "95\n",
      "pixel 1 18 complete\n",
      "96\n",
      "pixel 1 19 complete\n",
      "91\n",
      "pixel 1 20 complete\n",
      "100\n",
      "pixel 1 21 complete\n",
      "114\n",
      "pixel 1 22 complete\n",
      "118\n",
      "pixel 1 23 complete\n",
      "120\n",
      "pixel 1 24 complete\n",
      "113\n",
      "pixel 1 25 complete\n",
      "110\n",
      "pixel 1 26 complete\n",
      "114\n",
      "pixel 1 27 complete\n",
      "118\n",
      "pixel 1 28 complete\n",
      "133\n",
      "pixel 1 29 complete\n",
      "152\n",
      "pixel 1 30 complete\n",
      "170\n",
      "pixel 1 31 complete\n",
      "177\n",
      "pixel 1 32 complete\n",
      "180\n",
      "pixel 1 33 complete\n",
      "173\n",
      "pixel 1 34 complete\n",
      "163\n",
      "pixel 1 35 complete\n",
      "163\n",
      "pixel 1 36 complete\n",
      "171\n",
      "pixel 1 37 complete\n",
      "171\n",
      "pixel 1 38 complete\n",
      "168\n",
      "pixel 1 39 complete\n",
      "179\n",
      "pixel 1 40 complete\n",
      "189\n",
      "pixel 1 41 complete\n",
      "174\n",
      "pixel 1 42 complete\n",
      "158\n",
      "pixel 1 43 complete\n",
      "158\n",
      "pixel 1 44 complete\n",
      "164\n",
      "pixel 1 45 complete\n",
      "162\n",
      "pixel 1 46 complete\n",
      "157\n",
      "pixel 1 47 complete\n",
      "149\n",
      "pixel 1 48 complete\n",
      "131\n",
      "pixel 1 49 complete\n",
      "117\n",
      "pixel 1 50 complete\n",
      "117\n",
      "pixel 1 51 complete\n",
      "115\n",
      "pixel 1 52 complete\n",
      "96\n",
      "pixel 1 53 complete\n",
      "79\n",
      "pixel 1 54 complete\n",
      "65\n",
      "pixel 1 55 complete\n",
      "65\n",
      "pixel 1 56 complete\n",
      "77\n",
      "pixel 1 57 complete\n",
      "89\n",
      "pixel 1 58 complete\n",
      "101\n",
      "pixel 1 59 complete\n",
      "117\n",
      "pixel 1 60 complete\n",
      "117\n",
      "pixel 1 61 complete\n",
      "110\n",
      "pixel 1 62 complete\n",
      "112\n",
      "pixel 1 63 complete\n",
      "118\n",
      "pixel 1 64 complete\n",
      "118\n",
      "pixel 1 65 complete\n",
      "123\n",
      "pixel 1 66 complete\n",
      "144\n",
      "pixel 1 67 complete\n",
      "168\n",
      "pixel 1 68 complete\n",
      "179\n",
      "pixel 1 69 complete\n",
      "173\n",
      "pixel 1 70 complete\n",
      "174\n",
      "pixel 1 71 complete\n",
      "182\n",
      "pixel 1 72 complete\n",
      "182\n",
      "pixel 1 73 complete\n",
      "173\n",
      "pixel 1 74 complete\n",
      "175\n",
      "pixel 1 75 complete\n",
      "183\n",
      "pixel 1 76 complete\n",
      "182\n",
      "pixel 1 77 complete\n",
      "183\n",
      "pixel 1 78 complete\n",
      "188\n",
      "pixel 1 79 complete\n",
      "177\n",
      "pixel 1 80 complete\n",
      "145\n",
      "pixel 1 81 complete\n",
      "114\n",
      "pixel 1 82 complete\n",
      "98\n",
      "pixel 1 83 complete\n",
      "104\n",
      "pixel 1 84 complete\n",
      "113\n",
      "pixel 1 85 complete\n",
      "123\n",
      "pixel 1 86 complete\n",
      "141\n",
      "pixel 1 87 complete\n",
      "160\n",
      "pixel 1 88 complete\n",
      "170\n",
      "pixel 1 89 complete\n",
      "166\n",
      "pixel 1 90 complete\n",
      "156\n",
      "pixel 1 91 complete\n",
      "150\n",
      "pixel 1 92 complete\n",
      "143\n",
      "pixel 1 93 complete\n",
      "144\n",
      "pixel 1 94 complete\n",
      "156\n",
      "pixel 1 95 complete\n",
      "162\n",
      "pixel 1 96 complete\n",
      "160\n",
      "pixel 1 97 complete\n",
      "152\n",
      "pixel 1 98 complete\n",
      "141\n",
      "pixel 1 99 complete\n",
      "137\n",
      "pixel 1 100 complete\n",
      "144\n",
      "pixel 1 101 complete\n",
      "142\n",
      "pixel 1 102 complete\n",
      "140\n",
      "pixel 1 103 complete\n",
      "141\n",
      "pixel 1 104 complete\n",
      "153\n",
      "pixel 1 105 complete\n",
      "160\n",
      "pixel 1 106 complete\n",
      "156\n",
      "pixel 1 107 complete\n",
      "147\n",
      "pixel 1 108 complete\n",
      "147\n",
      "pixel 1 109 complete\n",
      "145\n",
      "pixel 1 110 complete\n",
      "146\n",
      "pixel 1 111 complete\n",
      "144\n",
      "pixel 1 112 complete\n",
      "144\n",
      "pixel 1 113 complete\n",
      "151\n",
      "pixel 1 114 complete\n",
      "157\n",
      "pixel 1 115 complete\n",
      "149\n",
      "pixel 1 116 complete\n",
      "149\n",
      "pixel 1 117 complete\n",
      "149\n",
      "pixel 1 118 complete\n",
      "137\n",
      "pixel 1 119 complete\n",
      "129\n",
      "pixel 1 120 complete\n",
      "135\n",
      "pixel 1 121 complete\n",
      "155\n",
      "pixel 1 122 complete\n",
      "174\n",
      "pixel 1 123 complete\n",
      "176\n",
      "pixel 1 124 complete\n",
      "158\n",
      "pixel 1 125 complete\n",
      "148\n",
      "pixel 1 126 complete\n",
      "147\n",
      "pixel 1 127 complete\n",
      "146\n",
      "pixel 1 128 complete\n",
      "142\n",
      "pixel 1 129 complete\n",
      "151\n",
      "pixel 1 130 complete\n",
      "154\n",
      "pixel 1 131 complete\n",
      "154\n",
      "pixel 1 132 complete\n",
      "149\n",
      "pixel 1 133 complete\n",
      "142\n",
      "pixel 1 134 complete\n",
      "131\n",
      "pixel 1 135 complete\n",
      "132\n",
      "pixel 1 136 complete\n",
      "136\n",
      "pixel 1 137 complete\n",
      "141\n",
      "pixel 1 138 complete\n",
      "145\n",
      "pixel 1 139 complete\n",
      "155\n",
      "pixel 1 140 complete\n",
      "160\n",
      "pixel 1 141 complete\n",
      "155\n",
      "pixel 1 142 complete\n",
      "149\n",
      "pixel 1 143 complete\n",
      "144\n",
      "pixel 1 144 complete\n",
      "130\n",
      "pixel 1 145 complete\n",
      "127\n",
      "pixel 1 146 complete\n",
      "150\n",
      "pixel 1 147 complete\n",
      "168\n",
      "pixel 1 148 complete\n",
      "161\n",
      "pixel 1 149 complete\n",
      "136\n",
      "pixel 1 150 complete\n",
      "105\n",
      "pixel 1 151 complete\n",
      "88\n",
      "pixel 1 152 complete\n",
      "85\n",
      "pixel 1 153 complete\n",
      "85\n",
      "pixel 1 154 complete\n",
      "90\n",
      "pixel 1 155 complete\n",
      "99\n",
      "pixel 1 156 complete\n",
      "97\n",
      "pixel 1 157 complete\n",
      "88\n",
      "pixel 1 158 complete\n",
      "86\n",
      "pixel 1 159 complete\n",
      "85\n",
      "pixel 1 160 complete\n",
      "83\n",
      "pixel 1 161 complete\n",
      "81\n",
      "pixel 1 162 complete\n",
      "78\n",
      "pixel 1 163 complete\n",
      "77\n",
      "pixel 1 164 complete\n",
      "89\n",
      "pixel 1 165 complete\n",
      "96\n",
      "pixel 1 166 complete\n",
      "92\n",
      "pixel 1 167 complete\n",
      "95\n",
      "pixel 1 168 complete\n",
      "100\n",
      "pixel 1 169 complete\n",
      "98\n",
      "pixel 1 170 complete\n",
      "99\n",
      "pixel 1 171 complete\n",
      "102\n",
      "pixel 1 172 complete\n",
      "101\n",
      "pixel 1 173 complete\n",
      "93\n",
      "pixel 1 174 complete\n",
      "86\n",
      "pixel 1 175 complete\n",
      "85\n",
      "pixel 1 176 complete\n",
      "91\n",
      "pixel 1 177 complete\n",
      "97\n",
      "pixel 1 178 complete\n",
      "96\n",
      "pixel 1 179 complete\n",
      "88\n",
      "pixel 1 180 complete\n",
      "76\n",
      "pixel 1 181 complete\n",
      "80\n",
      "pixel 1 182 complete\n",
      "90\n",
      "pixel 1 183 complete\n",
      "102\n",
      "pixel 1 184 complete\n",
      "111\n",
      "pixel 1 185 complete\n",
      "117\n",
      "pixel 1 186 complete\n",
      "110\n",
      "pixel 1 187 complete\n",
      "102\n",
      "pixel 1 188 complete\n",
      "99\n",
      "pixel 1 189 complete\n",
      "95\n",
      "pixel 1 190 complete\n",
      "92\n",
      "pixel 1 191 complete\n",
      "98\n",
      "pixel 1 192 complete\n",
      "107\n",
      "pixel 1 193 complete\n",
      "111\n",
      "pixel 1 194 complete\n",
      "110\n",
      "pixel 1 195 complete\n",
      "111\n",
      "pixel 1 196 complete\n",
      "106\n",
      "pixel 1 197 complete\n",
      "98\n",
      "pixel 1 198 complete\n",
      "93\n",
      "pixel 1 199 complete\n",
      "92\n",
      "pixel 1 200 complete\n",
      "88\n",
      "pixel 1 201 complete\n",
      "93\n",
      "pixel 1 202 complete\n",
      "109\n",
      "pixel 1 203 complete\n",
      "118\n",
      "pixel 1 204 complete\n",
      "104\n",
      "pixel 1 205 complete\n",
      "87\n",
      "pixel 1 206 complete\n",
      "87\n",
      "pixel 1 207 complete\n",
      "102\n",
      "pixel 1 208 complete\n",
      "109\n",
      "pixel 1 209 complete\n",
      "105\n",
      "pixel 1 210 complete\n",
      "98\n",
      "pixel 1 211 complete\n",
      "93\n",
      "pixel 1 212 complete\n",
      "93\n",
      "pixel 1 213 complete\n",
      "96\n",
      "pixel 1 214 complete\n",
      "103\n",
      "pixel 1 215 complete\n",
      "112\n",
      "pixel 1 216 complete\n",
      "113\n",
      "pixel 1 217 complete\n",
      "114\n",
      "pixel 1 218 complete\n",
      "141\n",
      "pixel 1 219 complete\n",
      "172\n",
      "pixel 1 220 complete\n",
      "189\n",
      "pixel 1 221 complete\n",
      "201\n",
      "pixel 1 222 complete\n",
      "202\n",
      "pixel 1 223 complete\n",
      "195\n",
      "pixel 1 224 complete\n",
      "197\n",
      "pixel 1 225 complete\n",
      "204\n",
      "pixel 1 226 complete\n",
      "207\n",
      "pixel 1 227 complete\n",
      "208\n",
      "pixel 1 228 complete\n",
      "212\n",
      "pixel 1 229 complete\n",
      "215\n",
      "pixel 1 230 complete\n",
      "207\n",
      "pixel 1 231 complete\n",
      "195\n",
      "pixel 1 232 complete\n",
      "198\n",
      "pixel 1 233 complete\n",
      "204\n",
      "pixel 1 234 complete\n",
      "212\n",
      "pixel 1 235 complete\n",
      "207\n",
      "pixel 1 236 complete\n",
      "198\n",
      "pixel 1 237 complete\n",
      "179\n",
      "pixel 1 238 complete\n",
      "150\n",
      "pixel 1 239 complete\n",
      "122\n",
      "pixel 1 240 complete\n",
      "110\n",
      "pixel 1 241 complete\n",
      "110\n",
      "pixel 1 242 complete\n",
      "109\n",
      "pixel 1 243 complete\n",
      "112\n",
      "pixel 1 244 complete\n",
      "115\n",
      "pixel 1 245 complete\n",
      "109\n",
      "pixel 1 246 complete\n",
      "93\n",
      "pixel 1 247 complete\n",
      "90\n",
      "pixel 1 248 complete\n",
      "106\n",
      "pixel 1 249 complete\n",
      "110\n",
      "pixel 1 250 complete\n",
      "114\n",
      "pixel 1 251 complete\n",
      "124\n",
      "pixel 1 252 complete\n",
      "136\n",
      "pixel 1 253 complete\n",
      "140\n",
      "pixel 1 254 complete\n",
      "131\n",
      "pixel 1 255 complete\n",
      "116\n",
      "pixel 1 256 complete\n",
      "111\n",
      "pixel 1 257 complete\n",
      "112\n",
      "pixel 1 258 complete\n",
      "94\n",
      "pixel 1 259 complete\n",
      "83\n",
      "pixel 1 260 complete\n",
      "100\n",
      "pixel 1 261 complete\n",
      "121\n",
      "pixel 1 262 complete\n",
      "111\n",
      "pixel 1 263 complete\n",
      "89\n",
      "pixel 1 264 complete\n",
      "111\n",
      "pixel 1 265 complete\n",
      "143\n",
      "pixel 1 266 complete\n",
      "154\n",
      "pixel 1 267 complete\n",
      "135\n",
      "pixel 1 268 complete\n",
      "116\n",
      "pixel 1 269 complete\n",
      "117\n",
      "pixel 1 270 complete\n",
      "124\n",
      "pixel 1 271 complete\n",
      "97\n",
      "pixel 1 272 complete\n",
      "64\n",
      "pixel 1 273 complete\n",
      "61\n",
      "pixel 1 274 complete\n",
      "70\n",
      "pixel 1 275 complete\n",
      "82\n",
      "pixel 1 276 complete\n",
      "80\n",
      "pixel 1 277 complete\n",
      "58\n",
      "pixel 1 278 complete\n",
      "41\n",
      "pixel 1 279 complete\n",
      "49\n",
      "pixel 1 280 complete\n",
      "69\n",
      "pixel 1 281 complete\n",
      "86\n",
      "pixel 1 282 complete\n",
      "83\n",
      "pixel 1 283 complete\n",
      "63\n",
      "pixel 1 284 complete\n",
      "58\n",
      "pixel 1 285 complete\n",
      "70\n",
      "pixel 1 286 complete\n",
      "77\n",
      "pixel 1 287 complete\n",
      "83\n",
      "pixel 1 288 complete\n",
      "85\n",
      "pixel 1 289 complete\n",
      "78\n",
      "pixel 1 290 complete\n",
      "72\n",
      "pixel 1 291 complete\n",
      "67\n",
      "pixel 1 292 complete\n",
      "60\n",
      "pixel 1 293 complete\n",
      "67\n",
      "pixel 1 294 complete\n",
      "79\n",
      "pixel 1 295 complete\n",
      "82\n",
      "pixel 1 296 complete\n",
      "75\n",
      "pixel 1 297 complete\n",
      "70\n",
      "pixel 1 298 complete\n",
      "58\n",
      "pixel 1 299 complete\n",
      "72\n",
      "pixel 1 300 complete\n",
      "98\n",
      "pixel 1 301 complete\n",
      "96\n",
      "pixel 1 302 complete\n",
      "69\n",
      "pixel 1 303 complete\n",
      "62\n",
      "pixel 1 304 complete\n",
      "63\n",
      "pixel 1 305 complete\n",
      "82\n",
      "pixel 1 306 complete\n",
      "94\n",
      "pixel 1 307 complete\n",
      "84\n",
      "pixel 1 308 complete\n",
      "65\n",
      "pixel 1 309 complete\n",
      "66\n",
      "pixel 1 310 complete\n",
      "79\n",
      "pixel 1 311 complete\n",
      "101\n",
      "pixel 1 312 complete\n",
      "109\n",
      "pixel 1 313 complete\n",
      "95\n",
      "pixel 1 314 complete\n",
      "80\n",
      "pixel 1 315 complete\n",
      "79\n",
      "pixel 1 316 complete\n",
      "79\n",
      "pixel 1 317 complete\n",
      "102\n",
      "pixel 1 318 complete\n",
      "129\n",
      "pixel 1 319 complete\n",
      "122\n",
      "pixel 1 320 complete\n",
      "94\n",
      "pixel 1 321 complete\n",
      "86\n",
      "pixel 1 322 complete\n",
      "80\n",
      "pixel 1 323 complete\n",
      "78\n",
      "pixel 1 324 complete\n",
      "100\n",
      "pixel 1 325 complete\n",
      "116\n",
      "pixel 1 326 complete\n",
      "92\n",
      "pixel 1 327 complete\n",
      "69\n",
      "pixel 1 328 complete\n",
      "78\n",
      "pixel 1 329 complete\n",
      "101\n",
      "pixel 1 330 complete\n",
      "113\n",
      "pixel 1 331 complete\n",
      "108\n",
      "pixel 1 332 complete\n",
      "99\n",
      "pixel 1 333 complete\n",
      "89\n",
      "pixel 1 334 complete\n",
      "69\n",
      "pixel 1 335 complete\n",
      "60\n",
      "pixel 1 336 complete\n",
      "87\n",
      "pixel 1 337 complete\n",
      "107\n",
      "pixel 1 338 complete\n",
      "107\n",
      "pixel 1 339 complete\n",
      "90\n",
      "pixel 1 340 complete\n",
      "77\n",
      "pixel 1 341 complete\n",
      "74\n",
      "pixel 1 342 complete\n",
      "88\n",
      "pixel 1 343 complete\n",
      "95\n",
      "pixel 1 344 complete\n",
      "88\n",
      "pixel 1 345 complete\n",
      "73\n",
      "pixel 1 346 complete\n",
      "65\n",
      "pixel 1 347 complete\n",
      "67\n",
      "pixel 1 348 complete\n",
      "78\n",
      "pixel 1 349 complete\n",
      "93\n",
      "pixel 1 350 complete\n",
      "93\n",
      "pixel 1 351 complete\n",
      "68\n",
      "pixel 1 352 complete\n",
      "53\n",
      "pixel 1 353 complete\n",
      "59\n",
      "pixel 1 354 complete\n",
      "72\n",
      "pixel 1 355 complete\n",
      "83\n",
      "pixel 1 356 complete\n",
      "96\n",
      "pixel 1 357 complete\n",
      "87\n",
      "pixel 1 358 complete\n",
      "75\n",
      "pixel 1 359 complete\n",
      "74\n",
      "pixel 1 360 complete\n",
      "82\n",
      "pixel 1 361 complete\n",
      "91\n",
      "pixel 1 362 complete\n",
      "98\n",
      "pixel 1 363 complete\n",
      "93\n",
      "pixel 1 364 complete\n",
      "86\n",
      "pixel 1 365 complete\n",
      "77\n",
      "pixel 1 366 complete\n",
      "63\n",
      "pixel 1 367 complete\n",
      "55\n",
      "pixel 1 368 complete\n",
      "64\n",
      "pixel 1 369 complete\n",
      "81\n",
      "pixel 1 370 complete\n",
      "92\n",
      "pixel 1 371 complete\n",
      "75\n",
      "pixel 1 372 complete\n",
      "52\n",
      "pixel 1 373 complete\n",
      "60\n",
      "pixel 1 374 complete\n",
      "82\n",
      "pixel 1 375 complete\n",
      "95\n",
      "pixel 1 376 complete\n",
      "87\n",
      "pixel 1 377 complete\n",
      "55\n",
      "pixel 1 378 complete\n",
      "28\n",
      "pixel 1 379 complete\n",
      "33\n",
      "pixel 1 380 complete\n",
      "56\n",
      "pixel 1 381 complete\n",
      "71\n",
      "pixel 1 382 complete\n",
      "78\n",
      "pixel 1 383 complete\n",
      "64\n",
      "pixel 1 384 complete\n",
      "48\n",
      "pixel 1 385 complete\n",
      "40\n",
      "pixel 1 386 complete\n",
      "43\n",
      "pixel 1 387 complete\n",
      "52\n",
      "pixel 1 388 complete\n",
      "61\n",
      "pixel 1 389 complete\n",
      "66\n",
      "pixel 1 390 complete\n",
      "60\n",
      "pixel 1 391 complete\n",
      "52\n",
      "pixel 1 392 complete\n",
      "46\n",
      "pixel 1 393 complete\n",
      "47\n",
      "pixel 1 394 complete\n",
      "53\n",
      "pixel 1 395 complete\n",
      "57\n",
      "pixel 1 396 complete\n",
      "50\n",
      "pixel 1 397 complete\n",
      "41\n",
      "pixel 1 398 complete\n",
      "42\n",
      "pixel 1 399 complete\n",
      "50\n",
      "pixel 1 400 complete\n",
      "63\n",
      "pixel 1 401 complete\n",
      "67\n",
      "pixel 1 402 complete\n",
      "62\n",
      "pixel 1 403 complete\n",
      "53\n",
      "pixel 1 404 complete\n",
      "42\n",
      "pixel 1 405 complete\n",
      "52\n",
      "pixel 1 406 complete\n",
      "70\n",
      "pixel 1 407 complete\n",
      "72\n",
      "pixel 1 408 complete\n",
      "57\n",
      "pixel 1 409 complete\n",
      "53\n",
      "pixel 1 410 complete\n",
      "52\n",
      "pixel 1 411 complete\n",
      "54\n",
      "pixel 1 412 complete\n",
      "55\n",
      "pixel 1 413 complete\n",
      "60\n",
      "pixel 1 414 complete\n",
      "57\n",
      "pixel 1 415 complete\n",
      "55\n",
      "pixel 1 416 complete\n",
      "61\n",
      "pixel 1 417 complete\n",
      "71\n",
      "pixel 1 418 complete\n",
      "69\n",
      "pixel 1 419 complete\n",
      "58\n",
      "pixel 1 420 complete\n",
      "51\n",
      "pixel 1 421 complete\n",
      "52\n",
      "pixel 1 422 complete\n",
      "54\n",
      "pixel 1 423 complete\n",
      "66\n",
      "pixel 1 424 complete\n",
      "77\n",
      "pixel 1 425 complete\n",
      "73\n",
      "pixel 1 426 complete\n",
      "67\n",
      "pixel 1 427 complete\n",
      "74\n",
      "pixel 1 428 complete\n",
      "83\n",
      "pixel 1 429 complete\n",
      "85\n",
      "pixel 1 430 complete\n",
      "85\n",
      "pixel 1 431 complete\n",
      "80\n",
      "pixel 1 432 complete\n",
      "71\n",
      "pixel 1 433 complete\n",
      "63\n",
      "pixel 1 434 complete\n",
      "68\n",
      "pixel 1 435 complete\n",
      "75\n",
      "pixel 1 436 complete\n",
      "64\n",
      "pixel 1 437 complete\n",
      "50\n",
      "pixel 1 438 complete\n",
      "54\n",
      "pixel 1 439 complete\n",
      "63\n",
      "pixel 1 440 complete\n",
      "59\n",
      "pixel 1 441 complete\n",
      "51\n",
      "pixel 1 442 complete\n",
      "52\n",
      "pixel 1 443 complete\n",
      "56\n",
      "pixel 1 444 complete\n",
      "53\n",
      "pixel 1 445 complete\n",
      "44\n",
      "pixel 1 446 complete\n",
      "43\n",
      "pixel 1 447 complete\n",
      "47\n",
      "pixel 1 448 complete\n",
      "59\n",
      "pixel 1 449 complete\n",
      "69\n",
      "pixel 1 450 complete\n",
      "83\n",
      "pixel 1 451 complete\n",
      "89\n",
      "pixel 1 452 complete\n",
      "83\n",
      "pixel 1 453 complete\n",
      "64\n",
      "pixel 1 454 complete\n",
      "76\n",
      "pixel 1 455 complete\n",
      "111\n",
      "pixel 1 456 complete\n",
      "116\n",
      "pixel 1 457 complete\n",
      "90\n",
      "pixel 1 458 complete\n",
      "104\n",
      "pixel 1 459 complete\n",
      "142\n",
      "pixel 1 460 complete\n",
      "163\n",
      "pixel 1 461 complete\n",
      "175\n",
      "pixel 1 462 complete\n",
      "190\n",
      "pixel 1 463 complete\n",
      "196\n",
      "pixel 1 464 complete\n",
      "185\n",
      "pixel 1 465 complete\n",
      "174\n",
      "pixel 1 466 complete\n",
      "172\n",
      "pixel 1 467 complete\n",
      "178\n",
      "pixel 1 468 complete\n",
      "178\n",
      "pixel 1 469 complete\n",
      "180\n",
      "pixel 1 470 complete\n",
      "172\n",
      "pixel 1 471 complete\n",
      "153\n",
      "pixel 1 472 complete\n",
      "140\n",
      "pixel 1 473 complete\n",
      "137\n",
      "pixel 1 474 complete\n",
      "128\n",
      "pixel 1 475 complete\n",
      "117\n",
      "pixel 1 476 complete\n",
      "118\n",
      "pixel 1 477 complete\n",
      "140\n",
      "pixel 1 478 complete\n",
      "168\n",
      "pixel 1 479 complete\n",
      "178\n",
      "pixel 1 480 complete\n",
      "163\n",
      "pixel 1 481 complete\n",
      "149\n",
      "pixel 1 482 complete\n",
      "145\n",
      "pixel 1 483 complete\n",
      "139\n",
      "pixel 1 484 complete\n",
      "143\n",
      "pixel 1 485 complete\n",
      "152\n",
      "pixel 1 486 complete\n",
      "145\n",
      "pixel 1 487 complete\n",
      "106\n",
      "pixel 1 488 complete\n",
      "67\n",
      "pixel 1 489 complete\n",
      "43\n",
      "pixel 1 490 complete\n",
      "35\n",
      "pixel 1 491 complete\n",
      "22\n",
      "pixel 1 492 complete\n",
      "16\n",
      "pixel 1 493 complete\n",
      "13\n",
      "pixel 1 494 complete\n",
      "15\n",
      "pixel 1 495 complete\n",
      "22\n",
      "pixel 1 496 complete\n",
      "38\n",
      "pixel 1 497 complete\n",
      "63\n",
      "pixel 1 498 complete\n",
      "97\n",
      "pixel 1 499 complete\n",
      "116\n",
      "pixel 1 500 complete\n",
      "111\n",
      "pixel 1 501 complete\n",
      "106\n",
      "pixel 1 502 complete\n",
      "113\n",
      "pixel 1 503 complete\n",
      "117\n",
      "pixel 1 504 complete\n",
      "113\n",
      "pixel 1 505 complete\n",
      "113\n",
      "pixel 1 506 complete\n",
      "117\n",
      "pixel 1 507 complete\n",
      "112\n",
      "pixel 1 508 complete\n",
      "100\n",
      "pixel 1 509 complete\n",
      "94\n",
      "pixel 1 510 complete\n",
      "97\n",
      "pixel 1 511 complete\n",
      "85\n",
      "pixel 2 0 complete\n",
      "83\n",
      "pixel 2 1 complete\n",
      "92\n",
      "pixel 2 2 complete\n",
      "97\n",
      "pixel 2 3 complete\n",
      "86\n",
      "pixel 2 4 complete\n",
      "76\n",
      "pixel 2 5 complete\n",
      "75\n",
      "pixel 2 6 complete\n",
      "81\n",
      "pixel 2 7 complete\n",
      "82\n",
      "pixel 2 8 complete\n",
      "79\n",
      "pixel 2 9 complete\n",
      "90\n",
      "pixel 2 10 complete\n",
      "112\n",
      "pixel 2 11 complete\n",
      "117\n",
      "pixel 2 12 complete\n",
      "110\n",
      "pixel 2 13 complete\n",
      "112\n",
      "pixel 2 14 complete\n",
      "118\n",
      "pixel 2 15 complete\n",
      "113\n",
      "pixel 2 16 complete\n",
      "118\n",
      "pixel 2 17 complete\n",
      "133\n",
      "pixel 2 18 complete\n",
      "132\n",
      "pixel 2 19 complete\n",
      "129\n",
      "pixel 2 20 complete\n",
      "145\n",
      "pixel 2 21 complete\n",
      "166\n",
      "pixel 2 22 complete\n",
      "168\n",
      "pixel 2 23 complete\n",
      "159\n",
      "pixel 2 24 complete\n",
      "154\n",
      "pixel 2 25 complete\n",
      "156\n",
      "pixel 2 26 complete\n",
      "159\n",
      "pixel 2 27 complete\n",
      "161\n",
      "pixel 2 28 complete\n",
      "168\n",
      "pixel 2 29 complete\n",
      "173\n",
      "pixel 2 30 complete\n",
      "182\n",
      "pixel 2 31 complete\n",
      "190\n",
      "pixel 2 32 complete\n",
      "191\n",
      "pixel 2 33 complete\n",
      "183\n",
      "pixel 2 34 complete\n",
      "167\n",
      "pixel 2 35 complete\n",
      "162\n",
      "pixel 2 36 complete\n",
      "163\n",
      "pixel 2 37 complete\n",
      "165\n",
      "pixel 2 38 complete\n",
      "162\n",
      "pixel 2 39 complete\n",
      "168\n",
      "pixel 2 40 complete\n",
      "169\n",
      "pixel 2 41 complete\n",
      "152\n",
      "pixel 2 42 complete\n",
      "128\n",
      "pixel 2 43 complete\n",
      "120\n",
      "pixel 2 44 complete\n",
      "129\n",
      "pixel 2 45 complete\n",
      "127\n",
      "pixel 2 46 complete\n",
      "117\n",
      "pixel 2 47 complete\n",
      "105\n",
      "pixel 2 48 complete\n",
      "85\n",
      "pixel 2 49 complete\n",
      "71\n",
      "pixel 2 50 complete\n",
      "76\n",
      "pixel 2 51 complete\n",
      "89\n",
      "pixel 2 52 complete\n",
      "88\n",
      "pixel 2 53 complete\n",
      "83\n",
      "pixel 2 54 complete\n",
      "78\n",
      "pixel 2 55 complete\n",
      "88\n",
      "pixel 2 56 complete\n",
      "109\n",
      "pixel 2 57 complete\n",
      "120\n",
      "pixel 2 58 complete\n",
      "132\n",
      "pixel 2 59 complete\n",
      "149\n",
      "pixel 2 60 complete\n",
      "156\n",
      "pixel 2 61 complete\n",
      "152\n",
      "pixel 2 62 complete\n",
      "155\n",
      "pixel 2 63 complete\n",
      "163\n",
      "pixel 2 64 complete\n",
      "167\n",
      "pixel 2 65 complete\n",
      "167\n",
      "pixel 2 66 complete\n",
      "178\n",
      "pixel 2 67 complete\n",
      "194\n",
      "pixel 2 68 complete\n",
      "202\n",
      "pixel 2 69 complete\n",
      "193\n",
      "pixel 2 70 complete\n",
      "181\n",
      "pixel 2 71 complete\n",
      "183\n",
      "pixel 2 72 complete\n",
      "188\n",
      "pixel 2 73 complete\n",
      "180\n",
      "pixel 2 74 complete\n",
      "170\n",
      "pixel 2 75 complete\n",
      "169\n",
      "pixel 2 76 complete\n",
      "175\n",
      "pixel 2 77 complete\n",
      "173\n",
      "pixel 2 78 complete\n",
      "164\n",
      "pixel 2 79 complete\n",
      "144\n",
      "pixel 2 80 complete\n",
      "122\n",
      "pixel 2 81 complete\n",
      "101\n",
      "pixel 2 82 complete\n",
      "89\n",
      "pixel 2 83 complete\n",
      "96\n",
      "pixel 2 84 complete\n",
      "111\n",
      "pixel 2 85 complete\n",
      "128\n",
      "pixel 2 86 complete\n",
      "151\n",
      "pixel 2 87 complete\n",
      "168\n",
      "pixel 2 88 complete\n",
      "170\n",
      "pixel 2 89 complete\n",
      "162\n",
      "pixel 2 90 complete\n",
      "151\n",
      "pixel 2 91 complete\n",
      "144\n",
      "pixel 2 92 complete\n",
      "143\n",
      "pixel 2 93 complete\n",
      "154\n",
      "pixel 2 94 complete\n",
      "166\n",
      "pixel 2 95 complete\n",
      "163\n",
      "pixel 2 96 complete\n",
      "156\n",
      "pixel 2 97 complete\n",
      "156\n",
      "pixel 2 98 complete\n",
      "149\n",
      "pixel 2 99 complete\n",
      "143\n",
      "pixel 2 100 complete\n",
      "140\n",
      "pixel 2 101 complete\n",
      "132\n",
      "pixel 2 102 complete\n",
      "131\n",
      "pixel 2 103 complete\n",
      "138\n",
      "pixel 2 104 complete\n",
      "141\n",
      "pixel 2 105 complete\n",
      "143\n",
      "pixel 2 106 complete\n",
      "149\n",
      "pixel 2 107 complete\n",
      "152\n",
      "pixel 2 108 complete\n",
      "154\n",
      "pixel 2 109 complete\n",
      "153\n",
      "pixel 2 110 complete\n",
      "148\n",
      "pixel 2 111 complete\n",
      "146\n",
      "pixel 2 112 complete\n",
      "147\n",
      "pixel 2 113 complete\n",
      "154\n",
      "pixel 2 114 complete\n",
      "156\n",
      "pixel 2 115 complete\n",
      "151\n",
      "pixel 2 116 complete\n",
      "147\n",
      "pixel 2 117 complete\n",
      "147\n",
      "pixel 2 118 complete\n",
      "141\n",
      "pixel 2 119 complete\n",
      "132\n",
      "pixel 2 120 complete\n",
      "135\n",
      "pixel 2 121 complete\n",
      "151\n",
      "pixel 2 122 complete\n",
      "165\n",
      "pixel 2 123 complete\n",
      "165\n",
      "pixel 2 124 complete\n",
      "151\n",
      "pixel 2 125 complete\n",
      "145\n",
      "pixel 2 126 complete\n",
      "144\n",
      "pixel 2 127 complete\n",
      "138\n",
      "pixel 2 128 complete\n",
      "131\n",
      "pixel 2 129 complete\n",
      "146\n",
      "pixel 2 130 complete\n",
      "152\n",
      "pixel 2 131 complete\n",
      "149\n",
      "pixel 2 132 complete\n",
      "140\n",
      "pixel 2 133 complete\n",
      "131\n",
      "pixel 2 134 complete\n",
      "125\n",
      "pixel 2 135 complete\n",
      "133\n",
      "pixel 2 136 complete\n",
      "146\n",
      "pixel 2 137 complete\n",
      "152\n",
      "pixel 2 138 complete\n",
      "155\n",
      "pixel 2 139 complete\n",
      "165\n",
      "pixel 2 140 complete\n",
      "167\n",
      "pixel 2 141 complete\n",
      "158\n",
      "pixel 2 142 complete\n",
      "155\n",
      "pixel 2 143 complete\n",
      "156\n",
      "pixel 2 144 complete\n",
      "141\n",
      "pixel 2 145 complete\n",
      "133\n",
      "pixel 2 146 complete\n",
      "146\n",
      "pixel 2 147 complete\n",
      "153\n",
      "pixel 2 148 complete\n",
      "143\n",
      "pixel 2 149 complete\n",
      "125\n",
      "pixel 2 150 complete\n",
      "104\n",
      "pixel 2 151 complete\n",
      "87\n",
      "pixel 2 152 complete\n",
      "87\n",
      "pixel 2 153 complete\n",
      "90\n",
      "pixel 2 154 complete\n",
      "95\n",
      "pixel 2 155 complete\n",
      "100\n",
      "pixel 2 156 complete\n",
      "101\n",
      "pixel 2 157 complete\n",
      "91\n",
      "pixel 2 158 complete\n",
      "84\n",
      "pixel 2 159 complete\n",
      "81\n",
      "pixel 2 160 complete\n",
      "83\n",
      "pixel 2 161 complete\n",
      "80\n",
      "pixel 2 162 complete\n",
      "72\n",
      "pixel 2 163 complete\n",
      "73\n",
      "pixel 2 164 complete\n",
      "92\n",
      "pixel 2 165 complete\n",
      "105\n",
      "pixel 2 166 complete\n",
      "96\n",
      "pixel 2 167 complete\n",
      "92\n",
      "pixel 2 168 complete\n",
      "96\n",
      "pixel 2 169 complete\n",
      "101\n",
      "pixel 2 170 complete\n",
      "101\n",
      "pixel 2 171 complete\n",
      "103\n",
      "pixel 2 172 complete\n",
      "100\n",
      "pixel 2 173 complete\n",
      "97\n",
      "pixel 2 174 complete\n",
      "90\n",
      "pixel 2 175 complete\n",
      "86\n",
      "pixel 2 176 complete\n",
      "93\n",
      "pixel 2 177 complete\n",
      "101\n",
      "pixel 2 178 complete\n",
      "99\n",
      "pixel 2 179 complete\n",
      "85\n",
      "pixel 2 180 complete\n",
      "71\n",
      "pixel 2 181 complete\n",
      "79\n",
      "pixel 2 182 complete\n",
      "90\n",
      "pixel 2 183 complete\n",
      "96\n",
      "pixel 2 184 complete\n",
      "100\n",
      "pixel 2 185 complete\n",
      "110\n",
      "pixel 2 186 complete\n",
      "102\n",
      "pixel 2 187 complete\n",
      "93\n",
      "pixel 2 188 complete\n",
      "88\n",
      "pixel 2 189 complete\n",
      "88\n",
      "pixel 2 190 complete\n",
      "84\n",
      "pixel 2 191 complete\n",
      "88\n",
      "pixel 2 192 complete\n",
      "99\n",
      "pixel 2 193 complete\n",
      "107\n",
      "pixel 2 194 complete\n",
      "105\n",
      "pixel 2 195 complete\n",
      "101\n",
      "pixel 2 196 complete\n",
      "101\n",
      "pixel 2 197 complete\n",
      "96\n",
      "pixel 2 198 complete\n",
      "99\n",
      "pixel 2 199 complete\n",
      "100\n",
      "pixel 2 200 complete\n",
      "92\n",
      "pixel 2 201 complete\n",
      "89\n",
      "pixel 2 202 complete\n",
      "107\n",
      "pixel 2 203 complete\n",
      "117\n",
      "pixel 2 204 complete\n",
      "104\n",
      "pixel 2 205 complete\n",
      "85\n",
      "pixel 2 206 complete\n",
      "85\n",
      "pixel 2 207 complete\n",
      "100\n",
      "pixel 2 208 complete\n",
      "108\n",
      "pixel 2 209 complete\n",
      "106\n",
      "pixel 2 210 complete\n",
      "99\n",
      "pixel 2 211 complete\n",
      "92\n",
      "pixel 2 212 complete\n",
      "89\n",
      "pixel 2 213 complete\n",
      "96\n",
      "pixel 2 214 complete\n",
      "104\n",
      "pixel 2 215 complete\n",
      "109\n",
      "pixel 2 216 complete\n",
      "111\n",
      "pixel 2 217 complete\n",
      "122\n",
      "pixel 2 218 complete\n",
      "153\n",
      "pixel 2 219 complete\n",
      "186\n",
      "pixel 2 220 complete\n",
      "198\n",
      "pixel 2 221 complete\n",
      "202\n",
      "pixel 2 222 complete\n",
      "205\n",
      "pixel 2 223 complete\n",
      "196\n",
      "pixel 2 224 complete\n",
      "193\n",
      "pixel 2 225 complete\n",
      "197\n",
      "pixel 2 226 complete\n",
      "198\n",
      "pixel 2 227 complete\n",
      "199\n",
      "pixel 2 228 complete\n",
      "204\n",
      "pixel 2 229 complete\n",
      "199\n",
      "pixel 2 230 complete\n",
      "196\n",
      "pixel 2 231 complete\n",
      "199\n",
      "pixel 2 232 complete\n",
      "209\n",
      "pixel 2 233 complete\n",
      "216\n",
      "pixel 2 234 complete\n",
      "218\n",
      "pixel 2 235 complete\n",
      "206\n",
      "pixel 2 236 complete\n",
      "195\n",
      "pixel 2 237 complete\n",
      "178\n",
      "pixel 2 238 complete\n",
      "155\n",
      "pixel 2 239 complete\n",
      "135\n",
      "pixel 2 240 complete\n",
      "118\n",
      "pixel 2 241 complete\n",
      "111\n",
      "pixel 2 242 complete\n",
      "104\n",
      "pixel 2 243 complete\n",
      "109\n",
      "pixel 2 244 complete\n",
      "114\n",
      "pixel 2 245 complete\n",
      "114\n",
      "pixel 2 246 complete\n",
      "103\n",
      "pixel 2 247 complete\n",
      "104\n",
      "pixel 2 248 complete\n",
      "114\n",
      "pixel 2 249 complete\n",
      "113\n",
      "pixel 2 250 complete\n",
      "117\n",
      "pixel 2 251 complete\n",
      "125\n",
      "pixel 2 252 complete\n",
      "131\n",
      "pixel 2 253 complete\n",
      "136\n",
      "pixel 2 254 complete\n",
      "132\n",
      "pixel 2 255 complete\n",
      "128\n",
      "pixel 2 256 complete\n",
      "127\n",
      "pixel 2 257 complete\n",
      "127\n",
      "pixel 2 258 complete\n",
      "105\n",
      "pixel 2 259 complete\n",
      "98\n",
      "pixel 2 260 complete\n",
      "110\n",
      "pixel 2 261 complete\n",
      "123\n",
      "pixel 2 262 complete\n",
      "109\n",
      "pixel 2 263 complete\n",
      "101\n",
      "pixel 2 264 complete\n",
      "141\n",
      "pixel 2 265 complete\n",
      "174\n",
      "pixel 2 266 complete\n",
      "172\n",
      "pixel 2 267 complete\n",
      "145\n",
      "pixel 2 268 complete\n",
      "126\n",
      "pixel 2 269 complete\n",
      "132\n",
      "pixel 2 270 complete\n",
      "134\n",
      "pixel 2 271 complete\n",
      "104\n",
      "pixel 2 272 complete\n",
      "76\n",
      "pixel 2 273 complete\n",
      "82\n",
      "pixel 2 274 complete\n",
      "94\n",
      "pixel 2 275 complete\n",
      "103\n",
      "pixel 2 276 complete\n",
      "101\n",
      "pixel 2 277 complete\n",
      "87\n",
      "pixel 2 278 complete\n",
      "76\n",
      "pixel 2 279 complete\n",
      "78\n",
      "pixel 2 280 complete\n",
      "87\n",
      "pixel 2 281 complete\n",
      "100\n",
      "pixel 2 282 complete\n",
      "96\n",
      "pixel 2 283 complete\n",
      "71\n",
      "pixel 2 284 complete\n",
      "65\n",
      "pixel 2 285 complete\n",
      "79\n",
      "pixel 2 286 complete\n",
      "86\n",
      "pixel 2 287 complete\n",
      "98\n",
      "pixel 2 288 complete\n",
      "102\n",
      "pixel 2 289 complete\n",
      "92\n",
      "pixel 2 290 complete\n",
      "85\n",
      "pixel 2 291 complete\n",
      "79\n",
      "pixel 2 292 complete\n",
      "69\n",
      "pixel 2 293 complete\n",
      "84\n",
      "pixel 2 294 complete\n",
      "97\n",
      "pixel 2 295 complete\n",
      "91\n",
      "pixel 2 296 complete\n",
      "84\n",
      "pixel 2 297 complete\n",
      "87\n",
      "pixel 2 298 complete\n",
      "83\n",
      "pixel 2 299 complete\n",
      "104\n",
      "pixel 2 300 complete\n",
      "126\n",
      "pixel 2 301 complete\n",
      "119\n",
      "pixel 2 302 complete\n",
      "90\n",
      "pixel 2 303 complete\n",
      "75\n",
      "pixel 2 304 complete\n",
      "69\n",
      "pixel 2 305 complete\n",
      "90\n",
      "pixel 2 306 complete\n",
      "103\n",
      "pixel 2 307 complete\n",
      "91\n",
      "pixel 2 308 complete\n",
      "72\n",
      "pixel 2 309 complete\n",
      "68\n",
      "pixel 2 310 complete\n",
      "70\n",
      "pixel 2 311 complete\n",
      "88\n",
      "pixel 2 312 complete\n",
      "102\n",
      "pixel 2 313 complete\n",
      "91\n",
      "pixel 2 314 complete\n",
      "80\n",
      "pixel 2 315 complete\n",
      "79\n",
      "pixel 2 316 complete\n",
      "83\n",
      "pixel 2 317 complete\n",
      "101\n",
      "pixel 2 318 complete\n",
      "119\n",
      "pixel 2 319 complete\n",
      "113\n",
      "pixel 2 320 complete\n",
      "99\n",
      "pixel 2 321 complete\n",
      "92\n",
      "pixel 2 322 complete\n",
      "87\n",
      "pixel 2 323 complete\n",
      "84\n",
      "pixel 2 324 complete\n",
      "98\n",
      "pixel 2 325 complete\n",
      "116\n",
      "pixel 2 326 complete\n",
      "102\n",
      "pixel 2 327 complete\n",
      "71\n",
      "pixel 2 328 complete\n",
      "65\n",
      "pixel 2 329 complete\n",
      "91\n",
      "pixel 2 330 complete\n",
      "114\n",
      "pixel 2 331 complete\n",
      "119\n",
      "pixel 2 332 complete\n",
      "116\n",
      "pixel 2 333 complete\n",
      "99\n",
      "pixel 2 334 complete\n",
      "70\n",
      "pixel 2 335 complete\n",
      "63\n",
      "pixel 2 336 complete\n",
      "86\n",
      "pixel 2 337 complete\n",
      "97\n",
      "pixel 2 338 complete\n",
      "94\n",
      "pixel 2 339 complete\n",
      "77\n",
      "pixel 2 340 complete\n",
      "58\n",
      "pixel 2 341 complete\n",
      "58\n",
      "pixel 2 342 complete\n",
      "76\n",
      "pixel 2 343 complete\n",
      "86\n",
      "pixel 2 344 complete\n",
      "73\n",
      "pixel 2 345 complete\n",
      "51\n",
      "pixel 2 346 complete\n",
      "43\n",
      "pixel 2 347 complete\n",
      "56\n",
      "pixel 2 348 complete\n",
      "78\n",
      "pixel 2 349 complete\n",
      "89\n",
      "pixel 2 350 complete\n",
      "80\n",
      "pixel 2 351 complete\n",
      "52\n",
      "pixel 2 352 complete\n",
      "34\n",
      "pixel 2 353 complete\n",
      "38\n",
      "pixel 2 354 complete\n",
      "55\n",
      "pixel 2 355 complete\n",
      "68\n",
      "pixel 2 356 complete\n",
      "72\n",
      "pixel 2 357 complete\n",
      "61\n",
      "pixel 2 358 complete\n",
      "61\n",
      "pixel 2 359 complete\n",
      "70\n",
      "pixel 2 360 complete\n",
      "79\n",
      "pixel 2 361 complete\n",
      "82\n",
      "pixel 2 362 complete\n",
      "78\n",
      "pixel 2 363 complete\n",
      "69\n",
      "pixel 2 364 complete\n",
      "65\n",
      "pixel 2 365 complete\n",
      "61\n",
      "pixel 2 366 complete\n",
      "58\n",
      "pixel 2 367 complete\n",
      "60\n",
      "pixel 2 368 complete\n",
      "64\n",
      "pixel 2 369 complete\n",
      "76\n",
      "pixel 2 370 complete\n",
      "89\n",
      "pixel 2 371 complete\n",
      "81\n",
      "pixel 2 372 complete\n",
      "67\n",
      "pixel 2 373 complete\n",
      "65\n",
      "pixel 2 374 complete\n",
      "71\n",
      "pixel 2 375 complete\n",
      "70\n",
      "pixel 2 376 complete\n",
      "66\n",
      "pixel 2 377 complete\n",
      "49\n",
      "pixel 2 378 complete\n",
      "38\n",
      "pixel 2 379 complete\n",
      "41\n",
      "pixel 2 380 complete\n",
      "51\n",
      "pixel 2 381 complete\n",
      "60\n",
      "pixel 2 382 complete\n",
      "67\n",
      "pixel 2 383 complete\n",
      "57\n",
      "pixel 2 384 complete\n",
      "48\n",
      "pixel 2 385 complete\n",
      "45\n",
      "pixel 2 386 complete\n",
      "47\n",
      "pixel 2 387 complete\n",
      "53\n",
      "pixel 2 388 complete\n",
      "56\n",
      "pixel 2 389 complete\n",
      "49\n",
      "pixel 2 390 complete\n",
      "49\n",
      "pixel 2 391 complete\n",
      "52\n",
      "pixel 2 392 complete\n",
      "50\n",
      "pixel 2 393 complete\n",
      "54\n",
      "pixel 2 394 complete\n",
      "66\n",
      "pixel 2 395 complete\n",
      "60\n",
      "pixel 2 396 complete\n",
      "47\n",
      "pixel 2 397 complete\n",
      "46\n",
      "pixel 2 398 complete\n",
      "55\n",
      "pixel 2 399 complete\n",
      "57\n",
      "pixel 2 400 complete\n",
      "57\n",
      "pixel 2 401 complete\n",
      "49\n",
      "pixel 2 402 complete\n",
      "42\n",
      "pixel 2 403 complete\n",
      "45\n",
      "pixel 2 404 complete\n",
      "50\n",
      "pixel 2 405 complete\n",
      "54\n",
      "pixel 2 406 complete\n",
      "61\n",
      "pixel 2 407 complete\n",
      "62\n",
      "pixel 2 408 complete\n",
      "51\n",
      "pixel 2 409 complete\n",
      "49\n",
      "pixel 2 410 complete\n",
      "49\n",
      "pixel 2 411 complete\n",
      "48\n",
      "pixel 2 412 complete\n",
      "49\n",
      "pixel 2 413 complete\n",
      "53\n",
      "pixel 2 414 complete\n",
      "54\n",
      "pixel 2 415 complete\n",
      "66\n",
      "pixel 2 416 complete\n",
      "75\n",
      "pixel 2 417 complete\n",
      "73\n",
      "pixel 2 418 complete\n",
      "66\n",
      "pixel 2 419 complete\n",
      "54\n",
      "pixel 2 420 complete\n",
      "52\n",
      "pixel 2 421 complete\n",
      "66\n",
      "pixel 2 422 complete\n",
      "73\n",
      "pixel 2 423 complete\n",
      "72\n",
      "pixel 2 424 complete\n",
      "73\n",
      "pixel 2 425 complete\n",
      "75\n",
      "pixel 2 426 complete\n",
      "86\n",
      "pixel 2 427 complete\n",
      "92\n",
      "pixel 2 428 complete\n",
      "79\n",
      "pixel 2 429 complete\n",
      "70\n",
      "pixel 2 430 complete\n",
      "77\n",
      "pixel 2 431 complete\n",
      "87\n",
      "pixel 2 432 complete\n",
      "89\n",
      "pixel 2 433 complete\n",
      "77\n",
      "pixel 2 434 complete\n",
      "65\n",
      "pixel 2 435 complete\n",
      "58\n",
      "pixel 2 436 complete\n",
      "52\n",
      "pixel 2 437 complete\n",
      "49\n",
      "pixel 2 438 complete\n",
      "59\n",
      "pixel 2 439 complete\n",
      "67\n",
      "pixel 2 440 complete\n",
      "55\n",
      "pixel 2 441 complete\n",
      "55\n",
      "pixel 2 442 complete\n",
      "65\n",
      "pixel 2 443 complete\n",
      "61\n",
      "pixel 2 444 complete\n",
      "50\n",
      "pixel 2 445 complete\n",
      "51\n",
      "pixel 2 446 complete\n",
      "50\n",
      "pixel 2 447 complete\n",
      "46\n",
      "pixel 2 448 complete\n",
      "56\n",
      "pixel 2 449 complete\n",
      "71\n",
      "pixel 2 450 complete\n",
      "79\n",
      "pixel 2 451 complete\n",
      "76\n",
      "pixel 2 452 complete\n",
      "71\n",
      "pixel 2 453 complete\n",
      "63\n",
      "pixel 2 454 complete\n",
      "73\n",
      "pixel 2 455 complete\n",
      "90\n",
      "pixel 2 456 complete\n",
      "86\n",
      "pixel 2 457 complete\n",
      "82\n",
      "pixel 2 458 complete\n",
      "113\n",
      "pixel 2 459 complete\n",
      "151\n",
      "pixel 2 460 complete\n",
      "169\n",
      "pixel 2 461 complete\n",
      "177\n",
      "pixel 2 462 complete\n",
      "182\n",
      "pixel 2 463 complete\n",
      "187\n",
      "pixel 2 464 complete\n",
      "182\n",
      "pixel 2 465 complete\n",
      "173\n",
      "pixel 2 466 complete\n",
      "169\n",
      "pixel 2 467 complete\n",
      "171\n",
      "pixel 2 468 complete\n",
      "175\n",
      "pixel 2 469 complete\n",
      "185\n",
      "pixel 2 470 complete\n",
      "173\n",
      "pixel 2 471 complete\n",
      "155\n",
      "pixel 2 472 complete\n",
      "158\n",
      "pixel 2 473 complete\n",
      "153\n",
      "pixel 2 474 complete\n",
      "122\n",
      "pixel 2 475 complete\n",
      "109\n",
      "pixel 2 476 complete\n",
      "122\n",
      "pixel 2 477 complete\n",
      "148\n",
      "pixel 2 478 complete\n",
      "172\n",
      "pixel 2 479 complete\n",
      "180\n",
      "pixel 2 480 complete\n",
      "167\n",
      "pixel 2 481 complete\n",
      "151\n",
      "pixel 2 482 complete\n",
      "146\n",
      "pixel 2 483 complete\n",
      "145\n",
      "pixel 2 484 complete\n",
      "148\n",
      "pixel 2 485 complete\n",
      "144\n",
      "pixel 2 486 complete\n",
      "132\n",
      "pixel 2 487 complete\n",
      "100\n",
      "pixel 2 488 complete\n",
      "74\n",
      "pixel 2 489 complete\n",
      "57\n",
      "pixel 2 490 complete\n",
      "46\n",
      "pixel 2 491 complete\n",
      "28\n",
      "pixel 2 492 complete\n",
      "22\n",
      "pixel 2 493 complete\n",
      "24\n",
      "pixel 2 494 complete\n",
      "28\n",
      "pixel 2 495 complete\n",
      "35\n",
      "pixel 2 496 complete\n",
      "43\n",
      "pixel 2 497 complete\n",
      "65\n",
      "pixel 2 498 complete\n",
      "96\n",
      "pixel 2 499 complete\n",
      "107\n",
      "pixel 2 500 complete\n",
      "104\n",
      "pixel 2 501 complete\n",
      "114\n",
      "pixel 2 502 complete\n",
      "125\n",
      "pixel 2 503 complete\n",
      "127\n",
      "pixel 2 504 complete\n",
      "126\n",
      "pixel 2 505 complete\n",
      "126\n",
      "pixel 2 506 complete\n",
      "128\n",
      "pixel 2 507 complete\n",
      "121\n",
      "pixel 2 508 complete\n",
      "110\n",
      "pixel 2 509 complete\n",
      "95\n",
      "pixel 2 510 complete\n",
      "84\n",
      "pixel 2 511 complete\n",
      "88\n",
      "pixel 3 0 complete\n",
      "91\n",
      "pixel 3 1 complete\n",
      "97\n",
      "pixel 3 2 complete\n",
      "94\n",
      "pixel 3 3 complete\n",
      "87\n",
      "pixel 3 4 complete\n",
      "83\n",
      "pixel 3 5 complete\n",
      "87\n",
      "pixel 3 6 complete\n",
      "100\n",
      "pixel 3 7 complete\n",
      "112\n",
      "pixel 3 8 complete\n",
      "114\n",
      "pixel 3 9 complete\n",
      "126\n",
      "pixel 3 10 complete\n",
      "145\n",
      "pixel 3 11 complete\n",
      "147\n",
      "pixel 3 12 complete\n",
      "143\n",
      "pixel 3 13 complete\n",
      "153\n",
      "pixel 3 14 complete\n",
      "162\n",
      "pixel 3 15 complete\n",
      "155\n",
      "pixel 3 16 complete\n",
      "158\n",
      "pixel 3 17 complete\n",
      "170\n",
      "pixel 3 18 complete\n",
      "168\n",
      "pixel 3 19 complete\n",
      "164\n",
      "pixel 3 20 complete\n",
      "176\n",
      "pixel 3 21 complete\n",
      "187\n",
      "pixel 3 22 complete\n",
      "181\n",
      "pixel 3 23 complete\n",
      "173\n",
      "pixel 3 24 complete\n",
      "176\n",
      "pixel 3 25 complete\n",
      "177\n",
      "pixel 3 26 complete\n",
      "172\n",
      "pixel 3 27 complete\n",
      "171\n",
      "pixel 3 28 complete\n",
      "173\n",
      "pixel 3 29 complete\n",
      "170\n",
      "pixel 3 30 complete\n",
      "171\n",
      "pixel 3 31 complete\n",
      "175\n",
      "pixel 3 32 complete\n",
      "178\n",
      "pixel 3 33 complete\n",
      "172\n",
      "pixel 3 34 complete\n",
      "153\n",
      "pixel 3 35 complete\n",
      "141\n",
      "pixel 3 36 complete\n",
      "131\n",
      "pixel 3 37 complete\n",
      "128\n",
      "pixel 3 38 complete\n",
      "128\n",
      "pixel 3 39 complete\n",
      "131\n",
      "pixel 3 40 complete\n",
      "123\n",
      "pixel 3 41 complete\n",
      "109\n",
      "pixel 3 42 complete\n",
      "91\n",
      "pixel 3 43 complete\n",
      "88\n",
      "pixel 3 44 complete\n",
      "98\n",
      "pixel 3 45 complete\n",
      "98\n",
      "pixel 3 46 complete\n",
      "91\n",
      "pixel 3 47 complete\n",
      "88\n",
      "pixel 3 48 complete\n",
      "82\n",
      "pixel 3 49 complete\n",
      "79\n",
      "pixel 3 50 complete\n",
      "86\n",
      "pixel 3 51 complete\n",
      "99\n",
      "pixel 3 52 complete\n",
      "112\n",
      "pixel 3 53 complete\n",
      "122\n",
      "pixel 3 54 complete\n",
      "131\n",
      "pixel 3 55 complete\n",
      "144\n",
      "pixel 3 56 complete\n",
      "156\n",
      "pixel 3 57 complete\n",
      "155\n",
      "pixel 3 58 complete\n",
      "160\n",
      "pixel 3 59 complete\n",
      "169\n",
      "pixel 3 60 complete\n",
      "177\n",
      "pixel 3 61 complete\n",
      "174\n",
      "pixel 3 62 complete\n",
      "176\n",
      "pixel 3 63 complete\n",
      "183\n",
      "pixel 3 64 complete\n",
      "189\n",
      "pixel 3 65 complete\n",
      "187\n",
      "pixel 3 66 complete\n",
      "189\n",
      "pixel 3 67 complete\n",
      "192\n",
      "pixel 3 68 complete\n",
      "189\n",
      "pixel 3 69 complete\n",
      "177\n",
      "pixel 3 70 complete\n",
      "165\n",
      "pixel 3 71 complete\n",
      "165\n",
      "pixel 3 72 complete\n",
      "170\n",
      "pixel 3 73 complete\n",
      "165\n",
      "pixel 3 74 complete\n",
      "145\n",
      "pixel 3 75 complete\n",
      "134\n",
      "pixel 3 76 complete\n",
      "141\n",
      "pixel 3 77 complete\n",
      "138\n",
      "pixel 3 78 complete\n",
      "121\n",
      "pixel 3 79 complete\n",
      "104\n",
      "pixel 3 80 complete\n",
      "99\n",
      "pixel 3 81 complete\n",
      "98\n",
      "pixel 3 82 complete\n",
      "94\n",
      "pixel 3 83 complete\n",
      "96\n",
      "pixel 3 84 complete\n",
      "112\n",
      "pixel 3 85 complete\n",
      "134\n",
      "pixel 3 86 complete\n",
      "154\n",
      "pixel 3 87 complete\n",
      "170\n",
      "pixel 3 88 complete\n",
      "172\n",
      "pixel 3 89 complete\n",
      "166\n",
      "pixel 3 90 complete\n",
      "153\n",
      "pixel 3 91 complete\n",
      "143\n",
      "pixel 3 92 complete\n",
      "147\n",
      "pixel 3 93 complete\n",
      "168\n",
      "pixel 3 94 complete\n",
      "179\n",
      "pixel 3 95 complete\n",
      "169\n",
      "pixel 3 96 complete\n",
      "152\n",
      "pixel 3 97 complete\n",
      "147\n",
      "pixel 3 98 complete\n",
      "146\n",
      "pixel 3 99 complete\n",
      "147\n",
      "pixel 3 100 complete\n",
      "138\n",
      "pixel 3 101 complete\n",
      "130\n",
      "pixel 3 102 complete\n",
      "137\n",
      "pixel 3 103 complete\n",
      "145\n",
      "pixel 3 104 complete\n",
      "137\n",
      "pixel 3 105 complete\n",
      "131\n",
      "pixel 3 106 complete\n",
      "146\n",
      "pixel 3 107 complete\n",
      "161\n",
      "pixel 3 108 complete\n",
      "167\n",
      "pixel 3 109 complete\n",
      "160\n",
      "pixel 3 110 complete\n",
      "150\n",
      "pixel 3 111 complete\n",
      "148\n",
      "pixel 3 112 complete\n",
      "153\n",
      "pixel 3 113 complete\n",
      "153\n",
      "pixel 3 114 complete\n",
      "154\n",
      "pixel 3 115 complete\n",
      "157\n",
      "pixel 3 116 complete\n",
      "158\n",
      "pixel 3 117 complete\n",
      "156\n",
      "pixel 3 118 complete\n",
      "153\n",
      "pixel 3 119 complete\n",
      "147\n",
      "pixel 3 120 complete\n",
      "146\n",
      "pixel 3 121 complete\n",
      "145\n",
      "pixel 3 122 complete\n",
      "141\n",
      "pixel 3 123 complete\n",
      "142\n",
      "pixel 3 124 complete\n",
      "141\n",
      "pixel 3 125 complete\n",
      "143\n",
      "pixel 3 126 complete\n",
      "144\n",
      "pixel 3 127 complete\n",
      "138\n",
      "pixel 3 128 complete\n",
      "134\n",
      "pixel 3 129 complete\n",
      "146\n",
      "pixel 3 130 complete\n",
      "152\n",
      "pixel 3 131 complete\n",
      "146\n",
      "pixel 3 132 complete\n",
      "138\n",
      "pixel 3 133 complete\n",
      "131\n",
      "pixel 3 134 complete\n",
      "135\n",
      "pixel 3 135 complete\n",
      "145\n",
      "pixel 3 136 complete\n",
      "154\n",
      "pixel 3 137 complete\n",
      "159\n",
      "pixel 3 138 complete\n",
      "162\n",
      "pixel 3 139 complete\n",
      "164\n",
      "pixel 3 140 complete\n",
      "162\n",
      "pixel 3 141 complete\n",
      "158\n",
      "pixel 3 142 complete\n",
      "163\n",
      "pixel 3 143 complete\n",
      "166\n",
      "pixel 3 144 complete\n",
      "150\n",
      "pixel 3 145 complete\n",
      "138\n",
      "pixel 3 146 complete\n",
      "145\n",
      "pixel 3 147 complete\n",
      "145\n",
      "pixel 3 148 complete\n",
      "137\n",
      "pixel 3 149 complete\n",
      "121\n",
      "pixel 3 150 complete\n",
      "101\n",
      "pixel 3 151 complete\n",
      "85\n",
      "pixel 3 152 complete\n",
      "85\n",
      "pixel 3 153 complete\n",
      "86\n",
      "pixel 3 154 complete\n",
      "92\n",
      "pixel 3 155 complete\n",
      "97\n",
      "pixel 3 156 complete\n",
      "99\n",
      "pixel 3 157 complete\n",
      "94\n",
      "pixel 3 158 complete\n",
      "89\n",
      "pixel 3 159 complete\n",
      "83\n",
      "pixel 3 160 complete\n",
      "81\n",
      "pixel 3 161 complete\n",
      "81\n",
      "pixel 3 162 complete\n",
      "77\n",
      "pixel 3 163 complete\n",
      "79\n",
      "pixel 3 164 complete\n",
      "92\n",
      "pixel 3 165 complete\n",
      "106\n",
      "pixel 3 166 complete\n",
      "100\n",
      "pixel 3 167 complete\n",
      "96\n",
      "pixel 3 168 complete\n",
      "97\n",
      "pixel 3 169 complete\n",
      "105\n",
      "pixel 3 170 complete\n",
      "105\n",
      "pixel 3 171 complete\n",
      "103\n",
      "pixel 3 172 complete\n",
      "100\n",
      "pixel 3 173 complete\n",
      "99\n",
      "pixel 3 174 complete\n",
      "94\n",
      "pixel 3 175 complete\n",
      "87\n",
      "pixel 3 176 complete\n",
      "91\n",
      "pixel 3 177 complete\n",
      "99\n",
      "pixel 3 178 complete\n",
      "98\n",
      "pixel 3 179 complete\n",
      "86\n",
      "pixel 3 180 complete\n",
      "83\n",
      "pixel 3 181 complete\n",
      "98\n",
      "pixel 3 182 complete\n",
      "105\n",
      "pixel 3 183 complete\n",
      "100\n",
      "pixel 3 184 complete\n",
      "96\n",
      "pixel 3 185 complete\n",
      "106\n",
      "pixel 3 186 complete\n",
      "105\n",
      "pixel 3 187 complete\n",
      "96\n",
      "pixel 3 188 complete\n",
      "85\n",
      "pixel 3 189 complete\n",
      "89\n",
      "pixel 3 190 complete\n",
      "94\n",
      "pixel 3 191 complete\n",
      "98\n",
      "pixel 3 192 complete\n",
      "101\n",
      "pixel 3 193 complete\n",
      "103\n",
      "pixel 3 194 complete\n",
      "99\n",
      "pixel 3 195 complete\n",
      "97\n",
      "pixel 3 196 complete\n",
      "105\n",
      "pixel 3 197 complete\n",
      "106\n",
      "pixel 3 198 complete\n",
      "109\n",
      "pixel 3 199 complete\n",
      "107\n",
      "pixel 3 200 complete\n",
      "93\n",
      "pixel 3 201 complete\n",
      "88\n",
      "pixel 3 202 complete\n",
      "103\n",
      "pixel 3 203 complete\n",
      "105\n",
      "pixel 3 204 complete\n",
      "89\n",
      "pixel 3 205 complete\n",
      "80\n",
      "pixel 3 206 complete\n",
      "88\n",
      "pixel 3 207 complete\n",
      "99\n",
      "pixel 3 208 complete\n",
      "108\n",
      "pixel 3 209 complete\n",
      "112\n",
      "pixel 3 210 complete\n",
      "106\n",
      "pixel 3 211 complete\n",
      "91\n",
      "pixel 3 212 complete\n",
      "81\n",
      "pixel 3 213 complete\n",
      "94\n",
      "pixel 3 214 complete\n",
      "108\n",
      "pixel 3 215 complete\n",
      "106\n",
      "pixel 3 216 complete\n",
      "102\n",
      "pixel 3 217 complete\n",
      "128\n",
      "pixel 3 218 complete\n",
      "163\n",
      "pixel 3 219 complete\n",
      "188\n",
      "pixel 3 220 complete\n",
      "198\n",
      "pixel 3 221 complete\n",
      "204\n",
      "pixel 3 222 complete\n",
      "208\n",
      "pixel 3 223 complete\n",
      "202\n",
      "pixel 3 224 complete\n",
      "195\n",
      "pixel 3 225 complete\n",
      "196\n",
      "pixel 3 226 complete\n",
      "194\n",
      "pixel 3 227 complete\n",
      "193\n",
      "pixel 3 228 complete\n",
      "197\n",
      "pixel 3 229 complete\n",
      "191\n",
      "pixel 3 230 complete\n",
      "193\n",
      "pixel 3 231 complete\n",
      "205\n",
      "pixel 3 232 complete\n",
      "218\n",
      "pixel 3 233 complete\n",
      "221\n",
      "pixel 3 234 complete\n",
      "219\n",
      "pixel 3 235 complete\n",
      "202\n",
      "pixel 3 236 complete\n",
      "187\n",
      "pixel 3 237 complete\n",
      "179\n",
      "pixel 3 238 complete\n",
      "169\n",
      "pixel 3 239 complete\n",
      "152\n",
      "pixel 3 240 complete\n",
      "129\n",
      "pixel 3 241 complete\n",
      "118\n",
      "pixel 3 242 complete\n",
      "105\n",
      "pixel 3 243 complete\n",
      "104\n",
      "pixel 3 244 complete\n",
      "110\n",
      "pixel 3 245 complete\n",
      "112\n",
      "pixel 3 246 complete\n",
      "110\n",
      "pixel 3 247 complete\n",
      "111\n",
      "pixel 3 248 complete\n",
      "119\n",
      "pixel 3 249 complete\n",
      "118\n",
      "pixel 3 250 complete\n",
      "125\n",
      "pixel 3 251 complete\n",
      "127\n",
      "pixel 3 252 complete\n",
      "125\n",
      "pixel 3 253 complete\n",
      "125\n",
      "pixel 3 254 complete\n",
      "132\n",
      "pixel 3 255 complete\n",
      "137\n",
      "pixel 3 256 complete\n",
      "131\n",
      "pixel 3 257 complete\n",
      "133\n",
      "pixel 3 258 complete\n",
      "121\n",
      "pixel 3 259 complete\n",
      "109\n",
      "pixel 3 260 complete\n",
      "111\n",
      "pixel 3 261 complete\n",
      "126\n",
      "pixel 3 262 complete\n",
      "116\n",
      "pixel 3 263 complete\n",
      "115\n",
      "pixel 3 264 complete\n",
      "156\n",
      "pixel 3 265 complete\n",
      "183\n",
      "pixel 3 266 complete\n",
      "170\n",
      "pixel 3 267 complete\n",
      "148\n",
      "pixel 3 268 complete\n",
      "134\n",
      "pixel 3 269 complete\n",
      "135\n",
      "pixel 3 270 complete\n",
      "136\n",
      "pixel 3 271 complete\n",
      "119\n",
      "pixel 3 272 complete\n",
      "99\n",
      "pixel 3 273 complete\n",
      "107\n",
      "pixel 3 274 complete\n",
      "123\n",
      "pixel 3 275 complete\n",
      "134\n",
      "pixel 3 276 complete\n",
      "127\n",
      "pixel 3 277 complete\n",
      "115\n",
      "pixel 3 278 complete\n",
      "103\n",
      "pixel 3 279 complete\n",
      "95\n",
      "pixel 3 280 complete\n",
      "101\n",
      "pixel 3 281 complete\n",
      "112\n",
      "pixel 3 282 complete\n",
      "107\n",
      "pixel 3 283 complete\n",
      "89\n",
      "pixel 3 284 complete\n",
      "80\n",
      "pixel 3 285 complete\n",
      "79\n",
      "pixel 3 286 complete\n",
      "80\n",
      "pixel 3 287 complete\n",
      "96\n",
      "pixel 3 288 complete\n",
      "109\n",
      "pixel 3 289 complete\n",
      "102\n",
      "pixel 3 290 complete\n",
      "88\n",
      "pixel 3 291 complete\n",
      "87\n",
      "pixel 3 292 complete\n",
      "88\n",
      "pixel 3 293 complete\n",
      "101\n",
      "pixel 3 294 complete\n",
      "102\n",
      "pixel 3 295 complete\n",
      "90\n",
      "pixel 3 296 complete\n",
      "83\n",
      "pixel 3 297 complete\n",
      "90\n",
      "pixel 3 298 complete\n",
      "97\n",
      "pixel 3 299 complete\n",
      "118\n",
      "pixel 3 300 complete\n",
      "127\n",
      "pixel 3 301 complete\n",
      "119\n",
      "pixel 3 302 complete\n",
      "95\n",
      "pixel 3 303 complete\n",
      "72\n",
      "pixel 3 304 complete\n",
      "72\n",
      "pixel 3 305 complete\n",
      "96\n",
      "pixel 3 306 complete\n",
      "100\n",
      "pixel 3 307 complete\n",
      "82\n",
      "pixel 3 308 complete\n",
      "71\n",
      "pixel 3 309 complete\n",
      "68\n",
      "pixel 3 310 complete\n",
      "68\n",
      "pixel 3 311 complete\n",
      "78\n",
      "pixel 3 312 complete\n",
      "91\n",
      "pixel 3 313 complete\n",
      "85\n",
      "pixel 3 314 complete\n",
      "74\n",
      "pixel 3 315 complete\n",
      "74\n",
      "pixel 3 316 complete\n",
      "85\n",
      "pixel 3 317 complete\n",
      "95\n",
      "pixel 3 318 complete\n",
      "93\n",
      "pixel 3 319 complete\n",
      "89\n",
      "pixel 3 320 complete\n",
      "86\n",
      "pixel 3 321 complete\n",
      "87\n",
      "pixel 3 322 complete\n",
      "89\n",
      "pixel 3 323 complete\n",
      "88\n",
      "pixel 3 324 complete\n",
      "86\n",
      "pixel 3 325 complete\n",
      "88\n",
      "pixel 3 326 complete\n",
      "77\n",
      "pixel 3 327 complete\n",
      "53\n",
      "pixel 3 328 complete\n",
      "45\n",
      "pixel 3 329 complete\n",
      "67\n",
      "pixel 3 330 complete\n",
      "95\n",
      "pixel 3 331 complete\n",
      "109\n",
      "pixel 3 332 complete\n",
      "110\n",
      "pixel 3 333 complete\n",
      "95\n",
      "pixel 3 334 complete\n",
      "70\n",
      "pixel 3 335 complete\n",
      "66\n",
      "pixel 3 336 complete\n",
      "78\n",
      "pixel 3 337 complete\n",
      "77\n",
      "pixel 3 338 complete\n",
      "69\n",
      "pixel 3 339 complete\n",
      "59\n",
      "pixel 3 340 complete\n",
      "47\n",
      "pixel 3 341 complete\n",
      "53\n",
      "pixel 3 342 complete\n",
      "74\n",
      "pixel 3 343 complete\n",
      "85\n",
      "pixel 3 344 complete\n",
      "74\n",
      "pixel 3 345 complete\n",
      "55\n",
      "pixel 3 346 complete\n",
      "42\n",
      "pixel 3 347 complete\n",
      "55\n",
      "pixel 3 348 complete\n",
      "84\n",
      "pixel 3 349 complete\n",
      "98\n",
      "pixel 3 350 complete\n",
      "83\n",
      "pixel 3 351 complete\n",
      "56\n",
      "pixel 3 352 complete\n",
      "38\n",
      "pixel 3 353 complete\n",
      "39\n",
      "pixel 3 354 complete\n",
      "54\n",
      "pixel 3 355 complete\n",
      "65\n",
      "pixel 3 356 complete\n",
      "65\n",
      "pixel 3 357 complete\n",
      "57\n",
      "pixel 3 358 complete\n",
      "57\n",
      "pixel 3 359 complete\n",
      "69\n",
      "pixel 3 360 complete\n",
      "75\n",
      "pixel 3 361 complete\n",
      "69\n",
      "pixel 3 362 complete\n",
      "54\n",
      "pixel 3 363 complete\n",
      "47\n",
      "pixel 3 364 complete\n",
      "50\n",
      "pixel 3 365 complete\n",
      "59\n",
      "pixel 3 366 complete\n",
      "69\n",
      "pixel 3 367 complete\n",
      "77\n",
      "pixel 3 368 complete\n",
      "76\n",
      "pixel 3 369 complete\n",
      "81\n",
      "pixel 3 370 complete\n",
      "90\n",
      "pixel 3 371 complete\n",
      "87\n",
      "pixel 3 372 complete\n",
      "79\n",
      "pixel 3 373 complete\n",
      "75\n",
      "pixel 3 374 complete\n",
      "72\n",
      "pixel 3 375 complete\n",
      "66\n",
      "pixel 3 376 complete\n",
      "62\n",
      "pixel 3 377 complete\n",
      "57\n",
      "pixel 3 378 complete\n",
      "62\n",
      "pixel 3 379 complete\n",
      "71\n",
      "pixel 3 380 complete\n",
      "72\n",
      "pixel 3 381 complete\n",
      "69\n",
      "pixel 3 382 complete\n",
      "69\n",
      "pixel 3 383 complete\n",
      "66\n",
      "pixel 3 384 complete\n",
      "66\n",
      "pixel 3 385 complete\n",
      "66\n",
      "pixel 3 386 complete\n",
      "68\n",
      "pixel 3 387 complete\n",
      "76\n",
      "pixel 3 388 complete\n",
      "70\n",
      "pixel 3 389 complete\n",
      "52\n",
      "pixel 3 390 complete\n",
      "52\n",
      "pixel 3 391 complete\n",
      "67\n",
      "pixel 3 392 complete\n",
      "78\n",
      "pixel 3 393 complete\n",
      "82\n",
      "pixel 3 394 complete\n",
      "82\n",
      "pixel 3 395 complete\n",
      "66\n",
      "pixel 3 396 complete\n",
      "55\n",
      "pixel 3 397 complete\n",
      "60\n",
      "pixel 3 398 complete\n",
      "69\n",
      "pixel 3 399 complete\n",
      "71\n",
      "pixel 3 400 complete\n",
      "67\n",
      "pixel 3 401 complete\n",
      "50\n",
      "pixel 3 402 complete\n",
      "36\n",
      "pixel 3 403 complete\n",
      "44\n",
      "pixel 3 404 complete\n",
      "54\n",
      "pixel 3 405 complete\n",
      "53\n",
      "pixel 3 406 complete\n",
      "60\n",
      "pixel 3 407 complete\n",
      "64\n",
      "pixel 3 408 complete\n",
      "60\n",
      "pixel 3 409 complete\n",
      "65\n",
      "pixel 3 410 complete\n",
      "72\n",
      "pixel 3 411 complete\n",
      "73\n",
      "pixel 3 412 complete\n",
      "72\n",
      "pixel 3 413 complete\n",
      "65\n",
      "pixel 3 414 complete\n",
      "61\n",
      "pixel 3 415 complete\n",
      "70\n",
      "pixel 3 416 complete\n",
      "77\n",
      "pixel 3 417 complete\n",
      "86\n",
      "pixel 3 418 complete\n",
      "88\n",
      "pixel 3 419 complete\n",
      "71\n",
      "pixel 3 420 complete\n",
      "68\n",
      "pixel 3 421 complete\n",
      "91\n",
      "pixel 3 422 complete\n",
      "101\n",
      "pixel 3 423 complete\n",
      "91\n",
      "pixel 3 424 complete\n",
      "80\n",
      "pixel 3 425 complete\n",
      "83\n",
      "pixel 3 426 complete\n",
      "104\n",
      "pixel 3 427 complete\n",
      "115\n",
      "pixel 3 428 complete\n",
      "100\n",
      "pixel 3 429 complete\n",
      "84\n",
      "pixel 3 430 complete\n",
      "78\n",
      "pixel 3 431 complete\n",
      "87\n",
      "pixel 3 432 complete\n",
      "93\n",
      "pixel 3 433 complete\n",
      "83\n",
      "pixel 3 434 complete\n",
      "66\n",
      "pixel 3 435 complete\n",
      "57\n",
      "pixel 3 436 complete\n",
      "51\n",
      "pixel 3 437 complete\n",
      "57\n",
      "pixel 3 438 complete\n",
      "76\n",
      "pixel 3 439 complete\n",
      "87\n",
      "pixel 3 440 complete\n",
      "73\n",
      "pixel 3 441 complete\n",
      "74\n",
      "pixel 3 442 complete\n",
      "88\n",
      "pixel 3 443 complete\n",
      "82\n",
      "pixel 3 444 complete\n",
      "70\n",
      "pixel 3 445 complete\n",
      "75\n",
      "pixel 3 446 complete\n",
      "71\n",
      "pixel 3 447 complete\n",
      "60\n",
      "pixel 3 448 complete\n",
      "68\n",
      "pixel 3 449 complete\n",
      "82\n",
      "pixel 3 450 complete\n",
      "83\n",
      "pixel 3 451 complete\n",
      "69\n",
      "pixel 3 452 complete\n",
      "63\n",
      "pixel 3 453 complete\n",
      "67\n",
      "pixel 3 454 complete\n",
      "80\n",
      "pixel 3 455 complete\n",
      "87\n",
      "pixel 3 456 complete\n",
      "87\n",
      "pixel 3 457 complete\n",
      "99\n",
      "pixel 3 458 complete\n",
      "130\n",
      "pixel 3 459 complete\n",
      "160\n",
      "pixel 3 460 complete\n",
      "172\n",
      "pixel 3 461 complete\n",
      "176\n",
      "pixel 3 462 complete\n",
      "177\n",
      "pixel 3 463 complete\n",
      "185\n",
      "pixel 3 464 complete\n",
      "184\n",
      "pixel 3 465 complete\n",
      "182\n",
      "pixel 3 466 complete\n",
      "175\n",
      "pixel 3 467 complete\n",
      "166\n",
      "pixel 3 468 complete\n",
      "162\n",
      "pixel 3 469 complete\n",
      "172\n",
      "pixel 3 470 complete\n",
      "163\n",
      "pixel 3 471 complete\n",
      "154\n",
      "pixel 3 472 complete\n",
      "169\n",
      "pixel 3 473 complete\n",
      "162\n",
      "pixel 3 474 complete\n",
      "118\n",
      "pixel 3 475 complete\n",
      "98\n",
      "pixel 3 476 complete\n",
      "115\n",
      "pixel 3 477 complete\n",
      "143\n",
      "pixel 3 478 complete\n",
      "159\n",
      "pixel 3 479 complete\n",
      "169\n",
      "pixel 3 480 complete\n",
      "166\n",
      "pixel 3 481 complete\n",
      "153\n",
      "pixel 3 482 complete\n",
      "149\n",
      "pixel 3 483 complete\n",
      "147\n",
      "pixel 3 484 complete\n",
      "138\n",
      "pixel 3 485 complete\n",
      "126\n",
      "pixel 3 486 complete\n",
      "121\n",
      "pixel 3 487 complete\n",
      "100\n",
      "pixel 3 488 complete\n",
      "76\n",
      "pixel 3 489 complete\n",
      "58\n",
      "pixel 3 490 complete\n",
      "46\n",
      "pixel 3 491 complete\n",
      "34\n",
      "pixel 3 492 complete\n",
      "35\n",
      "pixel 3 493 complete\n",
      "37\n",
      "pixel 3 494 complete\n",
      "35\n",
      "pixel 3 495 complete\n",
      "31\n",
      "pixel 3 496 complete\n",
      "37\n",
      "pixel 3 497 complete\n",
      "67\n",
      "pixel 3 498 complete\n",
      "103\n",
      "pixel 3 499 complete\n",
      "110\n",
      "pixel 3 500 complete\n",
      "109\n",
      "pixel 3 501 complete\n",
      "119\n",
      "pixel 3 502 complete\n",
      "123\n",
      "pixel 3 503 complete\n",
      "121\n",
      "pixel 3 504 complete\n",
      "126\n",
      "pixel 3 505 complete\n",
      "131\n",
      "pixel 3 506 complete\n",
      "136\n",
      "pixel 3 507 complete\n",
      "135\n",
      "pixel 3 508 complete\n",
      "122\n",
      "pixel 3 509 complete\n",
      "102\n",
      "pixel 3 510 complete\n",
      "85\n",
      "pixel 3 511 complete\n",
      "116\n",
      "pixel 4 0 complete\n",
      "127\n",
      "pixel 4 1 complete\n",
      "131\n",
      "pixel 4 2 complete\n",
      "131\n",
      "pixel 4 3 complete\n",
      "135\n",
      "pixel 4 4 complete\n",
      "139\n",
      "pixel 4 5 complete\n",
      "145\n",
      "pixel 4 6 complete\n",
      "152\n",
      "pixel 4 7 complete\n",
      "157\n",
      "pixel 4 8 complete\n",
      "162\n",
      "pixel 4 9 complete\n",
      "174\n",
      "pixel 4 10 complete\n",
      "185\n",
      "pixel 4 11 complete\n",
      "185\n",
      "pixel 4 12 complete\n",
      "179\n",
      "pixel 4 13 complete\n",
      "183\n",
      "pixel 4 14 complete\n",
      "194\n",
      "pixel 4 15 complete\n",
      "189\n",
      "pixel 4 16 complete\n",
      "180\n",
      "pixel 4 17 complete\n",
      "178\n",
      "pixel 4 18 complete\n",
      "175\n",
      "pixel 4 19 complete\n",
      "168\n",
      "pixel 4 20 complete\n",
      "171\n",
      "pixel 4 21 complete\n",
      "171\n",
      "pixel 4 22 complete\n",
      "163\n",
      "pixel 4 23 complete\n",
      "160\n",
      "pixel 4 24 complete\n",
      "163\n",
      "pixel 4 25 complete\n",
      "159\n",
      "pixel 4 26 complete\n",
      "150\n",
      "pixel 4 27 complete\n",
      "146\n",
      "pixel 4 28 complete\n",
      "150\n",
      "pixel 4 29 complete\n",
      "151\n",
      "pixel 4 30 complete\n",
      "142\n",
      "pixel 4 31 complete\n",
      "132\n",
      "pixel 4 32 complete\n",
      "138\n",
      "pixel 4 33 complete\n",
      "136\n",
      "pixel 4 34 complete\n",
      "120\n",
      "pixel 4 35 complete\n",
      "108\n",
      "pixel 4 36 complete\n",
      "96\n",
      "pixel 4 37 complete\n",
      "90\n",
      "pixel 4 38 complete\n",
      "94\n",
      "pixel 4 39 complete\n",
      "101\n",
      "pixel 4 40 complete\n",
      "95\n",
      "pixel 4 41 complete\n",
      "94\n",
      "pixel 4 42 complete\n",
      "90\n",
      "pixel 4 43 complete\n",
      "96\n",
      "pixel 4 44 complete\n",
      "105\n",
      "pixel 4 45 complete\n",
      "108\n",
      "pixel 4 46 complete\n",
      "111\n",
      "pixel 4 47 complete\n",
      "122\n",
      "pixel 4 48 complete\n",
      "125\n",
      "pixel 4 49 complete\n",
      "126\n",
      "pixel 4 50 complete\n",
      "133\n",
      "pixel 4 51 complete\n",
      "143\n",
      "pixel 4 52 complete\n",
      "154\n",
      "pixel 4 53 complete\n",
      "163\n",
      "pixel 4 54 complete\n",
      "172\n",
      "pixel 4 55 complete\n",
      "176\n",
      "pixel 4 56 complete\n",
      "179\n",
      "pixel 4 57 complete\n",
      "177\n",
      "pixel 4 58 complete\n",
      "182\n",
      "pixel 4 59 complete\n",
      "180\n",
      "pixel 4 60 complete\n",
      "181\n",
      "pixel 4 61 complete\n",
      "180\n",
      "pixel 4 62 complete\n",
      "179\n",
      "pixel 4 63 complete\n",
      "178\n",
      "pixel 4 64 complete\n",
      "179\n",
      "pixel 4 65 complete\n",
      "178\n",
      "pixel 4 66 complete\n",
      "178\n",
      "pixel 4 67 complete\n",
      "176\n",
      "pixel 4 68 complete\n",
      "162\n",
      "pixel 4 69 complete\n",
      "141\n",
      "pixel 4 70 complete\n",
      "132\n",
      "pixel 4 71 complete\n",
      "133\n",
      "pixel 4 72 complete\n",
      "129\n",
      "pixel 4 73 complete\n",
      "115\n",
      "pixel 4 74 complete\n",
      "97\n",
      "pixel 4 75 complete\n",
      "89\n",
      "pixel 4 76 complete\n",
      "97\n",
      "pixel 4 77 complete\n",
      "104\n",
      "pixel 4 78 complete\n",
      "99\n",
      "pixel 4 79 complete\n",
      "92\n",
      "pixel 4 80 complete\n",
      "95\n",
      "pixel 4 81 complete\n",
      "107\n",
      "pixel 4 82 complete\n",
      "106\n",
      "pixel 4 83 complete\n",
      "106\n",
      "pixel 4 84 complete\n",
      "118\n",
      "pixel 4 85 complete\n",
      "138\n",
      "pixel 4 86 complete\n",
      "154\n",
      "pixel 4 87 complete\n",
      "170\n",
      "pixel 4 88 complete\n",
      "173\n",
      "pixel 4 89 complete\n",
      "169\n",
      "pixel 4 90 complete\n",
      "152\n",
      "pixel 4 91 complete\n",
      "143\n",
      "pixel 4 92 complete\n",
      "148\n",
      "pixel 4 93 complete\n",
      "162\n",
      "pixel 4 94 complete\n",
      "166\n",
      "pixel 4 95 complete\n",
      "164\n",
      "pixel 4 96 complete\n",
      "151\n",
      "pixel 4 97 complete\n",
      "146\n",
      "pixel 4 98 complete\n",
      "148\n",
      "pixel 4 99 complete\n",
      "151\n",
      "pixel 4 100 complete\n",
      "143\n",
      "pixel 4 101 complete\n",
      "142\n",
      "pixel 4 102 complete\n",
      "148\n",
      "pixel 4 103 complete\n",
      "152\n",
      "pixel 4 104 complete\n",
      "144\n",
      "pixel 4 105 complete\n",
      "136\n",
      "pixel 4 106 complete\n",
      "140\n",
      "pixel 4 107 complete\n",
      "155\n",
      "pixel 4 108 complete\n",
      "170\n",
      "pixel 4 109 complete\n",
      "162\n",
      "pixel 4 110 complete\n",
      "152\n",
      "pixel 4 111 complete\n",
      "151\n",
      "pixel 4 112 complete\n",
      "157\n",
      "pixel 4 113 complete\n",
      "148\n",
      "pixel 4 114 complete\n",
      "146\n",
      "pixel 4 115 complete\n",
      "155\n",
      "pixel 4 116 complete\n",
      "164\n",
      "pixel 4 117 complete\n",
      "163\n",
      "pixel 4 118 complete\n",
      "163\n",
      "pixel 4 119 complete\n",
      "164\n",
      "pixel 4 120 complete\n",
      "160\n",
      "pixel 4 121 complete\n",
      "147\n",
      "pixel 4 122 complete\n",
      "138\n",
      "pixel 4 123 complete\n",
      "139\n",
      "pixel 4 124 complete\n",
      "143\n",
      "pixel 4 125 complete\n",
      "152\n",
      "pixel 4 126 complete\n",
      "161\n",
      "pixel 4 127 complete\n",
      "156\n",
      "pixel 4 128 complete\n",
      "151\n",
      "pixel 4 129 complete\n",
      "156\n",
      "pixel 4 130 complete\n",
      "158\n",
      "pixel 4 131 complete\n",
      "148\n",
      "pixel 4 132 complete\n",
      "139\n",
      "pixel 4 133 complete\n",
      "133\n",
      "pixel 4 134 complete\n",
      "145\n",
      "pixel 4 135 complete\n",
      "151\n",
      "pixel 4 136 complete\n",
      "145\n",
      "pixel 4 137 complete\n",
      "151\n",
      "pixel 4 138 complete\n",
      "162\n",
      "pixel 4 139 complete\n",
      "160\n",
      "pixel 4 140 complete\n",
      "155\n",
      "pixel 4 141 complete\n",
      "160\n",
      "pixel 4 142 complete\n",
      "166\n",
      "pixel 4 143 complete\n",
      "171\n",
      "pixel 4 144 complete\n",
      "159\n",
      "pixel 4 145 complete\n",
      "145\n",
      "pixel 4 146 complete\n",
      "147\n",
      "pixel 4 147 complete\n",
      "149\n",
      "pixel 4 148 complete\n",
      "140\n",
      "pixel 4 149 complete\n",
      "115\n",
      "pixel 4 150 complete\n",
      "95\n",
      "pixel 4 151 complete\n",
      "83\n",
      "pixel 4 152 complete\n",
      "82\n",
      "pixel 4 153 complete\n",
      "83\n",
      "pixel 4 154 complete\n",
      "91\n",
      "pixel 4 155 complete\n",
      "92\n",
      "pixel 4 156 complete\n",
      "91\n",
      "pixel 4 157 complete\n",
      "90\n",
      "pixel 4 158 complete\n",
      "88\n",
      "pixel 4 159 complete\n",
      "85\n",
      "pixel 4 160 complete\n",
      "84\n",
      "pixel 4 161 complete\n",
      "85\n",
      "pixel 4 162 complete\n",
      "86\n",
      "pixel 4 163 complete\n",
      "90\n",
      "pixel 4 164 complete\n",
      "99\n",
      "pixel 4 165 complete\n",
      "108\n",
      "pixel 4 166 complete\n",
      "105\n",
      "pixel 4 167 complete\n",
      "100\n",
      "pixel 4 168 complete\n",
      "103\n",
      "pixel 4 169 complete\n",
      "109\n",
      "pixel 4 170 complete\n",
      "105\n",
      "pixel 4 171 complete\n",
      "100\n",
      "pixel 4 172 complete\n",
      "95\n",
      "pixel 4 173 complete\n",
      "89\n",
      "pixel 4 174 complete\n",
      "83\n",
      "pixel 4 175 complete\n",
      "84\n",
      "pixel 4 176 complete\n",
      "93\n",
      "pixel 4 177 complete\n",
      "100\n",
      "pixel 4 178 complete\n",
      "96\n",
      "pixel 4 179 complete\n",
      "86\n",
      "pixel 4 180 complete\n",
      "90\n",
      "pixel 4 181 complete\n",
      "104\n",
      "pixel 4 182 complete\n",
      "107\n",
      "pixel 4 183 complete\n",
      "98\n",
      "pixel 4 184 complete\n",
      "93\n",
      "pixel 4 185 complete\n",
      "102\n",
      "pixel 4 186 complete\n",
      "109\n",
      "pixel 4 187 complete\n",
      "102\n",
      "pixel 4 188 complete\n",
      "88\n",
      "pixel 4 189 complete\n",
      "93\n",
      "pixel 4 190 complete\n",
      "102\n",
      "pixel 4 191 complete\n",
      "103\n",
      "pixel 4 192 complete\n",
      "98\n",
      "pixel 4 193 complete\n",
      "97\n",
      "pixel 4 194 complete\n",
      "94\n",
      "pixel 4 195 complete\n",
      "103\n",
      "pixel 4 196 complete\n",
      "113\n",
      "pixel 4 197 complete\n",
      "107\n",
      "pixel 4 198 complete\n",
      "105\n",
      "pixel 4 199 complete\n",
      "103\n",
      "pixel 4 200 complete\n",
      "92\n",
      "pixel 4 201 complete\n",
      "86\n",
      "pixel 4 202 complete\n",
      "97\n",
      "pixel 4 203 complete\n",
      "99\n",
      "pixel 4 204 complete\n",
      "94\n",
      "pixel 4 205 complete\n",
      "93\n",
      "pixel 4 206 complete\n",
      "94\n",
      "pixel 4 207 complete\n",
      "94\n",
      "pixel 4 208 complete\n",
      "99\n",
      "pixel 4 209 complete\n",
      "107\n",
      "pixel 4 210 complete\n",
      "105\n",
      "pixel 4 211 complete\n",
      "93\n",
      "pixel 4 212 complete\n",
      "79\n",
      "pixel 4 213 complete\n",
      "86\n",
      "pixel 4 214 complete\n",
      "103\n",
      "pixel 4 215 complete\n",
      "104\n",
      "pixel 4 216 complete\n",
      "108\n",
      "pixel 4 217 complete\n",
      "146\n",
      "pixel 4 218 complete\n",
      "173\n",
      "pixel 4 219 complete\n",
      "186\n",
      "pixel 4 220 complete\n",
      "200\n",
      "pixel 4 221 complete\n",
      "207\n",
      "pixel 4 222 complete\n",
      "201\n",
      "pixel 4 223 complete\n",
      "199\n",
      "pixel 4 224 complete\n",
      "191\n",
      "pixel 4 225 complete\n",
      "191\n",
      "pixel 4 226 complete\n",
      "188\n",
      "pixel 4 227 complete\n",
      "187\n",
      "pixel 4 228 complete\n",
      "193\n",
      "pixel 4 229 complete\n",
      "201\n",
      "pixel 4 230 complete\n",
      "205\n",
      "pixel 4 231 complete\n",
      "217\n",
      "pixel 4 232 complete\n",
      "229\n",
      "pixel 4 233 complete\n",
      "231\n",
      "pixel 4 234 complete\n",
      "223\n",
      "pixel 4 235 complete\n",
      "200\n",
      "pixel 4 236 complete\n",
      "182\n",
      "pixel 4 237 complete\n",
      "181\n",
      "pixel 4 238 complete\n",
      "177\n",
      "pixel 4 239 complete\n",
      "152\n",
      "pixel 4 240 complete\n",
      "125\n",
      "pixel 4 241 complete\n",
      "120\n",
      "pixel 4 242 complete\n",
      "118\n",
      "pixel 4 243 complete\n",
      "116\n",
      "pixel 4 244 complete\n",
      "115\n",
      "pixel 4 245 complete\n",
      "111\n",
      "pixel 4 246 complete\n",
      "115\n",
      "pixel 4 247 complete\n",
      "115\n",
      "pixel 4 248 complete\n",
      "119\n",
      "pixel 4 249 complete\n",
      "117\n",
      "pixel 4 250 complete\n",
      "123\n",
      "pixel 4 251 complete\n",
      "127\n",
      "pixel 4 252 complete\n",
      "129\n",
      "pixel 4 253 complete\n",
      "129\n",
      "pixel 4 254 complete\n",
      "133\n",
      "pixel 4 255 complete\n",
      "132\n",
      "pixel 4 256 complete\n",
      "117\n",
      "pixel 4 257 complete\n",
      "120\n",
      "pixel 4 258 complete\n",
      "117\n",
      "pixel 4 259 complete\n",
      "110\n",
      "pixel 4 260 complete\n",
      "116\n",
      "pixel 4 261 complete\n",
      "139\n",
      "pixel 4 262 complete\n",
      "135\n",
      "pixel 4 263 complete\n",
      "133\n",
      "pixel 4 264 complete\n",
      "160\n",
      "pixel 4 265 complete\n",
      "177\n",
      "pixel 4 266 complete\n",
      "165\n",
      "pixel 4 267 complete\n",
      "146\n",
      "pixel 4 268 complete\n",
      "130\n",
      "pixel 4 269 complete\n",
      "123\n",
      "pixel 4 270 complete\n",
      "126\n",
      "pixel 4 271 complete\n",
      "125\n",
      "pixel 4 272 complete\n",
      "113\n",
      "pixel 4 273 complete\n",
      "113\n",
      "pixel 4 274 complete\n",
      "128\n",
      "pixel 4 275 complete\n",
      "145\n",
      "pixel 4 276 complete\n",
      "134\n",
      "pixel 4 277 complete\n",
      "119\n",
      "pixel 4 278 complete\n",
      "103\n",
      "pixel 4 279 complete\n",
      "97\n",
      "pixel 4 280 complete\n",
      "102\n",
      "pixel 4 281 complete\n",
      "107\n",
      "pixel 4 282 complete\n",
      "99\n",
      "pixel 4 283 complete\n",
      "91\n",
      "pixel 4 284 complete\n",
      "80\n",
      "pixel 4 285 complete\n",
      "71\n",
      "pixel 4 286 complete\n",
      "71\n",
      "pixel 4 287 complete\n",
      "83\n",
      "pixel 4 288 complete\n",
      "97\n",
      "pixel 4 289 complete\n",
      "93\n",
      "pixel 4 290 complete\n",
      "76\n",
      "pixel 4 291 complete\n",
      "74\n",
      "pixel 4 292 complete\n",
      "92\n",
      "pixel 4 293 complete\n",
      "100\n",
      "pixel 4 294 complete\n",
      "88\n",
      "pixel 4 295 complete\n",
      "77\n",
      "pixel 4 296 complete\n",
      "73\n",
      "pixel 4 297 complete\n",
      "75\n",
      "pixel 4 298 complete\n",
      "84\n",
      "pixel 4 299 complete\n",
      "100\n",
      "pixel 4 300 complete\n",
      "101\n",
      "pixel 4 301 complete\n",
      "85\n",
      "pixel 4 302 complete\n",
      "65\n",
      "pixel 4 303 complete\n",
      "53\n",
      "pixel 4 304 complete\n",
      "62\n",
      "pixel 4 305 complete\n",
      "76\n",
      "pixel 4 306 complete\n",
      "72\n",
      "pixel 4 307 complete\n",
      "58\n",
      "pixel 4 308 complete\n",
      "56\n",
      "pixel 4 309 complete\n",
      "63\n",
      "pixel 4 310 complete\n",
      "74\n",
      "pixel 4 311 complete\n",
      "82\n",
      "pixel 4 312 complete\n",
      "91\n",
      "pixel 4 313 complete\n",
      "90\n",
      "pixel 4 314 complete\n",
      "79\n",
      "pixel 4 315 complete\n",
      "76\n",
      "pixel 4 316 complete\n",
      "87\n",
      "pixel 4 317 complete\n",
      "95\n",
      "pixel 4 318 complete\n",
      "86\n",
      "pixel 4 319 complete\n",
      "76\n",
      "pixel 4 320 complete\n",
      "68\n",
      "pixel 4 321 complete\n",
      "77\n",
      "pixel 4 322 complete\n",
      "89\n",
      "pixel 4 323 complete\n",
      "94\n",
      "pixel 4 324 complete\n",
      "85\n",
      "pixel 4 325 complete\n",
      "69\n",
      "pixel 4 326 complete\n",
      "51\n",
      "pixel 4 327 complete\n",
      "42\n",
      "pixel 4 328 complete\n",
      "44\n",
      "pixel 4 329 complete\n",
      "58\n",
      "pixel 4 330 complete\n",
      "76\n",
      "pixel 4 331 complete\n",
      "84\n",
      "pixel 4 332 complete\n",
      "83\n",
      "pixel 4 333 complete\n",
      "78\n",
      "pixel 4 334 complete\n",
      "75\n",
      "pixel 4 335 complete\n",
      "77\n",
      "pixel 4 336 complete\n",
      "86\n",
      "pixel 4 337 complete\n",
      "80\n",
      "pixel 4 338 complete\n",
      "69\n",
      "pixel 4 339 complete\n",
      "61\n",
      "pixel 4 340 complete\n",
      "60\n",
      "pixel 4 341 complete\n",
      "73\n",
      "pixel 4 342 complete\n",
      "94\n",
      "pixel 4 343 complete\n",
      "101\n",
      "pixel 4 344 complete\n",
      "90\n",
      "pixel 4 345 complete\n",
      "75\n",
      "pixel 4 346 complete\n",
      "66\n",
      "pixel 4 347 complete\n",
      "80\n",
      "pixel 4 348 complete\n",
      "109\n",
      "pixel 4 349 complete\n",
      "121\n",
      "pixel 4 350 complete\n",
      "104\n",
      "pixel 4 351 complete\n",
      "79\n",
      "pixel 4 352 complete\n",
      "62\n",
      "pixel 4 353 complete\n",
      "66\n",
      "pixel 4 354 complete\n",
      "81\n",
      "pixel 4 355 complete\n",
      "90\n",
      "pixel 4 356 complete\n",
      "86\n",
      "pixel 4 357 complete\n",
      "79\n",
      "pixel 4 358 complete\n",
      "76\n",
      "pixel 4 359 complete\n",
      "83\n",
      "pixel 4 360 complete\n",
      "81\n",
      "pixel 4 361 complete\n",
      "67\n",
      "pixel 4 362 complete\n",
      "53\n",
      "pixel 4 363 complete\n",
      "53\n",
      "pixel 4 364 complete\n",
      "59\n",
      "pixel 4 365 complete\n",
      "80\n",
      "pixel 4 366 complete\n",
      "101\n",
      "pixel 4 367 complete\n",
      "109\n",
      "pixel 4 368 complete\n",
      "102\n",
      "pixel 4 369 complete\n",
      "96\n",
      "pixel 4 370 complete\n",
      "89\n",
      "pixel 4 371 complete\n",
      "85\n",
      "pixel 4 372 complete\n",
      "88\n",
      "pixel 4 373 complete\n",
      "94\n",
      "pixel 4 374 complete\n",
      "88\n",
      "pixel 4 375 complete\n",
      "73\n",
      "pixel 4 376 complete\n",
      "62\n",
      "pixel 4 377 complete\n",
      "68\n",
      "pixel 4 378 complete\n",
      "83\n",
      "pixel 4 379 complete\n",
      "97\n",
      "pixel 4 380 complete\n",
      "96\n",
      "pixel 4 381 complete\n",
      "88\n",
      "pixel 4 382 complete\n",
      "75\n",
      "pixel 4 383 complete\n",
      "70\n",
      "pixel 4 384 complete\n",
      "74\n",
      "pixel 4 385 complete\n",
      "81\n",
      "pixel 4 386 complete\n",
      "87\n",
      "pixel 4 387 complete\n",
      "100\n",
      "pixel 4 388 complete\n",
      "96\n",
      "pixel 4 389 complete\n",
      "73\n",
      "pixel 4 390 complete\n",
      "65\n",
      "pixel 4 391 complete\n",
      "80\n",
      "pixel 4 392 complete\n",
      "103\n",
      "pixel 4 393 complete\n",
      "110\n",
      "pixel 4 394 complete\n",
      "99\n",
      "pixel 4 395 complete\n",
      "78\n",
      "pixel 4 396 complete\n",
      "77\n",
      "pixel 4 397 complete\n",
      "88\n",
      "pixel 4 398 complete\n",
      "95\n",
      "pixel 4 399 complete\n",
      "90\n",
      "pixel 4 400 complete\n",
      "78\n",
      "pixel 4 401 complete\n",
      "59\n",
      "pixel 4 402 complete\n",
      "45\n",
      "pixel 4 403 complete\n",
      "50\n",
      "pixel 4 404 complete\n",
      "57\n",
      "pixel 4 405 complete\n",
      "61\n",
      "pixel 4 406 complete\n",
      "71\n",
      "pixel 4 407 complete\n",
      "72\n",
      "pixel 4 408 complete\n",
      "69\n",
      "pixel 4 409 complete\n",
      "82\n",
      "pixel 4 410 complete\n",
      "96\n",
      "pixel 4 411 complete\n",
      "101\n",
      "pixel 4 412 complete\n",
      "97\n",
      "pixel 4 413 complete\n",
      "81\n",
      "pixel 4 414 complete\n",
      "68\n",
      "pixel 4 415 complete\n",
      "68\n",
      "pixel 4 416 complete\n",
      "79\n",
      "pixel 4 417 complete\n",
      "101\n",
      "pixel 4 418 complete\n",
      "104\n",
      "pixel 4 419 complete\n",
      "90\n",
      "pixel 4 420 complete\n",
      "96\n",
      "pixel 4 421 complete\n",
      "113\n",
      "pixel 4 422 complete\n",
      "112\n",
      "pixel 4 423 complete\n",
      "98\n",
      "pixel 4 424 complete\n",
      "83\n",
      "pixel 4 425 complete\n",
      "81\n",
      "pixel 4 426 complete\n",
      "98\n",
      "pixel 4 427 complete\n",
      "112\n",
      "pixel 4 428 complete\n",
      "107\n",
      "pixel 4 429 complete\n",
      "95\n",
      "pixel 4 430 complete\n",
      "81\n",
      "pixel 4 431 complete\n",
      "85\n",
      "pixel 4 432 complete\n",
      "90\n",
      "pixel 4 433 complete\n",
      "83\n",
      "pixel 4 434 complete\n",
      "66\n",
      "pixel 4 435 complete\n",
      "61\n",
      "pixel 4 436 complete\n",
      "61\n",
      "pixel 4 437 complete\n",
      "73\n",
      "pixel 4 438 complete\n",
      "91\n",
      "pixel 4 439 complete\n",
      "91\n",
      "pixel 4 440 complete\n",
      "78\n",
      "pixel 4 441 complete\n",
      "84\n",
      "pixel 4 442 complete\n",
      "100\n",
      "pixel 4 443 complete\n",
      "92\n",
      "pixel 4 444 complete\n",
      "87\n",
      "pixel 4 445 complete\n",
      "95\n",
      "pixel 4 446 complete\n",
      "99\n",
      "pixel 4 447 complete\n",
      "87\n",
      "pixel 4 448 complete\n",
      "87\n",
      "pixel 4 449 complete\n",
      "94\n",
      "pixel 4 450 complete\n",
      "93\n",
      "pixel 4 451 complete\n",
      "69\n",
      "pixel 4 452 complete\n",
      "62\n",
      "pixel 4 453 complete\n",
      "80\n",
      "pixel 4 454 complete\n",
      "104\n",
      "pixel 4 455 complete\n",
      "106\n",
      "pixel 4 456 complete\n",
      "104\n",
      "pixel 4 457 complete\n",
      "117\n",
      "pixel 4 458 complete\n",
      "145\n",
      "pixel 4 459 complete\n",
      "167\n",
      "pixel 4 460 complete\n",
      "172\n",
      "pixel 4 461 complete\n",
      "172\n",
      "pixel 4 462 complete\n",
      "177\n",
      "pixel 4 463 complete\n",
      "188\n",
      "pixel 4 464 complete\n",
      "189\n",
      "pixel 4 465 complete\n",
      "185\n",
      "pixel 4 466 complete\n",
      "179\n",
      "pixel 4 467 complete\n",
      "171\n",
      "pixel 4 468 complete\n",
      "161\n",
      "pixel 4 469 complete\n",
      "160\n",
      "pixel 4 470 complete\n",
      "148\n",
      "pixel 4 471 complete\n",
      "144\n",
      "pixel 4 472 complete\n",
      "158\n",
      "pixel 4 473 complete\n",
      "154\n",
      "pixel 4 474 complete\n",
      "115\n",
      "pixel 4 475 complete\n",
      "88\n",
      "pixel 4 476 complete\n",
      "101\n",
      "pixel 4 477 complete\n",
      "135\n",
      "pixel 4 478 complete\n",
      "154\n",
      "pixel 4 479 complete\n",
      "167\n",
      "pixel 4 480 complete\n",
      "168\n",
      "pixel 4 481 complete\n",
      "153\n",
      "pixel 4 482 complete\n",
      "138\n",
      "pixel 4 483 complete\n",
      "133\n",
      "pixel 4 484 complete\n",
      "123\n",
      "pixel 4 485 complete\n",
      "121\n",
      "pixel 4 486 complete\n",
      "128\n",
      "pixel 4 487 complete\n",
      "111\n",
      "pixel 4 488 complete\n",
      "77\n",
      "pixel 4 489 complete\n",
      "51\n",
      "pixel 4 490 complete\n",
      "42\n",
      "pixel 4 491 complete\n",
      "42\n",
      "pixel 4 492 complete\n",
      "47\n",
      "pixel 4 493 complete\n",
      "41\n",
      "pixel 4 494 complete\n",
      "25\n",
      "pixel 4 495 complete\n",
      "19\n",
      "pixel 4 496 complete\n",
      "35\n",
      "pixel 4 497 complete\n",
      "75\n",
      "pixel 4 498 complete\n",
      "113\n",
      "pixel 4 499 complete\n",
      "121\n",
      "pixel 4 500 complete\n",
      "118\n",
      "pixel 4 501 complete\n",
      "112\n",
      "pixel 4 502 complete\n",
      "104\n",
      "pixel 4 503 complete\n",
      "102\n",
      "pixel 4 504 complete\n",
      "109\n",
      "pixel 4 505 complete\n",
      "119\n",
      "pixel 4 506 complete\n",
      "128\n",
      "pixel 4 507 complete\n",
      "126\n",
      "pixel 4 508 complete\n",
      "114\n",
      "pixel 4 509 complete\n",
      "104\n",
      "pixel 4 510 complete\n",
      "101\n",
      "pixel 4 511 complete\n",
      "154\n",
      "pixel 5 0 complete\n",
      "166\n",
      "pixel 5 1 complete\n",
      "159\n",
      "pixel 5 2 complete\n",
      "160\n",
      "pixel 5 3 complete\n",
      "174\n",
      "pixel 5 4 complete\n",
      "184\n",
      "pixel 5 5 complete\n",
      "188\n",
      "pixel 5 6 complete\n",
      "183\n",
      "pixel 5 7 complete\n",
      "180\n",
      "pixel 5 8 complete\n",
      "183\n",
      "pixel 5 9 complete\n",
      "195\n",
      "pixel 5 10 complete\n",
      "206\n",
      "pixel 5 11 complete\n",
      "203\n",
      "pixel 5 12 complete\n",
      "191\n",
      "pixel 5 13 complete\n",
      "181\n",
      "pixel 5 14 complete\n",
      "188\n",
      "pixel 5 15 complete\n",
      "185\n",
      "pixel 5 16 complete\n",
      "171\n",
      "pixel 5 17 complete\n",
      "156\n",
      "pixel 5 18 complete\n",
      "156\n",
      "pixel 5 19 complete\n",
      "158\n",
      "pixel 5 20 complete\n",
      "155\n",
      "pixel 5 21 complete\n",
      "142\n",
      "pixel 5 22 complete\n",
      "130\n",
      "pixel 5 23 complete\n",
      "128\n",
      "pixel 5 24 complete\n",
      "125\n",
      "pixel 5 25 complete\n",
      "121\n",
      "pixel 5 26 complete\n",
      "115\n",
      "pixel 5 27 complete\n",
      "112\n",
      "pixel 5 28 complete\n",
      "115\n",
      "pixel 5 29 complete\n",
      "116\n",
      "pixel 5 30 complete\n",
      "105\n",
      "pixel 5 31 complete\n",
      "98\n",
      "pixel 5 32 complete\n",
      "102\n",
      "pixel 5 33 complete\n",
      "99\n",
      "pixel 5 34 complete\n",
      "91\n",
      "pixel 5 35 complete\n",
      "90\n",
      "pixel 5 36 complete\n",
      "86\n",
      "pixel 5 37 complete\n",
      "90\n",
      "pixel 5 38 complete\n",
      "102\n",
      "pixel 5 39 complete\n",
      "118\n",
      "pixel 5 40 complete\n",
      "119\n",
      "pixel 5 41 complete\n",
      "126\n",
      "pixel 5 42 complete\n",
      "127\n",
      "pixel 5 43 complete\n",
      "134\n",
      "pixel 5 44 complete\n",
      "144\n",
      "pixel 5 45 complete\n",
      "152\n",
      "pixel 5 46 complete\n",
      "156\n",
      "pixel 5 47 complete\n",
      "169\n",
      "pixel 5 48 complete\n",
      "176\n",
      "pixel 5 49 complete\n",
      "175\n",
      "pixel 5 50 complete\n",
      "175\n",
      "pixel 5 51 complete\n",
      "177\n",
      "pixel 5 52 complete\n",
      "179\n",
      "pixel 5 53 complete\n",
      "180\n",
      "pixel 5 54 complete\n",
      "190\n",
      "pixel 5 55 complete\n",
      "186\n",
      "pixel 5 56 complete\n",
      "175\n",
      "pixel 5 57 complete\n",
      "172\n",
      "pixel 5 58 complete\n",
      "182\n",
      "pixel 5 59 complete\n",
      "178\n",
      "pixel 5 60 complete\n",
      "175\n",
      "pixel 5 61 complete\n",
      "169\n",
      "pixel 5 62 complete\n",
      "157\n",
      "pixel 5 63 complete\n",
      "145\n",
      "pixel 5 64 complete\n",
      "141\n",
      "pixel 5 65 complete\n",
      "142\n",
      "pixel 5 66 complete\n",
      "146\n",
      "pixel 5 67 complete\n",
      "148\n",
      "pixel 5 68 complete\n",
      "134\n",
      "pixel 5 69 complete\n",
      "111\n",
      "pixel 5 70 complete\n",
      "103\n",
      "pixel 5 71 complete\n",
      "101\n",
      "pixel 5 72 complete\n",
      "95\n",
      "pixel 5 73 complete\n",
      "81\n",
      "pixel 5 74 complete\n",
      "73\n",
      "pixel 5 75 complete\n",
      "77\n",
      "pixel 5 76 complete\n",
      "93\n",
      "pixel 5 77 complete\n",
      "111\n",
      "pixel 5 78 complete\n",
      "117\n",
      "pixel 5 79 complete\n",
      "116\n",
      "pixel 5 80 complete\n",
      "120\n",
      "pixel 5 81 complete\n",
      "125\n",
      "pixel 5 82 complete\n",
      "113\n",
      "pixel 5 83 complete\n",
      "106\n",
      "pixel 5 84 complete\n",
      "114\n",
      "pixel 5 85 complete\n",
      "130\n",
      "pixel 5 86 complete\n",
      "147\n",
      "pixel 5 87 complete\n",
      "165\n",
      "pixel 5 88 complete\n",
      "167\n",
      "pixel 5 89 complete\n",
      "158\n",
      "pixel 5 90 complete\n",
      "146\n",
      "pixel 5 91 complete\n",
      "146\n",
      "pixel 5 92 complete\n",
      "151\n",
      "pixel 5 93 complete\n",
      "146\n",
      "pixel 5 94 complete\n",
      "137\n",
      "pixel 5 95 complete\n",
      "138\n",
      "pixel 5 96 complete\n",
      "139\n",
      "pixel 5 97 complete\n",
      "140\n",
      "pixel 5 98 complete\n",
      "146\n",
      "pixel 5 99 complete\n",
      "150\n",
      "pixel 5 100 complete\n",
      "150\n",
      "pixel 5 101 complete\n",
      "154\n",
      "pixel 5 102 complete\n",
      "157\n",
      "pixel 5 103 complete\n",
      "155\n",
      "pixel 5 104 complete\n",
      "148\n",
      "pixel 5 105 complete\n",
      "143\n",
      "pixel 5 106 complete\n",
      "141\n",
      "pixel 5 107 complete\n",
      "145\n",
      "pixel 5 108 complete\n",
      "155\n",
      "pixel 5 109 complete\n",
      "159\n",
      "pixel 5 110 complete\n",
      "160\n",
      "pixel 5 111 complete\n",
      "157\n",
      "pixel 5 112 complete\n",
      "155\n",
      "pixel 5 113 complete\n",
      "145\n",
      "pixel 5 114 complete\n",
      "143\n",
      "pixel 5 115 complete\n",
      "149\n",
      "pixel 5 116 complete\n",
      "155\n",
      "pixel 5 117 complete\n",
      "155\n",
      "pixel 5 118 complete\n",
      "157\n",
      "pixel 5 119 complete\n",
      "161\n",
      "pixel 5 120 complete\n",
      "159\n",
      "pixel 5 121 complete\n",
      "154\n",
      "pixel 5 122 complete\n",
      "154\n",
      "pixel 5 123 complete\n",
      "157\n",
      "pixel 5 124 complete\n",
      "154\n",
      "pixel 5 125 complete\n",
      "160\n",
      "pixel 5 126 complete\n",
      "170\n",
      "pixel 5 127 complete\n",
      "166\n",
      "pixel 5 128 complete\n",
      "165\n",
      "pixel 5 129 complete\n",
      "166\n",
      "pixel 5 130 complete\n",
      "155\n",
      "pixel 5 131 complete\n",
      "140\n",
      "pixel 5 132 complete\n",
      "137\n",
      "pixel 5 133 complete\n",
      "138\n",
      "pixel 5 134 complete\n",
      "149\n",
      "pixel 5 135 complete\n",
      "155\n",
      "pixel 5 136 complete\n",
      "145\n",
      "pixel 5 137 complete\n",
      "144\n",
      "pixel 5 138 complete\n",
      "158\n",
      "pixel 5 139 complete\n",
      "162\n",
      "pixel 5 140 complete\n",
      "156\n",
      "pixel 5 141 complete\n",
      "162\n",
      "pixel 5 142 complete\n",
      "164\n",
      "pixel 5 143 complete\n",
      "166\n",
      "pixel 5 144 complete\n",
      "163\n",
      "pixel 5 145 complete\n",
      "152\n",
      "pixel 5 146 complete\n",
      "148\n",
      "pixel 5 147 complete\n",
      "148\n",
      "pixel 5 148 complete\n",
      "133\n",
      "pixel 5 149 complete\n",
      "109\n",
      "pixel 5 150 complete\n",
      "98\n",
      "pixel 5 151 complete\n",
      "90\n",
      "pixel 5 152 complete\n",
      "88\n",
      "pixel 5 153 complete\n",
      "88\n",
      "pixel 5 154 complete\n",
      "92\n",
      "pixel 5 155 complete\n",
      "90\n",
      "pixel 5 156 complete\n",
      "90\n",
      "pixel 5 157 complete\n",
      "89\n",
      "pixel 5 158 complete\n",
      "87\n",
      "pixel 5 159 complete\n",
      "96\n",
      "pixel 5 160 complete\n",
      "101\n",
      "pixel 5 161 complete\n",
      "93\n",
      "pixel 5 162 complete\n",
      "87\n",
      "pixel 5 163 complete\n",
      "95\n",
      "pixel 5 164 complete\n",
      "101\n",
      "pixel 5 165 complete\n",
      "103\n",
      "pixel 5 166 complete\n",
      "104\n",
      "pixel 5 167 complete\n",
      "106\n",
      "pixel 5 168 complete\n",
      "111\n",
      "pixel 5 169 complete\n",
      "113\n",
      "pixel 5 170 complete\n",
      "106\n",
      "pixel 5 171 complete\n",
      "97\n",
      "pixel 5 172 complete\n",
      "90\n",
      "pixel 5 173 complete\n",
      "86\n",
      "pixel 5 174 complete\n",
      "81\n",
      "pixel 5 175 complete\n",
      "82\n",
      "pixel 5 176 complete\n",
      "91\n",
      "pixel 5 177 complete\n",
      "102\n",
      "pixel 5 178 complete\n",
      "97\n",
      "pixel 5 179 complete\n",
      "89\n",
      "pixel 5 180 complete\n",
      "91\n",
      "pixel 5 181 complete\n",
      "104\n",
      "pixel 5 182 complete\n",
      "108\n",
      "pixel 5 183 complete\n",
      "107\n",
      "pixel 5 184 complete\n",
      "106\n",
      "pixel 5 185 complete\n",
      "105\n",
      "pixel 5 186 complete\n",
      "102\n",
      "pixel 5 187 complete\n",
      "96\n",
      "pixel 5 188 complete\n",
      "86\n",
      "pixel 5 189 complete\n",
      "87\n",
      "pixel 5 190 complete\n",
      "91\n",
      "pixel 5 191 complete\n",
      "88\n",
      "pixel 5 192 complete\n",
      "88\n",
      "pixel 5 193 complete\n",
      "92\n",
      "pixel 5 194 complete\n",
      "90\n",
      "pixel 5 195 complete\n",
      "99\n",
      "pixel 5 196 complete\n",
      "106\n",
      "pixel 5 197 complete\n",
      "99\n",
      "pixel 5 198 complete\n",
      "97\n",
      "pixel 5 199 complete\n",
      "97\n",
      "pixel 5 200 complete\n",
      "93\n",
      "pixel 5 201 complete\n",
      "89\n",
      "pixel 5 202 complete\n",
      "91\n",
      "pixel 5 203 complete\n",
      "96\n",
      "pixel 5 204 complete\n",
      "108\n",
      "pixel 5 205 complete\n",
      "114\n",
      "pixel 5 206 complete\n",
      "107\n",
      "pixel 5 207 complete\n",
      "100\n",
      "pixel 5 208 complete\n",
      "99\n",
      "pixel 5 209 complete\n",
      "99\n",
      "pixel 5 210 complete\n",
      "93\n",
      "pixel 5 211 complete\n",
      "91\n",
      "pixel 5 212 complete\n",
      "89\n",
      "pixel 5 213 complete\n",
      "92\n",
      "pixel 5 214 complete\n",
      "98\n",
      "pixel 5 215 complete\n",
      "99\n",
      "pixel 5 216 complete\n",
      "116\n",
      "pixel 5 217 complete\n",
      "157\n",
      "pixel 5 218 complete\n",
      "175\n",
      "pixel 5 219 complete\n",
      "182\n",
      "pixel 5 220 complete\n",
      "200\n",
      "pixel 5 221 complete\n",
      "211\n",
      "pixel 5 222 complete\n",
      "199\n",
      "pixel 5 223 complete\n",
      "189\n",
      "pixel 5 224 complete\n",
      "173\n",
      "pixel 5 225 complete\n",
      "176\n",
      "pixel 5 226 complete\n",
      "186\n",
      "pixel 5 227 complete\n",
      "192\n",
      "pixel 5 228 complete\n",
      "196\n",
      "pixel 5 229 complete\n",
      "205\n",
      "pixel 5 230 complete\n",
      "211\n",
      "pixel 5 231 complete\n",
      "224\n",
      "pixel 5 232 complete\n",
      "234\n",
      "pixel 5 233 complete\n",
      "227\n",
      "pixel 5 234 complete\n",
      "214\n",
      "pixel 5 235 complete\n",
      "200\n",
      "pixel 5 236 complete\n",
      "193\n",
      "pixel 5 237 complete\n",
      "191\n",
      "pixel 5 238 complete\n",
      "178\n",
      "pixel 5 239 complete\n",
      "146\n",
      "pixel 5 240 complete\n",
      "113\n",
      "pixel 5 241 complete\n",
      "111\n",
      "pixel 5 242 complete\n",
      "123\n",
      "pixel 5 243 complete\n",
      "131\n",
      "pixel 5 244 complete\n",
      "125\n",
      "pixel 5 245 complete\n",
      "116\n",
      "pixel 5 246 complete\n",
      "112\n",
      "pixel 5 247 complete\n",
      "107\n",
      "pixel 5 248 complete\n",
      "112\n",
      "pixel 5 249 complete\n",
      "119\n",
      "pixel 5 250 complete\n",
      "129\n",
      "pixel 5 251 complete\n",
      "135\n",
      "pixel 5 252 complete\n",
      "141\n",
      "pixel 5 253 complete\n",
      "140\n",
      "pixel 5 254 complete\n",
      "133\n",
      "pixel 5 255 complete\n",
      "117\n",
      "pixel 5 256 complete\n",
      "99\n",
      "pixel 5 257 complete\n",
      "101\n",
      "pixel 5 258 complete\n",
      "103\n",
      "pixel 5 259 complete\n",
      "109\n",
      "pixel 5 260 complete\n",
      "129\n",
      "pixel 5 261 complete\n",
      "150\n",
      "pixel 5 262 complete\n",
      "143\n",
      "pixel 5 263 complete\n",
      "141\n",
      "pixel 5 264 complete\n",
      "160\n",
      "pixel 5 265 complete\n",
      "169\n",
      "pixel 5 266 complete\n",
      "161\n",
      "pixel 5 267 complete\n",
      "151\n",
      "pixel 5 268 complete\n",
      "138\n",
      "pixel 5 269 complete\n",
      "121\n",
      "pixel 5 270 complete\n",
      "117\n",
      "pixel 5 271 complete\n",
      "123\n",
      "pixel 5 272 complete\n",
      "117\n",
      "pixel 5 273 complete\n",
      "102\n",
      "pixel 5 274 complete\n",
      "111\n",
      "pixel 5 275 complete\n",
      "126\n",
      "pixel 5 276 complete\n",
      "112\n",
      "pixel 5 277 complete\n",
      "93\n",
      "pixel 5 278 complete\n",
      "88\n",
      "pixel 5 279 complete\n",
      "92\n",
      "pixel 5 280 complete\n",
      "94\n",
      "pixel 5 281 complete\n",
      "89\n",
      "pixel 5 282 complete\n",
      "76\n",
      "pixel 5 283 complete\n",
      "68\n",
      "pixel 5 284 complete\n",
      "60\n",
      "pixel 5 285 complete\n",
      "58\n",
      "pixel 5 286 complete\n",
      "68\n",
      "pixel 5 287 complete\n",
      "75\n",
      "pixel 5 288 complete\n",
      "77\n",
      "pixel 5 289 complete\n",
      "75\n",
      "pixel 5 290 complete\n",
      "65\n",
      "pixel 5 291 complete\n",
      "60\n",
      "pixel 5 292 complete\n",
      "77\n",
      "pixel 5 293 complete\n",
      "87\n",
      "pixel 5 294 complete\n",
      "72\n",
      "pixel 5 295 complete\n",
      "62\n",
      "pixel 5 296 complete\n",
      "64\n",
      "pixel 5 297 complete\n",
      "67\n",
      "pixel 5 298 complete\n",
      "74\n",
      "pixel 5 299 complete\n",
      "87\n",
      "pixel 5 300 complete\n",
      "84\n",
      "pixel 5 301 complete\n",
      "61\n",
      "pixel 5 302 complete\n",
      "44\n",
      "pixel 5 303 complete\n",
      "50\n",
      "pixel 5 304 complete\n",
      "66\n",
      "pixel 5 305 complete\n",
      "65\n",
      "pixel 5 306 complete\n",
      "56\n",
      "pixel 5 307 complete\n",
      "48\n",
      "pixel 5 308 complete\n",
      "50\n",
      "pixel 5 309 complete\n",
      "58\n",
      "pixel 5 310 complete\n",
      "77\n",
      "pixel 5 311 complete\n",
      "84\n",
      "pixel 5 312 complete\n",
      "87\n",
      "pixel 5 313 complete\n",
      "93\n",
      "pixel 5 314 complete\n",
      "94\n",
      "pixel 5 315 complete\n",
      "99\n",
      "pixel 5 316 complete\n",
      "108\n",
      "pixel 5 317 complete\n",
      "111\n",
      "pixel 5 318 complete\n",
      "96\n",
      "pixel 5 319 complete\n",
      "76\n",
      "pixel 5 320 complete\n",
      "57\n",
      "pixel 5 321 complete\n",
      "66\n",
      "pixel 5 322 complete\n",
      "91\n",
      "pixel 5 323 complete\n",
      "110\n",
      "pixel 5 324 complete\n",
      "100\n",
      "pixel 5 325 complete\n",
      "79\n",
      "pixel 5 326 complete\n",
      "68\n",
      "pixel 5 327 complete\n",
      "72\n",
      "pixel 5 328 complete\n",
      "79\n",
      "pixel 5 329 complete\n",
      "83\n",
      "pixel 5 330 complete\n",
      "81\n",
      "pixel 5 331 complete\n",
      "74\n",
      "pixel 5 332 complete\n",
      "65\n",
      "pixel 5 333 complete\n",
      "66\n",
      "pixel 5 334 complete\n",
      "84\n",
      "pixel 5 335 complete\n",
      "97\n",
      "pixel 5 336 complete\n",
      "105\n",
      "pixel 5 337 complete\n",
      "99\n",
      "pixel 5 338 complete\n",
      "86\n",
      "pixel 5 339 complete\n",
      "77\n",
      "pixel 5 340 complete\n",
      "81\n",
      "pixel 5 341 complete\n",
      "91\n",
      "pixel 5 342 complete\n",
      "106\n",
      "pixel 5 343 complete\n",
      "110\n",
      "pixel 5 344 complete\n",
      "93\n",
      "pixel 5 345 complete\n",
      "74\n",
      "pixel 5 346 complete\n",
      "78\n",
      "pixel 5 347 complete\n",
      "109\n",
      "pixel 5 348 complete\n",
      "133\n",
      "pixel 5 349 complete\n",
      "128\n",
      "pixel 5 350 complete\n",
      "104\n",
      "pixel 5 351 complete\n",
      "88\n",
      "pixel 5 352 complete\n",
      "81\n",
      "pixel 5 353 complete\n",
      "86\n",
      "pixel 5 354 complete\n",
      "102\n",
      "pixel 5 355 complete\n",
      "111\n",
      "pixel 5 356 complete\n",
      "103\n",
      "pixel 5 357 complete\n",
      "100\n",
      "pixel 5 358 complete\n",
      "102\n",
      "pixel 5 359 complete\n",
      "100\n",
      "pixel 5 360 complete\n",
      "90\n",
      "pixel 5 361 complete\n",
      "80\n",
      "pixel 5 362 complete\n",
      "74\n",
      "pixel 5 363 complete\n",
      "75\n",
      "pixel 5 364 complete\n",
      "80\n",
      "pixel 5 365 complete\n",
      "98\n",
      "pixel 5 366 complete\n",
      "117\n",
      "pixel 5 367 complete\n",
      "125\n",
      "pixel 5 368 complete\n",
      "119\n",
      "pixel 5 369 complete\n",
      "105\n",
      "pixel 5 370 complete\n",
      "89\n",
      "pixel 5 371 complete\n",
      "91\n",
      "pixel 5 372 complete\n",
      "106\n",
      "pixel 5 373 complete\n",
      "119\n",
      "pixel 5 374 complete\n",
      "107\n",
      "pixel 5 375 complete\n",
      "79\n",
      "pixel 5 376 complete\n",
      "66\n",
      "pixel 5 377 complete\n",
      "86\n",
      "pixel 5 378 complete\n",
      "105\n",
      "pixel 5 379 complete\n",
      "107\n",
      "pixel 5 380 complete\n",
      "107\n",
      "pixel 5 381 complete\n",
      "104\n",
      "pixel 5 382 complete\n",
      "80\n",
      "pixel 5 383 complete\n",
      "60\n",
      "pixel 5 384 complete\n",
      "68\n",
      "pixel 5 385 complete\n",
      "90\n",
      "pixel 5 386 complete\n",
      "104\n",
      "pixel 5 387 complete\n",
      "113\n",
      "pixel 5 388 complete\n",
      "109\n",
      "pixel 5 389 complete\n",
      "91\n",
      "pixel 5 390 complete\n",
      "84\n",
      "pixel 5 391 complete\n",
      "93\n",
      "pixel 5 392 complete\n",
      "112\n",
      "pixel 5 393 complete\n",
      "119\n",
      "pixel 5 394 complete\n",
      "102\n",
      "pixel 5 395 complete\n",
      "81\n",
      "pixel 5 396 complete\n",
      "87\n",
      "pixel 5 397 complete\n",
      "109\n",
      "pixel 5 398 complete\n",
      "118\n",
      "pixel 5 399 complete\n",
      "105\n",
      "pixel 5 400 complete\n",
      "84\n",
      "pixel 5 401 complete\n",
      "66\n",
      "pixel 5 402 complete\n",
      "56\n",
      "pixel 5 403 complete\n",
      "62\n",
      "pixel 5 404 complete\n",
      "76\n",
      "pixel 5 405 complete\n",
      "87\n",
      "pixel 5 406 complete\n",
      "91\n",
      "pixel 5 407 complete\n",
      "77\n",
      "pixel 5 408 complete\n",
      "70\n",
      "pixel 5 409 complete\n",
      "91\n",
      "pixel 5 410 complete\n",
      "108\n",
      "pixel 5 411 complete\n",
      "113\n",
      "pixel 5 412 complete\n",
      "109\n",
      "pixel 5 413 complete\n",
      "90\n",
      "pixel 5 414 complete\n",
      "73\n",
      "pixel 5 415 complete\n",
      "76\n",
      "pixel 5 416 complete\n",
      "93\n",
      "pixel 5 417 complete\n",
      "105\n",
      "pixel 5 418 complete\n",
      "96\n",
      "pixel 5 419 complete\n",
      "89\n",
      "pixel 5 420 complete\n",
      "107\n",
      "pixel 5 421 complete\n",
      "117\n",
      "pixel 5 422 complete\n",
      "109\n",
      "pixel 5 423 complete\n",
      "94\n",
      "pixel 5 424 complete\n",
      "76\n",
      "pixel 5 425 complete\n",
      "73\n",
      "pixel 5 426 complete\n",
      "91\n",
      "pixel 5 427 complete\n",
      "102\n",
      "pixel 5 428 complete\n",
      "99\n",
      "pixel 5 429 complete\n",
      "96\n",
      "pixel 5 430 complete\n",
      "90\n",
      "pixel 5 431 complete\n",
      "96\n",
      "pixel 5 432 complete\n",
      "97\n",
      "pixel 5 433 complete\n",
      "88\n",
      "pixel 5 434 complete\n",
      "73\n",
      "pixel 5 435 complete\n",
      "72\n",
      "pixel 5 436 complete\n",
      "72\n",
      "pixel 5 437 complete\n",
      "80\n",
      "pixel 5 438 complete\n",
      "87\n",
      "pixel 5 439 complete\n",
      "79\n",
      "pixel 5 440 complete\n",
      "73\n",
      "pixel 5 441 complete\n",
      "84\n",
      "pixel 5 442 complete\n",
      "98\n",
      "pixel 5 443 complete\n",
      "90\n",
      "pixel 5 444 complete\n",
      "87\n",
      "pixel 5 445 complete\n",
      "97\n",
      "pixel 5 446 complete\n",
      "113\n",
      "pixel 5 447 complete\n",
      "106\n",
      "pixel 5 448 complete\n",
      "100\n",
      "pixel 5 449 complete\n",
      "104\n",
      "pixel 5 450 complete\n",
      "102\n",
      "pixel 5 451 complete\n",
      "71\n",
      "pixel 5 452 complete\n",
      "69\n",
      "pixel 5 453 complete\n",
      "99\n",
      "pixel 5 454 complete\n",
      "122\n",
      "pixel 5 455 complete\n",
      "116\n",
      "pixel 5 456 complete\n",
      "115\n",
      "pixel 5 457 complete\n",
      "129\n",
      "pixel 5 458 complete\n",
      "153\n",
      "pixel 5 459 complete\n",
      "168\n",
      "pixel 5 460 complete\n",
      "172\n",
      "pixel 5 461 complete\n",
      "171\n",
      "pixel 5 462 complete\n",
      "177\n",
      "pixel 5 463 complete\n",
      "185\n",
      "pixel 5 464 complete\n",
      "185\n",
      "pixel 5 465 complete\n",
      "175\n",
      "pixel 5 466 complete\n",
      "173\n",
      "pixel 5 467 complete\n",
      "176\n",
      "pixel 5 468 complete\n",
      "173\n",
      "pixel 5 469 complete\n",
      "155\n",
      "pixel 5 470 complete\n",
      "137\n",
      "pixel 5 471 complete\n",
      "135\n",
      "pixel 5 472 complete\n",
      "146\n",
      "pixel 5 473 complete\n",
      "146\n",
      "pixel 5 474 complete\n",
      "117\n",
      "pixel 5 475 complete\n",
      "86\n",
      "pixel 5 476 complete\n",
      "88\n",
      "pixel 5 477 complete\n",
      "128\n",
      "pixel 5 478 complete\n",
      "155\n",
      "pixel 5 479 complete\n",
      "170\n",
      "pixel 5 480 complete\n",
      "174\n",
      "pixel 5 481 complete\n",
      "159\n",
      "pixel 5 482 complete\n",
      "131\n",
      "pixel 5 483 complete\n",
      "117\n",
      "pixel 5 484 complete\n",
      "112\n",
      "pixel 5 485 complete\n",
      "128\n",
      "pixel 5 486 complete\n",
      "146\n",
      "pixel 5 487 complete\n",
      "124\n",
      "pixel 5 488 complete\n",
      "76\n",
      "pixel 5 489 complete\n",
      "51\n",
      "pixel 5 490 complete\n",
      "48\n",
      "pixel 5 491 complete\n",
      "51\n",
      "pixel 5 492 complete\n",
      "50\n",
      "pixel 5 493 complete\n",
      "34\n",
      "pixel 5 494 complete\n",
      "15\n",
      "pixel 5 495 complete\n",
      "13\n",
      "pixel 5 496 complete\n",
      "35\n",
      "pixel 5 497 complete\n",
      "74\n",
      "pixel 5 498 complete\n",
      "108\n",
      "pixel 5 499 complete\n",
      "123\n",
      "pixel 5 500 complete\n",
      "122\n",
      "pixel 5 501 complete\n",
      "112\n",
      "pixel 5 502 complete\n",
      "102\n",
      "pixel 5 503 complete\n",
      "95\n",
      "pixel 5 504 complete\n",
      "95\n",
      "pixel 5 505 complete\n",
      "103\n",
      "pixel 5 506 complete\n",
      "113\n",
      "pixel 5 507 complete\n",
      "107\n",
      "pixel 5 508 complete\n",
      "98\n",
      "pixel 5 509 complete\n",
      "99\n",
      "pixel 5 510 complete\n",
      "107\n",
      "pixel 5 511 complete\n",
      "167\n",
      "pixel 6 0 complete\n",
      "180\n",
      "pixel 6 1 complete\n",
      "168\n",
      "pixel 6 2 complete\n",
      "162\n",
      "pixel 6 3 complete\n",
      "172\n",
      "pixel 6 4 complete\n",
      "183\n",
      "pixel 6 5 complete\n",
      "186\n",
      "pixel 6 6 complete\n",
      "177\n",
      "pixel 6 7 complete\n",
      "174\n",
      "pixel 6 8 complete\n",
      "171\n",
      "pixel 6 9 complete\n",
      "178\n",
      "pixel 6 10 complete\n",
      "186\n",
      "pixel 6 11 complete\n",
      "178\n",
      "pixel 6 12 complete\n",
      "165\n",
      "pixel 6 13 complete\n",
      "154\n",
      "pixel 6 14 complete\n",
      "153\n",
      "pixel 6 15 complete\n",
      "145\n",
      "pixel 6 16 complete\n",
      "130\n",
      "pixel 6 17 complete\n",
      "112\n",
      "pixel 6 18 complete\n",
      "113\n",
      "pixel 6 19 complete\n",
      "119\n",
      "pixel 6 20 complete\n",
      "120\n",
      "pixel 6 21 complete\n",
      "113\n",
      "pixel 6 22 complete\n",
      "104\n",
      "pixel 6 23 complete\n",
      "97\n",
      "pixel 6 24 complete\n",
      "91\n",
      "pixel 6 25 complete\n",
      "98\n",
      "pixel 6 26 complete\n",
      "105\n",
      "pixel 6 27 complete\n",
      "106\n",
      "pixel 6 28 complete\n",
      "102\n",
      "pixel 6 29 complete\n",
      "98\n",
      "pixel 6 30 complete\n",
      "90\n",
      "pixel 6 31 complete\n",
      "92\n",
      "pixel 6 32 complete\n",
      "97\n",
      "pixel 6 33 complete\n",
      "100\n",
      "pixel 6 34 complete\n",
      "107\n",
      "pixel 6 35 complete\n",
      "118\n",
      "pixel 6 36 complete\n",
      "121\n",
      "pixel 6 37 complete\n",
      "129\n",
      "pixel 6 38 complete\n",
      "140\n",
      "pixel 6 39 complete\n",
      "153\n",
      "pixel 6 40 complete\n",
      "156\n",
      "pixel 6 41 complete\n",
      "165\n",
      "pixel 6 42 complete\n",
      "170\n",
      "pixel 6 43 complete\n",
      "179\n",
      "pixel 6 44 complete\n",
      "187\n",
      "pixel 6 45 complete\n",
      "189\n",
      "pixel 6 46 complete\n",
      "182\n",
      "pixel 6 47 complete\n",
      "186\n",
      "pixel 6 48 complete\n",
      "196\n",
      "pixel 6 49 complete\n",
      "196\n",
      "pixel 6 50 complete\n",
      "187\n",
      "pixel 6 51 complete\n",
      "184\n",
      "pixel 6 52 complete\n",
      "179\n",
      "pixel 6 53 complete\n",
      "174\n",
      "pixel 6 54 complete\n",
      "183\n",
      "pixel 6 55 complete\n",
      "185\n",
      "pixel 6 56 complete\n",
      "169\n",
      "pixel 6 57 complete\n",
      "155\n",
      "pixel 6 58 complete\n",
      "156\n",
      "pixel 6 59 complete\n",
      "149\n",
      "pixel 6 60 complete\n",
      "138\n",
      "pixel 6 61 complete\n",
      "126\n",
      "pixel 6 62 complete\n",
      "115\n",
      "pixel 6 63 complete\n",
      "105\n",
      "pixel 6 64 complete\n",
      "103\n",
      "pixel 6 65 complete\n",
      "106\n",
      "pixel 6 66 complete\n",
      "110\n",
      "pixel 6 67 complete\n",
      "111\n",
      "pixel 6 68 complete\n",
      "109\n",
      "pixel 6 69 complete\n",
      "105\n",
      "pixel 6 70 complete\n",
      "102\n",
      "pixel 6 71 complete\n",
      "98\n",
      "pixel 6 72 complete\n",
      "105\n",
      "pixel 6 73 complete\n",
      "105\n",
      "pixel 6 74 complete\n",
      "105\n",
      "pixel 6 75 complete\n",
      "109\n",
      "pixel 6 76 complete\n",
      "125\n",
      "pixel 6 77 complete\n",
      "141\n",
      "pixel 6 78 complete\n",
      "149\n",
      "pixel 6 79 complete\n",
      "148\n",
      "pixel 6 80 complete\n",
      "152\n",
      "pixel 6 81 complete\n",
      "145\n",
      "pixel 6 82 complete\n",
      "121\n",
      "pixel 6 83 complete\n",
      "103\n",
      "pixel 6 84 complete\n",
      "109\n",
      "pixel 6 85 complete\n",
      "125\n",
      "pixel 6 86 complete\n",
      "145\n",
      "pixel 6 87 complete\n",
      "160\n",
      "pixel 6 88 complete\n",
      "161\n",
      "pixel 6 89 complete\n",
      "151\n",
      "pixel 6 90 complete\n",
      "141\n",
      "pixel 6 91 complete\n",
      "142\n",
      "pixel 6 92 complete\n",
      "149\n",
      "pixel 6 93 complete\n",
      "140\n",
      "pixel 6 94 complete\n",
      "129\n",
      "pixel 6 95 complete\n",
      "131\n",
      "pixel 6 96 complete\n",
      "136\n",
      "pixel 6 97 complete\n",
      "131\n",
      "pixel 6 98 complete\n",
      "136\n",
      "pixel 6 99 complete\n",
      "144\n",
      "pixel 6 100 complete\n",
      "150\n",
      "pixel 6 101 complete\n",
      "150\n",
      "pixel 6 102 complete\n",
      "152\n",
      "pixel 6 103 complete\n",
      "149\n",
      "pixel 6 104 complete\n",
      "144\n",
      "pixel 6 105 complete\n",
      "140\n",
      "pixel 6 106 complete\n",
      "141\n",
      "pixel 6 107 complete\n",
      "141\n",
      "pixel 6 108 complete\n",
      "142\n",
      "pixel 6 109 complete\n",
      "153\n",
      "pixel 6 110 complete\n",
      "163\n",
      "pixel 6 111 complete\n",
      "157\n",
      "pixel 6 112 complete\n",
      "145\n",
      "pixel 6 113 complete\n",
      "139\n",
      "pixel 6 114 complete\n",
      "143\n",
      "pixel 6 115 complete\n",
      "151\n",
      "pixel 6 116 complete\n",
      "150\n",
      "pixel 6 117 complete\n",
      "150\n",
      "pixel 6 118 complete\n",
      "150\n",
      "pixel 6 119 complete\n",
      "152\n",
      "pixel 6 120 complete\n",
      "150\n",
      "pixel 6 121 complete\n",
      "152\n",
      "pixel 6 122 complete\n",
      "152\n",
      "pixel 6 123 complete\n",
      "152\n",
      "pixel 6 124 complete\n",
      "154\n",
      "pixel 6 125 complete\n",
      "162\n",
      "pixel 6 126 complete\n",
      "164\n",
      "pixel 6 127 complete\n",
      "158\n",
      "pixel 6 128 complete\n",
      "160\n",
      "pixel 6 129 complete\n",
      "162\n",
      "pixel 6 130 complete\n",
      "148\n",
      "pixel 6 131 complete\n",
      "131\n",
      "pixel 6 132 complete\n",
      "136\n",
      "pixel 6 133 complete\n",
      "143\n",
      "pixel 6 134 complete\n",
      "147\n",
      "pixel 6 135 complete\n",
      "155\n",
      "pixel 6 136 complete\n",
      "153\n",
      "pixel 6 137 complete\n",
      "139\n",
      "pixel 6 138 complete\n",
      "145\n",
      "pixel 6 139 complete\n",
      "156\n",
      "pixel 6 140 complete\n",
      "153\n",
      "pixel 6 141 complete\n",
      "154\n",
      "pixel 6 142 complete\n",
      "158\n",
      "pixel 6 143 complete\n",
      "158\n",
      "pixel 6 144 complete\n",
      "156\n",
      "pixel 6 145 complete\n",
      "152\n",
      "pixel 6 146 complete\n",
      "148\n",
      "pixel 6 147 complete\n",
      "142\n",
      "pixel 6 148 complete\n",
      "128\n",
      "pixel 6 149 complete\n",
      "117\n",
      "pixel 6 150 complete\n",
      "110\n",
      "pixel 6 151 complete\n",
      "100\n",
      "pixel 6 152 complete\n",
      "100\n",
      "pixel 6 153 complete\n",
      "97\n",
      "pixel 6 154 complete\n",
      "91\n",
      "pixel 6 155 complete\n",
      "89\n",
      "pixel 6 156 complete\n",
      "91\n",
      "pixel 6 157 complete\n",
      "89\n",
      "pixel 6 158 complete\n",
      "87\n",
      "pixel 6 159 complete\n",
      "100\n",
      "pixel 6 160 complete\n",
      "112\n",
      "pixel 6 161 complete\n",
      "105\n",
      "pixel 6 162 complete\n",
      "92\n",
      "pixel 6 163 complete\n",
      "100\n",
      "pixel 6 164 complete\n",
      "106\n",
      "pixel 6 165 complete\n",
      "106\n",
      "pixel 6 166 complete\n",
      "104\n",
      "pixel 6 167 complete\n",
      "106\n",
      "pixel 6 168 complete\n",
      "113\n",
      "pixel 6 169 complete\n",
      "111\n",
      "pixel 6 170 complete\n",
      "100\n",
      "pixel 6 171 complete\n",
      "92\n",
      "pixel 6 172 complete\n",
      "92\n",
      "pixel 6 173 complete\n",
      "97\n",
      "pixel 6 174 complete\n",
      "95\n",
      "pixel 6 175 complete\n",
      "90\n",
      "pixel 6 176 complete\n",
      "93\n",
      "pixel 6 177 complete\n",
      "103\n",
      "pixel 6 178 complete\n",
      "96\n",
      "pixel 6 179 complete\n",
      "92\n",
      "pixel 6 180 complete\n",
      "96\n",
      "pixel 6 181 complete\n",
      "107\n",
      "pixel 6 182 complete\n",
      "109\n",
      "pixel 6 183 complete\n",
      "113\n",
      "pixel 6 184 complete\n",
      "114\n",
      "pixel 6 185 complete\n",
      "104\n",
      "pixel 6 186 complete\n",
      "90\n",
      "pixel 6 187 complete\n",
      "85\n",
      "pixel 6 188 complete\n",
      "87\n",
      "pixel 6 189 complete\n",
      "87\n",
      "pixel 6 190 complete\n",
      "83\n",
      "pixel 6 191 complete\n",
      "76\n",
      "pixel 6 192 complete\n",
      "81\n",
      "pixel 6 193 complete\n",
      "89\n",
      "pixel 6 194 complete\n",
      "92\n",
      "pixel 6 195 complete\n",
      "95\n",
      "pixel 6 196 complete\n",
      "96\n",
      "pixel 6 197 complete\n",
      "94\n",
      "pixel 6 198 complete\n",
      "94\n",
      "pixel 6 199 complete\n",
      "96\n",
      "pixel 6 200 complete\n",
      "98\n",
      "pixel 6 201 complete\n",
      "96\n",
      "pixel 6 202 complete\n",
      "87\n",
      "pixel 6 203 complete\n",
      "92\n",
      "pixel 6 204 complete\n",
      "109\n",
      "pixel 6 205 complete\n",
      "122\n",
      "pixel 6 206 complete\n",
      "117\n",
      "pixel 6 207 complete\n",
      "111\n",
      "pixel 6 208 complete\n",
      "103\n",
      "pixel 6 209 complete\n",
      "93\n",
      "pixel 6 210 complete\n",
      "79\n",
      "pixel 6 211 complete\n",
      "83\n",
      "pixel 6 212 complete\n",
      "95\n",
      "pixel 6 213 complete\n",
      "102\n",
      "pixel 6 214 complete\n",
      "103\n",
      "pixel 6 215 complete\n",
      "100\n",
      "pixel 6 216 complete\n",
      "117\n",
      "pixel 6 217 complete\n",
      "158\n",
      "pixel 6 218 complete\n",
      "175\n",
      "pixel 6 219 complete\n",
      "175\n",
      "pixel 6 220 complete\n",
      "187\n",
      "pixel 6 221 complete\n",
      "200\n",
      "pixel 6 222 complete\n",
      "199\n",
      "pixel 6 223 complete\n",
      "185\n",
      "pixel 6 224 complete\n",
      "167\n",
      "pixel 6 225 complete\n",
      "169\n",
      "pixel 6 226 complete\n",
      "184\n",
      "pixel 6 227 complete\n",
      "189\n",
      "pixel 6 228 complete\n",
      "194\n",
      "pixel 6 229 complete\n",
      "200\n",
      "pixel 6 230 complete\n",
      "206\n",
      "pixel 6 231 complete\n",
      "216\n",
      "pixel 6 232 complete\n",
      "223\n",
      "pixel 6 233 complete\n",
      "213\n",
      "pixel 6 234 complete\n",
      "204\n",
      "pixel 6 235 complete\n",
      "205\n",
      "pixel 6 236 complete\n",
      "210\n",
      "pixel 6 237 complete\n",
      "204\n",
      "pixel 6 238 complete\n",
      "179\n",
      "pixel 6 239 complete\n",
      "145\n",
      "pixel 6 240 complete\n",
      "111\n",
      "pixel 6 241 complete\n",
      "111\n",
      "pixel 6 242 complete\n",
      "120\n",
      "pixel 6 243 complete\n",
      "124\n",
      "pixel 6 244 complete\n",
      "116\n",
      "pixel 6 245 complete\n",
      "110\n",
      "pixel 6 246 complete\n",
      "98\n",
      "pixel 6 247 complete\n",
      "97\n",
      "pixel 6 248 complete\n",
      "108\n",
      "pixel 6 249 complete\n",
      "125\n",
      "pixel 6 250 complete\n",
      "141\n",
      "pixel 6 251 complete\n",
      "148\n",
      "pixel 6 252 complete\n",
      "150\n",
      "pixel 6 253 complete\n",
      "148\n",
      "pixel 6 254 complete\n",
      "130\n",
      "pixel 6 255 complete\n",
      "106\n",
      "pixel 6 256 complete\n",
      "99\n",
      "pixel 6 257 complete\n",
      "107\n",
      "pixel 6 258 complete\n",
      "105\n",
      "pixel 6 259 complete\n",
      "114\n",
      "pixel 6 260 complete\n",
      "134\n",
      "pixel 6 261 complete\n",
      "142\n",
      "pixel 6 262 complete\n",
      "134\n",
      "pixel 6 263 complete\n",
      "143\n",
      "pixel 6 264 complete\n",
      "161\n",
      "pixel 6 265 complete\n",
      "164\n",
      "pixel 6 266 complete\n",
      "165\n",
      "pixel 6 267 complete\n",
      "167\n",
      "pixel 6 268 complete\n",
      "160\n",
      "pixel 6 269 complete\n",
      "137\n",
      "pixel 6 270 complete\n",
      "122\n",
      "pixel 6 271 complete\n",
      "114\n",
      "pixel 6 272 complete\n",
      "102\n",
      "pixel 6 273 complete\n",
      "84\n",
      "pixel 6 274 complete\n",
      "92\n",
      "pixel 6 275 complete\n",
      "101\n",
      "pixel 6 276 complete\n",
      "84\n",
      "pixel 6 277 complete\n",
      "64\n",
      "pixel 6 278 complete\n",
      "66\n",
      "pixel 6 279 complete\n",
      "79\n",
      "pixel 6 280 complete\n",
      "84\n",
      "pixel 6 281 complete\n",
      "73\n",
      "pixel 6 282 complete\n",
      "59\n",
      "pixel 6 283 complete\n",
      "49\n",
      "pixel 6 284 complete\n",
      "53\n",
      "pixel 6 285 complete\n",
      "66\n",
      "pixel 6 286 complete\n",
      "77\n",
      "pixel 6 287 complete\n",
      "73\n",
      "pixel 6 288 complete\n",
      "64\n",
      "pixel 6 289 complete\n",
      "65\n",
      "pixel 6 290 complete\n",
      "66\n",
      "pixel 6 291 complete\n",
      "61\n",
      "pixel 6 292 complete\n",
      "69\n",
      "pixel 6 293 complete\n",
      "77\n",
      "pixel 6 294 complete\n",
      "63\n",
      "pixel 6 295 complete\n",
      "57\n",
      "pixel 6 296 complete\n",
      "64\n",
      "pixel 6 297 complete\n",
      "73\n",
      "pixel 6 298 complete\n",
      "86\n",
      "pixel 6 299 complete\n",
      "97\n",
      "pixel 6 300 complete\n",
      "91\n",
      "pixel 6 301 complete\n",
      "64\n",
      "pixel 6 302 complete\n",
      "44\n",
      "pixel 6 303 complete\n",
      "56\n",
      "pixel 6 304 complete\n",
      "83\n",
      "pixel 6 305 complete\n",
      "77\n",
      "pixel 6 306 complete\n",
      "63\n",
      "pixel 6 307 complete\n",
      "55\n",
      "pixel 6 308 complete\n",
      "55\n",
      "pixel 6 309 complete\n",
      "64\n",
      "pixel 6 310 complete\n",
      "92\n",
      "pixel 6 311 complete\n",
      "99\n",
      "pixel 6 312 complete\n",
      "88\n",
      "pixel 6 313 complete\n",
      "88\n",
      "pixel 6 314 complete\n",
      "105\n",
      "pixel 6 315 complete\n",
      "126\n",
      "pixel 6 316 complete\n",
      "136\n",
      "pixel 6 317 complete\n",
      "130\n",
      "pixel 6 318 complete\n",
      "109\n",
      "pixel 6 319 complete\n",
      "87\n",
      "pixel 6 320 complete\n",
      "66\n",
      "pixel 6 321 complete\n",
      "74\n",
      "pixel 6 322 complete\n",
      "101\n",
      "pixel 6 323 complete\n",
      "120\n",
      "pixel 6 324 complete\n",
      "106\n",
      "pixel 6 325 complete\n",
      "93\n",
      "pixel 6 326 complete\n",
      "98\n",
      "pixel 6 327 complete\n",
      "112\n",
      "pixel 6 328 complete\n",
      "116\n",
      "pixel 6 329 complete\n",
      "108\n",
      "pixel 6 330 complete\n",
      "95\n",
      "pixel 6 331 complete\n",
      "81\n",
      "pixel 6 332 complete\n",
      "66\n",
      "pixel 6 333 complete\n",
      "73\n",
      "pixel 6 334 complete\n",
      "107\n",
      "pixel 6 335 complete\n",
      "126\n",
      "pixel 6 336 complete\n",
      "119\n",
      "pixel 6 337 complete\n",
      "104\n",
      "pixel 6 338 complete\n",
      "92\n",
      "pixel 6 339 complete\n",
      "88\n",
      "pixel 6 340 complete\n",
      "95\n",
      "pixel 6 341 complete\n",
      "107\n",
      "pixel 6 342 complete\n",
      "111\n",
      "pixel 6 343 complete\n",
      "99\n",
      "pixel 6 344 complete\n",
      "72\n",
      "pixel 6 345 complete\n",
      "62\n",
      "pixel 6 346 complete\n",
      "82\n",
      "pixel 6 347 complete\n",
      "115\n",
      "pixel 6 348 complete\n",
      "127\n",
      "pixel 6 349 complete\n",
      "108\n",
      "pixel 6 350 complete\n",
      "81\n",
      "pixel 6 351 complete\n",
      "78\n",
      "pixel 6 352 complete\n",
      "86\n",
      "pixel 6 353 complete\n",
      "95\n",
      "pixel 6 354 complete\n",
      "108\n",
      "pixel 6 355 complete\n",
      "109\n",
      "pixel 6 356 complete\n",
      "94\n",
      "pixel 6 357 complete\n",
      "98\n",
      "pixel 6 358 complete\n",
      "112\n",
      "pixel 6 359 complete\n",
      "111\n",
      "pixel 6 360 complete\n",
      "101\n",
      "pixel 6 361 complete\n",
      "96\n",
      "pixel 6 362 complete\n",
      "85\n",
      "pixel 6 363 complete\n",
      "82\n",
      "pixel 6 364 complete\n",
      "93\n",
      "pixel 6 365 complete\n",
      "108\n",
      "pixel 6 366 complete\n",
      "118\n",
      "pixel 6 367 complete\n",
      "125\n",
      "pixel 6 368 complete\n",
      "115\n",
      "pixel 6 369 complete\n",
      "100\n",
      "pixel 6 370 complete\n",
      "92\n",
      "pixel 6 371 complete\n",
      "103\n",
      "pixel 6 372 complete\n",
      "121\n",
      "pixel 6 373 complete\n",
      "131\n",
      "pixel 6 374 complete\n",
      "112\n",
      "pixel 6 375 complete\n",
      "77\n",
      "pixel 6 376 complete\n",
      "68\n",
      "pixel 6 377 complete\n",
      "100\n",
      "pixel 6 378 complete\n",
      "124\n",
      "pixel 6 379 complete\n",
      "117\n",
      "pixel 6 380 complete\n",
      "111\n",
      "pixel 6 381 complete\n",
      "101\n",
      "pixel 6 382 complete\n",
      "70\n",
      "pixel 6 383 complete\n",
      "49\n",
      "pixel 6 384 complete\n",
      "66\n",
      "pixel 6 385 complete\n",
      "100\n",
      "pixel 6 386 complete\n",
      "117\n",
      "pixel 6 387 complete\n",
      "114\n",
      "pixel 6 388 complete\n",
      "104\n",
      "pixel 6 389 complete\n",
      "92\n",
      "pixel 6 390 complete\n",
      "93\n",
      "pixel 6 391 complete\n",
      "105\n",
      "pixel 6 392 complete\n",
      "117\n",
      "pixel 6 393 complete\n",
      "119\n",
      "pixel 6 394 complete\n",
      "98\n",
      "pixel 6 395 complete\n",
      "72\n",
      "pixel 6 396 complete\n",
      "79\n",
      "pixel 6 397 complete\n",
      "110\n",
      "pixel 6 398 complete\n",
      "122\n",
      "pixel 6 399 complete\n",
      "111\n",
      "pixel 6 400 complete\n",
      "91\n",
      "pixel 6 401 complete\n",
      "72\n",
      "pixel 6 402 complete\n",
      "64\n",
      "pixel 6 403 complete\n",
      "76\n",
      "pixel 6 404 complete\n",
      "94\n",
      "pixel 6 405 complete\n",
      "104\n",
      "pixel 6 406 complete\n",
      "100\n",
      "pixel 6 407 complete\n",
      "84\n",
      "pixel 6 408 complete\n",
      "78\n",
      "pixel 6 409 complete\n",
      "94\n",
      "pixel 6 410 complete\n",
      "110\n",
      "pixel 6 411 complete\n",
      "110\n",
      "pixel 6 412 complete\n",
      "99\n",
      "pixel 6 413 complete\n",
      "80\n",
      "pixel 6 414 complete\n",
      "69\n",
      "pixel 6 415 complete\n",
      "84\n",
      "pixel 6 416 complete\n",
      "102\n",
      "pixel 6 417 complete\n",
      "95\n",
      "pixel 6 418 complete\n",
      "76\n",
      "pixel 6 419 complete\n",
      "76\n",
      "pixel 6 420 complete\n",
      "102\n",
      "pixel 6 421 complete\n",
      "117\n",
      "pixel 6 422 complete\n",
      "107\n",
      "pixel 6 423 complete\n",
      "86\n",
      "pixel 6 424 complete\n",
      "69\n",
      "pixel 6 425 complete\n",
      "75\n",
      "pixel 6 426 complete\n",
      "103\n",
      "pixel 6 427 complete\n",
      "108\n",
      "pixel 6 428 complete\n",
      "97\n",
      "pixel 6 429 complete\n",
      "92\n",
      "pixel 6 430 complete\n",
      "93\n",
      "pixel 6 431 complete\n",
      "104\n",
      "pixel 6 432 complete\n",
      "106\n",
      "pixel 6 433 complete\n",
      "94\n",
      "pixel 6 434 complete\n",
      "80\n",
      "pixel 6 435 complete\n",
      "78\n",
      "pixel 6 436 complete\n",
      "79\n",
      "pixel 6 437 complete\n",
      "85\n",
      "pixel 6 438 complete\n",
      "82\n",
      "pixel 6 439 complete\n",
      "76\n",
      "pixel 6 440 complete\n",
      "74\n",
      "pixel 6 441 complete\n",
      "84\n",
      "pixel 6 442 complete\n",
      "92\n",
      "pixel 6 443 complete\n",
      "82\n",
      "pixel 6 444 complete\n",
      "75\n",
      "pixel 6 445 complete\n",
      "90\n",
      "pixel 6 446 complete\n",
      "113\n",
      "pixel 6 447 complete\n",
      "110\n",
      "pixel 6 448 complete\n",
      "102\n",
      "pixel 6 449 complete\n",
      "108\n",
      "pixel 6 450 complete\n",
      "106\n",
      "pixel 6 451 complete\n",
      "80\n",
      "pixel 6 452 complete\n",
      "82\n",
      "pixel 6 453 complete\n",
      "119\n",
      "pixel 6 454 complete\n",
      "134\n",
      "pixel 6 455 complete\n",
      "116\n",
      "pixel 6 456 complete\n",
      "114\n",
      "pixel 6 457 complete\n",
      "137\n",
      "pixel 6 458 complete\n",
      "157\n",
      "pixel 6 459 complete\n",
      "166\n",
      "pixel 6 460 complete\n",
      "171\n",
      "pixel 6 461 complete\n",
      "175\n",
      "pixel 6 462 complete\n",
      "178\n",
      "pixel 6 463 complete\n",
      "179\n",
      "pixel 6 464 complete\n",
      "177\n",
      "pixel 6 465 complete\n",
      "165\n",
      "pixel 6 466 complete\n",
      "162\n",
      "pixel 6 467 complete\n",
      "170\n",
      "pixel 6 468 complete\n",
      "175\n",
      "pixel 6 469 complete\n",
      "159\n",
      "pixel 6 470 complete\n",
      "137\n",
      "pixel 6 471 complete\n",
      "130\n",
      "pixel 6 472 complete\n",
      "140\n",
      "pixel 6 473 complete\n",
      "143\n",
      "pixel 6 474 complete\n",
      "118\n",
      "pixel 6 475 complete\n",
      "88\n",
      "pixel 6 476 complete\n",
      "89\n",
      "pixel 6 477 complete\n",
      "126\n",
      "pixel 6 478 complete\n",
      "151\n",
      "pixel 6 479 complete\n",
      "165\n",
      "pixel 6 480 complete\n",
      "171\n",
      "pixel 6 481 complete\n",
      "158\n",
      "pixel 6 482 complete\n",
      "123\n",
      "pixel 6 483 complete\n",
      "107\n",
      "pixel 6 484 complete\n",
      "112\n",
      "pixel 6 485 complete\n",
      "139\n",
      "pixel 6 486 complete\n",
      "157\n",
      "pixel 6 487 complete\n",
      "125\n",
      "pixel 6 488 complete\n",
      "74\n",
      "pixel 6 489 complete\n",
      "55\n",
      "pixel 6 490 complete\n",
      "54\n",
      "pixel 6 491 complete\n",
      "50\n",
      "pixel 6 492 complete\n",
      "41\n",
      "pixel 6 493 complete\n",
      "25\n",
      "pixel 6 494 complete\n",
      "11\n",
      "pixel 6 495 complete\n",
      "12\n",
      "pixel 6 496 complete\n",
      "28\n",
      "pixel 6 497 complete\n",
      "59\n",
      "pixel 6 498 complete\n",
      "93\n",
      "pixel 6 499 complete\n",
      "116\n",
      "pixel 6 500 complete\n",
      "125\n",
      "pixel 6 501 complete\n",
      "120\n",
      "pixel 6 502 complete\n",
      "108\n",
      "pixel 6 503 complete\n",
      "97\n",
      "pixel 6 504 complete\n",
      "98\n",
      "pixel 6 505 complete\n",
      "105\n",
      "pixel 6 506 complete\n",
      "109\n",
      "pixel 6 507 complete\n",
      "98\n",
      "pixel 6 508 complete\n",
      "93\n",
      "pixel 6 509 complete\n",
      "99\n",
      "pixel 6 510 complete\n",
      "106\n",
      "pixel 6 511 complete\n",
      "156\n",
      "pixel 7 0 complete\n",
      "167\n",
      "pixel 7 1 complete\n",
      "162\n",
      "pixel 7 2 complete\n",
      "149\n",
      "pixel 7 3 complete\n",
      "144\n",
      "pixel 7 4 complete\n",
      "148\n",
      "pixel 7 5 complete\n",
      "152\n",
      "pixel 7 6 complete\n",
      "145\n",
      "pixel 7 7 complete\n",
      "142\n",
      "pixel 7 8 complete\n",
      "132\n",
      "pixel 7 9 complete\n",
      "128\n",
      "pixel 7 10 complete\n",
      "135\n",
      "pixel 7 11 complete\n",
      "129\n",
      "pixel 7 12 complete\n",
      "119\n",
      "pixel 7 13 complete\n",
      "111\n",
      "pixel 7 14 complete\n",
      "106\n",
      "pixel 7 15 complete\n",
      "98\n",
      "pixel 7 16 complete\n",
      "93\n",
      "pixel 7 17 complete\n",
      "83\n",
      "pixel 7 18 complete\n",
      "85\n",
      "pixel 7 19 complete\n",
      "88\n",
      "pixel 7 20 complete\n",
      "94\n",
      "pixel 7 21 complete\n",
      "99\n",
      "pixel 7 22 complete\n",
      "100\n",
      "pixel 7 23 complete\n",
      "98\n",
      "pixel 7 24 complete\n",
      "103\n",
      "pixel 7 25 complete\n",
      "115\n",
      "pixel 7 26 complete\n",
      "123\n",
      "pixel 7 27 complete\n",
      "128\n",
      "pixel 7 28 complete\n",
      "127\n",
      "pixel 7 29 complete\n",
      "122\n",
      "pixel 7 30 complete\n",
      "124\n",
      "pixel 7 31 complete\n",
      "133\n",
      "pixel 7 32 complete\n",
      "137\n",
      "pixel 7 33 complete\n",
      "140\n",
      "pixel 7 34 complete\n",
      "152\n",
      "pixel 7 35 complete\n",
      "164\n",
      "pixel 7 36 complete\n",
      "174\n",
      "pixel 7 37 complete\n",
      "181\n",
      "pixel 7 38 complete\n",
      "178\n",
      "pixel 7 39 complete\n",
      "177\n",
      "pixel 7 40 complete\n",
      "180\n",
      "pixel 7 41 complete\n",
      "188\n",
      "pixel 7 42 complete\n",
      "192\n",
      "pixel 7 43 complete\n",
      "202\n",
      "pixel 7 44 complete\n",
      "203\n",
      "pixel 7 45 complete\n",
      "193\n",
      "pixel 7 46 complete\n",
      "185\n",
      "pixel 7 47 complete\n",
      "186\n",
      "pixel 7 48 complete\n",
      "190\n",
      "pixel 7 49 complete\n",
      "189\n",
      "pixel 7 50 complete\n",
      "175\n",
      "pixel 7 51 complete\n",
      "166\n",
      "pixel 7 52 complete\n",
      "154\n",
      "pixel 7 53 complete\n",
      "146\n",
      "pixel 7 54 complete\n",
      "148\n",
      "pixel 7 55 complete\n",
      "154\n",
      "pixel 7 56 complete\n",
      "139\n",
      "pixel 7 57 complete\n",
      "120\n",
      "pixel 7 58 complete\n",
      "111\n",
      "pixel 7 59 complete\n",
      "101\n",
      "pixel 7 60 complete\n",
      "83\n",
      "pixel 7 61 complete\n",
      "75\n",
      "pixel 7 62 complete\n",
      "84\n",
      "pixel 7 63 complete\n",
      "89\n",
      "pixel 7 64 complete\n",
      "95\n",
      "pixel 7 65 complete\n",
      "103\n",
      "pixel 7 66 complete\n",
      "102\n",
      "pixel 7 67 complete\n",
      "95\n",
      "pixel 7 68 complete\n",
      "98\n",
      "pixel 7 69 complete\n",
      "113\n",
      "pixel 7 70 complete\n",
      "128\n",
      "pixel 7 71 complete\n",
      "137\n",
      "pixel 7 72 complete\n",
      "148\n",
      "pixel 7 73 complete\n",
      "153\n",
      "pixel 7 74 complete\n",
      "157\n",
      "pixel 7 75 complete\n",
      "156\n",
      "pixel 7 76 complete\n",
      "158\n",
      "pixel 7 77 complete\n",
      "160\n",
      "pixel 7 78 complete\n",
      "168\n",
      "pixel 7 79 complete\n",
      "174\n",
      "pixel 7 80 complete\n",
      "180\n",
      "pixel 7 81 complete\n",
      "160\n",
      "pixel 7 82 complete\n",
      "125\n",
      "pixel 7 83 complete\n",
      "101\n",
      "pixel 7 84 complete\n",
      "106\n",
      "pixel 7 85 complete\n",
      "118\n",
      "pixel 7 86 complete\n",
      "138\n",
      "pixel 7 87 complete\n",
      "151\n",
      "pixel 7 88 complete\n",
      "157\n",
      "pixel 7 89 complete\n",
      "152\n",
      "pixel 7 90 complete\n",
      "145\n",
      "pixel 7 91 complete\n",
      "147\n",
      "pixel 7 92 complete\n",
      "149\n",
      "pixel 7 93 complete\n",
      "143\n",
      "pixel 7 94 complete\n",
      "136\n",
      "pixel 7 95 complete\n",
      "140\n",
      "pixel 7 96 complete\n",
      "140\n",
      "pixel 7 97 complete\n",
      "131\n",
      "pixel 7 98 complete\n",
      "132\n",
      "pixel 7 99 complete\n",
      "136\n",
      "pixel 7 100 complete\n",
      "138\n",
      "pixel 7 101 complete\n",
      "141\n",
      "pixel 7 102 complete\n",
      "149\n",
      "pixel 7 103 complete\n",
      "148\n",
      "pixel 7 104 complete\n",
      "143\n",
      "pixel 7 105 complete\n",
      "133\n",
      "pixel 7 106 complete\n",
      "133\n",
      "pixel 7 107 complete\n",
      "140\n",
      "pixel 7 108 complete\n",
      "142\n",
      "pixel 7 109 complete\n",
      "145\n",
      "pixel 7 110 complete\n",
      "151\n",
      "pixel 7 111 complete\n",
      "149\n",
      "pixel 7 112 complete\n",
      "140\n",
      "pixel 7 113 complete\n",
      "143\n",
      "pixel 7 114 complete\n",
      "151\n",
      "pixel 7 115 complete\n",
      "156\n",
      "pixel 7 116 complete\n",
      "156\n",
      "pixel 7 117 complete\n",
      "157\n",
      "pixel 7 118 complete\n",
      "148\n",
      "pixel 7 119 complete\n",
      "144\n",
      "pixel 7 120 complete\n",
      "147\n",
      "pixel 7 121 complete\n",
      "149\n",
      "pixel 7 122 complete\n",
      "139\n",
      "pixel 7 123 complete\n",
      "132\n",
      "pixel 7 124 complete\n",
      "141\n",
      "pixel 7 125 complete\n",
      "155\n",
      "pixel 7 126 complete\n",
      "151\n",
      "pixel 7 127 complete\n",
      "143\n",
      "pixel 7 128 complete\n",
      "150\n",
      "pixel 7 129 complete\n",
      "157\n",
      "pixel 7 130 complete\n",
      "142\n",
      "pixel 7 131 complete\n",
      "126\n",
      "pixel 7 132 complete\n",
      "139\n",
      "pixel 7 133 complete\n",
      "149\n",
      "pixel 7 134 complete\n",
      "146\n",
      "pixel 7 135 complete\n",
      "151\n",
      "pixel 7 136 complete\n",
      "155\n",
      "pixel 7 137 complete\n",
      "137\n",
      "pixel 7 138 complete\n",
      "139\n",
      "pixel 7 139 complete\n",
      "153\n",
      "pixel 7 140 complete\n",
      "156\n",
      "pixel 7 141 complete\n",
      "150\n",
      "pixel 7 142 complete\n",
      "152\n",
      "pixel 7 143 complete\n",
      "157\n",
      "pixel 7 144 complete\n",
      "156\n",
      "pixel 7 145 complete\n",
      "154\n",
      "pixel 7 146 complete\n",
      "154\n",
      "pixel 7 147 complete\n",
      "148\n",
      "pixel 7 148 complete\n",
      "139\n",
      "pixel 7 149 complete\n",
      "134\n",
      "pixel 7 150 complete\n",
      "116\n",
      "pixel 7 151 complete\n",
      "96\n",
      "pixel 7 152 complete\n",
      "96\n",
      "pixel 7 153 complete\n",
      "91\n",
      "pixel 7 154 complete\n",
      "86\n",
      "pixel 7 155 complete\n",
      "84\n",
      "pixel 7 156 complete\n",
      "87\n",
      "pixel 7 157 complete\n",
      "89\n",
      "pixel 7 158 complete\n",
      "97\n",
      "pixel 7 159 complete\n",
      "105\n",
      "pixel 7 160 complete\n",
      "103\n",
      "pixel 7 161 complete\n",
      "92\n",
      "pixel 7 162 complete\n",
      "88\n",
      "pixel 7 163 complete\n",
      "99\n",
      "pixel 7 164 complete\n",
      "107\n",
      "pixel 7 165 complete\n",
      "109\n",
      "pixel 7 166 complete\n",
      "102\n",
      "pixel 7 167 complete\n",
      "103\n",
      "pixel 7 168 complete\n",
      "107\n",
      "pixel 7 169 complete\n",
      "101\n",
      "pixel 7 170 complete\n",
      "92\n",
      "pixel 7 171 complete\n",
      "95\n",
      "pixel 7 172 complete\n",
      "104\n",
      "pixel 7 173 complete\n",
      "109\n",
      "pixel 7 174 complete\n",
      "102\n",
      "pixel 7 175 complete\n",
      "91\n",
      "pixel 7 176 complete\n",
      "92\n",
      "pixel 7 177 complete\n",
      "93\n",
      "pixel 7 178 complete\n",
      "91\n",
      "pixel 7 179 complete\n",
      "93\n",
      "pixel 7 180 complete\n",
      "101\n",
      "pixel 7 181 complete\n",
      "105\n",
      "pixel 7 182 complete\n",
      "104\n",
      "pixel 7 183 complete\n",
      "101\n",
      "pixel 7 184 complete\n",
      "105\n",
      "pixel 7 185 complete\n",
      "97\n",
      "pixel 7 186 complete\n",
      "89\n",
      "pixel 7 187 complete\n",
      "90\n",
      "pixel 7 188 complete\n",
      "98\n",
      "pixel 7 189 complete\n",
      "93\n",
      "pixel 7 190 complete\n",
      "90\n",
      "pixel 7 191 complete\n",
      "89\n",
      "pixel 7 192 complete\n",
      "93\n",
      "pixel 7 193 complete\n",
      "94\n",
      "pixel 7 194 complete\n",
      "93\n",
      "pixel 7 195 complete\n",
      "90\n",
      "pixel 7 196 complete\n",
      "88\n",
      "pixel 7 197 complete\n",
      "88\n",
      "pixel 7 198 complete\n",
      "91\n",
      "pixel 7 199 complete\n",
      "92\n",
      "pixel 7 200 complete\n",
      "93\n",
      "pixel 7 201 complete\n",
      "92\n",
      "pixel 7 202 complete\n",
      "82\n",
      "pixel 7 203 complete\n",
      "88\n",
      "pixel 7 204 complete\n",
      "105\n",
      "pixel 7 205 complete\n",
      "118\n",
      "pixel 7 206 complete\n",
      "115\n",
      "pixel 7 207 complete\n",
      "105\n",
      "pixel 7 208 complete\n",
      "99\n",
      "pixel 7 209 complete\n",
      "95\n",
      "pixel 7 210 complete\n",
      "81\n",
      "pixel 7 211 complete\n",
      "82\n",
      "pixel 7 212 complete\n",
      "95\n",
      "pixel 7 213 complete\n",
      "104\n",
      "pixel 7 214 complete\n",
      "109\n",
      "pixel 7 215 complete\n",
      "117\n",
      "pixel 7 216 complete\n",
      "137\n",
      "pixel 7 217 complete\n",
      "173\n",
      "pixel 7 218 complete\n",
      "187\n",
      "pixel 7 219 complete\n",
      "184\n",
      "pixel 7 220 complete\n",
      "188\n",
      "pixel 7 221 complete\n",
      "196\n",
      "pixel 7 222 complete\n",
      "192\n",
      "pixel 7 223 complete\n",
      "178\n",
      "pixel 7 224 complete\n",
      "167\n",
      "pixel 7 225 complete\n",
      "172\n",
      "pixel 7 226 complete\n",
      "191\n",
      "pixel 7 227 complete\n",
      "195\n",
      "pixel 7 228 complete\n",
      "197\n",
      "pixel 7 229 complete\n",
      "200\n",
      "pixel 7 230 complete\n",
      "206\n",
      "pixel 7 231 complete\n",
      "208\n",
      "pixel 7 232 complete\n",
      "210\n",
      "pixel 7 233 complete\n",
      "201\n",
      "pixel 7 234 complete\n",
      "196\n",
      "pixel 7 235 complete\n",
      "201\n",
      "pixel 7 236 complete\n",
      "206\n",
      "pixel 7 237 complete\n",
      "195\n",
      "pixel 7 238 complete\n",
      "169\n",
      "pixel 7 239 complete\n",
      "143\n",
      "pixel 7 240 complete\n",
      "121\n",
      "pixel 7 241 complete\n",
      "124\n",
      "pixel 7 242 complete\n",
      "122\n",
      "pixel 7 243 complete\n",
      "109\n",
      "pixel 7 244 complete\n",
      "98\n",
      "pixel 7 245 complete\n",
      "104\n",
      "pixel 7 246 complete\n",
      "99\n",
      "pixel 7 247 complete\n",
      "103\n",
      "pixel 7 248 complete\n",
      "118\n",
      "pixel 7 249 complete\n",
      "131\n",
      "pixel 7 250 complete\n",
      "143\n",
      "pixel 7 251 complete\n",
      "147\n",
      "pixel 7 252 complete\n",
      "150\n",
      "pixel 7 253 complete\n",
      "148\n",
      "pixel 7 254 complete\n",
      "130\n",
      "pixel 7 255 complete\n",
      "114\n",
      "pixel 7 256 complete\n",
      "121\n",
      "pixel 7 257 complete\n",
      "134\n",
      "pixel 7 258 complete\n",
      "127\n",
      "pixel 7 259 complete\n",
      "127\n",
      "pixel 7 260 complete\n",
      "137\n",
      "pixel 7 261 complete\n",
      "139\n",
      "pixel 7 262 complete\n",
      "135\n",
      "pixel 7 263 complete\n",
      "148\n",
      "pixel 7 264 complete\n",
      "164\n",
      "pixel 7 265 complete\n",
      "163\n",
      "pixel 7 266 complete\n",
      "167\n",
      "pixel 7 267 complete\n",
      "175\n",
      "pixel 7 268 complete\n",
      "173\n",
      "pixel 7 269 complete\n",
      "152\n",
      "pixel 7 270 complete\n",
      "125\n",
      "pixel 7 271 complete\n",
      "98\n",
      "pixel 7 272 complete\n",
      "89\n",
      "pixel 7 273 complete\n",
      "93\n",
      "pixel 7 274 complete\n",
      "103\n",
      "pixel 7 275 complete\n",
      "99\n",
      "pixel 7 276 complete\n",
      "77\n",
      "pixel 7 277 complete\n",
      "52\n",
      "pixel 7 278 complete\n",
      "47\n",
      "pixel 7 279 complete\n",
      "68\n",
      "pixel 7 280 complete\n",
      "81\n",
      "pixel 7 281 complete\n",
      "76\n",
      "pixel 7 282 complete\n",
      "66\n",
      "pixel 7 283 complete\n",
      "61\n",
      "pixel 7 284 complete\n",
      "67\n",
      "pixel 7 285 complete\n",
      "85\n",
      "pixel 7 286 complete\n",
      "94\n",
      "pixel 7 287 complete\n",
      "82\n",
      "pixel 7 288 complete\n",
      "65\n",
      "pixel 7 289 complete\n",
      "66\n",
      "pixel 7 290 complete\n",
      "80\n",
      "pixel 7 291 complete\n",
      "88\n",
      "pixel 7 292 complete\n",
      "91\n",
      "pixel 7 293 complete\n",
      "90\n",
      "pixel 7 294 complete\n",
      "74\n",
      "pixel 7 295 complete\n",
      "64\n",
      "pixel 7 296 complete\n",
      "67\n",
      "pixel 7 297 complete\n",
      "92\n",
      "pixel 7 298 complete\n",
      "120\n",
      "pixel 7 299 complete\n",
      "123\n",
      "pixel 7 300 complete\n",
      "107\n",
      "pixel 7 301 complete\n",
      "83\n",
      "pixel 7 302 complete\n",
      "62\n",
      "pixel 7 303 complete\n",
      "68\n",
      "pixel 7 304 complete\n",
      "97\n",
      "pixel 7 305 complete\n",
      "97\n",
      "pixel 7 306 complete\n",
      "84\n",
      "pixel 7 307 complete\n",
      "70\n",
      "pixel 7 308 complete\n",
      "68\n",
      "pixel 7 309 complete\n",
      "82\n",
      "pixel 7 310 complete\n",
      "113\n",
      "pixel 7 311 complete\n",
      "110\n",
      "pixel 7 312 complete\n",
      "87\n",
      "pixel 7 313 complete\n",
      "83\n",
      "pixel 7 314 complete\n",
      "110\n",
      "pixel 7 315 complete\n",
      "137\n",
      "pixel 7 316 complete\n",
      "146\n",
      "pixel 7 317 complete\n",
      "139\n",
      "pixel 7 318 complete\n",
      "121\n",
      "pixel 7 319 complete\n",
      "102\n",
      "pixel 7 320 complete\n",
      "90\n",
      "pixel 7 321 complete\n",
      "101\n",
      "pixel 7 322 complete\n",
      "117\n",
      "pixel 7 323 complete\n",
      "122\n",
      "pixel 7 324 complete\n",
      "103\n",
      "pixel 7 325 complete\n",
      "93\n",
      "pixel 7 326 complete\n",
      "104\n",
      "pixel 7 327 complete\n",
      "126\n",
      "pixel 7 328 complete\n",
      "132\n",
      "pixel 7 329 complete\n",
      "117\n",
      "pixel 7 330 complete\n",
      "100\n",
      "pixel 7 331 complete\n",
      "84\n",
      "pixel 7 332 complete\n",
      "81\n",
      "pixel 7 333 complete\n",
      "104\n",
      "pixel 7 334 complete\n",
      "138\n",
      "pixel 7 335 complete\n",
      "151\n",
      "pixel 7 336 complete\n",
      "131\n",
      "pixel 7 337 complete\n",
      "104\n",
      "pixel 7 338 complete\n",
      "94\n",
      "pixel 7 339 complete\n",
      "99\n",
      "pixel 7 340 complete\n",
      "107\n",
      "pixel 7 341 complete\n",
      "123\n",
      "pixel 7 342 complete\n",
      "123\n",
      "pixel 7 343 complete\n",
      "92\n",
      "pixel 7 344 complete\n",
      "65\n",
      "pixel 7 345 complete\n",
      "72\n",
      "pixel 7 346 complete\n",
      "96\n",
      "pixel 7 347 complete\n",
      "108\n",
      "pixel 7 348 complete\n",
      "101\n",
      "pixel 7 349 complete\n",
      "77\n",
      "pixel 7 350 complete\n",
      "63\n",
      "pixel 7 351 complete\n",
      "74\n",
      "pixel 7 352 complete\n",
      "93\n",
      "pixel 7 353 complete\n",
      "107\n",
      "pixel 7 354 complete\n",
      "114\n",
      "pixel 7 355 complete\n",
      "101\n",
      "pixel 7 356 complete\n",
      "81\n",
      "pixel 7 357 complete\n",
      "92\n",
      "pixel 7 358 complete\n",
      "116\n",
      "pixel 7 359 complete\n",
      "122\n",
      "pixel 7 360 complete\n",
      "114\n",
      "pixel 7 361 complete\n",
      "106\n",
      "pixel 7 362 complete\n",
      "84\n",
      "pixel 7 363 complete\n",
      "74\n",
      "pixel 7 364 complete\n",
      "99\n",
      "pixel 7 365 complete\n",
      "124\n",
      "pixel 7 366 complete\n",
      "126\n",
      "pixel 7 367 complete\n",
      "121\n",
      "pixel 7 368 complete\n",
      "107\n",
      "pixel 7 369 complete\n",
      "91\n",
      "pixel 7 370 complete\n",
      "93\n",
      "pixel 7 371 complete\n",
      "109\n",
      "pixel 7 372 complete\n",
      "124\n",
      "pixel 7 373 complete\n",
      "126\n",
      "pixel 7 374 complete\n",
      "109\n",
      "pixel 7 375 complete\n",
      "77\n",
      "pixel 7 376 complete\n",
      "67\n",
      "pixel 7 377 complete\n",
      "99\n",
      "pixel 7 378 complete\n",
      "131\n",
      "pixel 7 379 complete\n",
      "128\n",
      "pixel 7 380 complete\n",
      "111\n",
      "pixel 7 381 complete\n",
      "86\n",
      "pixel 7 382 complete\n",
      "55\n",
      "pixel 7 383 complete\n",
      "49\n",
      "pixel 7 384 complete\n",
      "83\n",
      "pixel 7 385 complete\n",
      "118\n",
      "pixel 7 386 complete\n",
      "122\n",
      "pixel 7 387 complete\n",
      "108\n",
      "pixel 7 388 complete\n",
      "93\n",
      "pixel 7 389 complete\n",
      "78\n",
      "pixel 7 390 complete\n",
      "89\n",
      "pixel 7 391 complete\n",
      "114\n",
      "pixel 7 392 complete\n",
      "126\n",
      "pixel 7 393 complete\n",
      "118\n",
      "pixel 7 394 complete\n",
      "93\n",
      "pixel 7 395 complete\n",
      "59\n",
      "pixel 7 396 complete\n",
      "65\n",
      "pixel 7 397 complete\n",
      "103\n",
      "pixel 7 398 complete\n",
      "124\n",
      "pixel 7 399 complete\n",
      "115\n",
      "pixel 7 400 complete\n",
      "98\n",
      "pixel 7 401 complete\n",
      "79\n",
      "pixel 7 402 complete\n",
      "72\n",
      "pixel 7 403 complete\n",
      "89\n",
      "pixel 7 404 complete\n",
      "107\n",
      "pixel 7 405 complete\n",
      "108\n",
      "pixel 7 406 complete\n",
      "95\n",
      "pixel 7 407 complete\n",
      "84\n",
      "pixel 7 408 complete\n",
      "90\n",
      "pixel 7 409 complete\n",
      "111\n",
      "pixel 7 410 complete\n",
      "120\n",
      "pixel 7 411 complete\n",
      "105\n",
      "pixel 7 412 complete\n",
      "84\n",
      "pixel 7 413 complete\n",
      "67\n",
      "pixel 7 414 complete\n",
      "68\n",
      "pixel 7 415 complete\n",
      "93\n",
      "pixel 7 416 complete\n",
      "109\n",
      "pixel 7 417 complete\n",
      "93\n",
      "pixel 7 418 complete\n",
      "71\n",
      "pixel 7 419 complete\n",
      "73\n",
      "pixel 7 420 complete\n",
      "101\n",
      "pixel 7 421 complete\n",
      "123\n",
      "pixel 7 422 complete\n",
      "113\n",
      "pixel 7 423 complete\n",
      "87\n",
      "pixel 7 424 complete\n",
      "75\n",
      "pixel 7 425 complete\n",
      "89\n",
      "pixel 7 426 complete\n",
      "117\n",
      "pixel 7 427 complete\n",
      "120\n",
      "pixel 7 428 complete\n",
      "100\n",
      "pixel 7 429 complete\n",
      "84\n",
      "pixel 7 430 complete\n",
      "81\n",
      "pixel 7 431 complete\n",
      "99\n",
      "pixel 7 432 complete\n",
      "103\n",
      "pixel 7 433 complete\n",
      "89\n",
      "pixel 7 434 complete\n",
      "74\n",
      "pixel 7 435 complete\n",
      "78\n",
      "pixel 7 436 complete\n",
      "87\n",
      "pixel 7 437 complete\n",
      "92\n",
      "pixel 7 438 complete\n",
      "89\n",
      "pixel 7 439 complete\n",
      "86\n",
      "pixel 7 440 complete\n",
      "83\n",
      "pixel 7 441 complete\n",
      "85\n",
      "pixel 7 442 complete\n",
      "85\n",
      "pixel 7 443 complete\n",
      "67\n",
      "pixel 7 444 complete\n",
      "60\n",
      "pixel 7 445 complete\n",
      "87\n",
      "pixel 7 446 complete\n",
      "110\n",
      "pixel 7 447 complete\n",
      "104\n",
      "pixel 7 448 complete\n",
      "97\n",
      "pixel 7 449 complete\n",
      "105\n",
      "pixel 7 450 complete\n",
      "106\n",
      "pixel 7 451 complete\n",
      "89\n",
      "pixel 7 452 complete\n",
      "95\n",
      "pixel 7 453 complete\n",
      "128\n",
      "pixel 7 454 complete\n",
      "133\n",
      "pixel 7 455 complete\n",
      "108\n",
      "pixel 7 456 complete\n",
      "106\n",
      "pixel 7 457 complete\n",
      "141\n",
      "pixel 7 458 complete\n",
      "162\n",
      "pixel 7 459 complete\n",
      "163\n",
      "pixel 7 460 complete\n",
      "169\n",
      "pixel 7 461 complete\n",
      "186\n",
      "pixel 7 462 complete\n",
      "192\n",
      "pixel 7 463 complete\n",
      "185\n",
      "pixel 7 464 complete\n",
      "173\n",
      "pixel 7 465 complete\n",
      "157\n",
      "pixel 7 466 complete\n",
      "151\n",
      "pixel 7 467 complete\n",
      "155\n",
      "pixel 7 468 complete\n",
      "164\n",
      "pixel 7 469 complete\n",
      "157\n",
      "pixel 7 470 complete\n",
      "138\n",
      "pixel 7 471 complete\n",
      "126\n",
      "pixel 7 472 complete\n",
      "134\n",
      "pixel 7 473 complete\n",
      "140\n",
      "pixel 7 474 complete\n",
      "120\n",
      "pixel 7 475 complete\n",
      "95\n",
      "pixel 7 476 complete\n",
      "104\n",
      "pixel 7 477 complete\n",
      "137\n",
      "pixel 7 478 complete\n",
      "157\n",
      "pixel 7 479 complete\n",
      "166\n",
      "pixel 7 480 complete\n",
      "165\n",
      "pixel 7 481 complete\n",
      "150\n",
      "pixel 7 482 complete\n",
      "120\n",
      "pixel 7 483 complete\n",
      "106\n",
      "pixel 7 484 complete\n",
      "114\n",
      "pixel 7 485 complete\n",
      "133\n",
      "pixel 7 486 complete\n",
      "147\n",
      "pixel 7 487 complete\n",
      "128\n",
      "pixel 7 488 complete\n",
      "82\n",
      "pixel 7 489 complete\n",
      "52\n",
      "pixel 7 490 complete\n",
      "41\n",
      "pixel 7 491 complete\n",
      "37\n",
      "pixel 7 492 complete\n",
      "32\n",
      "pixel 7 493 complete\n",
      "22\n",
      "pixel 7 494 complete\n",
      "15\n",
      "pixel 7 495 complete\n",
      "22\n",
      "pixel 7 496 complete\n",
      "35\n",
      "pixel 7 497 complete\n",
      "63\n",
      "pixel 7 498 complete\n",
      "94\n",
      "pixel 7 499 complete\n",
      "112\n",
      "pixel 7 500 complete\n",
      "123\n",
      "pixel 7 501 complete\n",
      "122\n",
      "pixel 7 502 complete\n",
      "104\n",
      "pixel 7 503 complete\n",
      "93\n",
      "pixel 7 504 complete\n",
      "102\n",
      "pixel 7 505 complete\n",
      "113\n",
      "pixel 7 506 complete\n",
      "113\n",
      "pixel 7 507 complete\n",
      "105\n",
      "pixel 7 508 complete\n",
      "103\n",
      "pixel 7 509 complete\n",
      "107\n",
      "pixel 7 510 complete\n",
      "106\n",
      "pixel 7 511 complete\n",
      "135\n",
      "pixel 8 0 complete\n",
      "132\n",
      "pixel 8 1 complete\n",
      "129\n",
      "pixel 8 2 complete\n",
      "127\n",
      "pixel 8 3 complete\n",
      "122\n",
      "pixel 8 4 complete\n",
      "114\n",
      "pixel 8 5 complete\n",
      "109\n",
      "pixel 8 6 complete\n",
      "99\n",
      "pixel 8 7 complete\n",
      "93\n",
      "pixel 8 8 complete\n",
      "90\n",
      "pixel 8 9 complete\n",
      "87\n",
      "pixel 8 10 complete\n",
      "91\n",
      "pixel 8 11 complete\n",
      "90\n",
      "pixel 8 12 complete\n",
      "89\n",
      "pixel 8 13 complete\n",
      "87\n",
      "pixel 8 14 complete\n",
      "89\n",
      "pixel 8 15 complete\n",
      "90\n",
      "pixel 8 16 complete\n",
      "92\n",
      "pixel 8 17 complete\n",
      "88\n",
      "pixel 8 18 complete\n",
      "92\n",
      "pixel 8 19 complete\n",
      "101\n",
      "pixel 8 20 complete\n",
      "117\n",
      "pixel 8 21 complete\n",
      "125\n",
      "pixel 8 22 complete\n",
      "130\n",
      "pixel 8 23 complete\n",
      "131\n",
      "pixel 8 24 complete\n",
      "144\n",
      "pixel 8 25 complete\n",
      "154\n",
      "pixel 8 26 complete\n",
      "156\n",
      "pixel 8 27 complete\n",
      "160\n",
      "pixel 8 28 complete\n",
      "164\n",
      "pixel 8 29 complete\n",
      "160\n",
      "pixel 8 30 complete\n",
      "164\n",
      "pixel 8 31 complete\n",
      "175\n",
      "pixel 8 32 complete\n",
      "180\n",
      "pixel 8 33 complete\n",
      "183\n",
      "pixel 8 34 complete\n",
      "185\n",
      "pixel 8 35 complete\n",
      "187\n",
      "pixel 8 36 complete\n",
      "199\n",
      "pixel 8 37 complete\n",
      "204\n",
      "pixel 8 38 complete\n",
      "192\n",
      "pixel 8 39 complete\n",
      "184\n",
      "pixel 8 40 complete\n",
      "187\n",
      "pixel 8 41 complete\n",
      "192\n",
      "pixel 8 42 complete\n",
      "194\n",
      "pixel 8 43 complete\n",
      "196\n",
      "pixel 8 44 complete\n",
      "186\n",
      "pixel 8 45 complete\n",
      "168\n",
      "pixel 8 46 complete\n",
      "162\n",
      "pixel 8 47 complete\n",
      "165\n",
      "pixel 8 48 complete\n",
      "164\n",
      "pixel 8 49 complete\n",
      "156\n",
      "pixel 8 50 complete\n",
      "141\n",
      "pixel 8 51 complete\n",
      "132\n",
      "pixel 8 52 complete\n",
      "121\n",
      "pixel 8 53 complete\n",
      "107\n",
      "pixel 8 54 complete\n",
      "97\n",
      "pixel 8 55 complete\n",
      "99\n",
      "pixel 8 56 complete\n",
      "95\n",
      "pixel 8 57 complete\n",
      "94\n",
      "pixel 8 58 complete\n",
      "96\n",
      "pixel 8 59 complete\n",
      "91\n",
      "pixel 8 60 complete\n",
      "71\n",
      "pixel 8 61 complete\n",
      "68\n",
      "pixel 8 62 complete\n",
      "86\n",
      "pixel 8 63 complete\n",
      "102\n",
      "pixel 8 64 complete\n",
      "119\n",
      "pixel 8 65 complete\n",
      "136\n",
      "pixel 8 66 complete\n",
      "135\n",
      "pixel 8 67 complete\n",
      "121\n",
      "pixel 8 68 complete\n",
      "123\n",
      "pixel 8 69 complete\n",
      "139\n",
      "pixel 8 70 complete\n",
      "160\n",
      "pixel 8 71 complete\n",
      "180\n",
      "pixel 8 72 complete\n",
      "187\n",
      "pixel 8 73 complete\n",
      "179\n",
      "pixel 8 74 complete\n",
      "175\n",
      "pixel 8 75 complete\n",
      "173\n",
      "pixel 8 76 complete\n",
      "171\n",
      "pixel 8 77 complete\n",
      "168\n",
      "pixel 8 78 complete\n",
      "173\n",
      "pixel 8 79 complete\n",
      "180\n",
      "pixel 8 80 complete\n",
      "181\n",
      "pixel 8 81 complete\n",
      "148\n",
      "pixel 8 82 complete\n",
      "114\n",
      "pixel 8 83 complete\n",
      "100\n",
      "pixel 8 84 complete\n",
      "101\n",
      "pixel 8 85 complete\n",
      "105\n",
      "pixel 8 86 complete\n",
      "127\n",
      "pixel 8 87 complete\n",
      "144\n",
      "pixel 8 88 complete\n",
      "150\n",
      "pixel 8 89 complete\n",
      "153\n",
      "pixel 8 90 complete\n",
      "153\n",
      "pixel 8 91 complete\n",
      "159\n",
      "pixel 8 92 complete\n",
      "155\n",
      "pixel 8 93 complete\n",
      "143\n",
      "pixel 8 94 complete\n",
      "133\n",
      "pixel 8 95 complete\n",
      "144\n",
      "pixel 8 96 complete\n",
      "146\n",
      "pixel 8 97 complete\n",
      "146\n",
      "pixel 8 98 complete\n",
      "147\n",
      "pixel 8 99 complete\n",
      "144\n",
      "pixel 8 100 complete\n",
      "136\n",
      "pixel 8 101 complete\n",
      "143\n",
      "pixel 8 102 complete\n",
      "154\n",
      "pixel 8 103 complete\n",
      "150\n",
      "pixel 8 104 complete\n",
      "142\n",
      "pixel 8 105 complete\n",
      "134\n",
      "pixel 8 106 complete\n",
      "137\n",
      "pixel 8 107 complete\n",
      "143\n",
      "pixel 8 108 complete\n",
      "144\n",
      "pixel 8 109 complete\n",
      "143\n",
      "pixel 8 110 complete\n",
      "147\n",
      "pixel 8 111 complete\n",
      "148\n",
      "pixel 8 112 complete\n",
      "144\n",
      "pixel 8 113 complete\n",
      "145\n",
      "pixel 8 114 complete\n",
      "149\n",
      "pixel 8 115 complete\n",
      "151\n",
      "pixel 8 116 complete\n",
      "155\n",
      "pixel 8 117 complete\n",
      "155\n",
      "pixel 8 118 complete\n",
      "147\n",
      "pixel 8 119 complete\n",
      "148\n",
      "pixel 8 120 complete\n",
      "154\n",
      "pixel 8 121 complete\n",
      "154\n",
      "pixel 8 122 complete\n",
      "150\n",
      "pixel 8 123 complete\n",
      "142\n",
      "pixel 8 124 complete\n",
      "141\n",
      "pixel 8 125 complete\n",
      "150\n",
      "pixel 8 126 complete\n",
      "146\n",
      "pixel 8 127 complete\n",
      "137\n",
      "pixel 8 128 complete\n",
      "143\n",
      "pixel 8 129 complete\n",
      "154\n",
      "pixel 8 130 complete\n",
      "144\n",
      "pixel 8 131 complete\n",
      "131\n",
      "pixel 8 132 complete\n",
      "138\n",
      "pixel 8 133 complete\n",
      "142\n",
      "pixel 8 134 complete\n",
      "142\n",
      "pixel 8 135 complete\n",
      "147\n",
      "pixel 8 136 complete\n",
      "152\n",
      "pixel 8 137 complete\n",
      "145\n",
      "pixel 8 138 complete\n",
      "150\n",
      "pixel 8 139 complete\n",
      "159\n",
      "pixel 8 140 complete\n",
      "163\n",
      "pixel 8 141 complete\n",
      "156\n",
      "pixel 8 142 complete\n",
      "149\n",
      "pixel 8 143 complete\n",
      "162\n",
      "pixel 8 144 complete\n",
      "171\n",
      "pixel 8 145 complete\n",
      "164\n",
      "pixel 8 146 complete\n",
      "154\n",
      "pixel 8 147 complete\n",
      "152\n",
      "pixel 8 148 complete\n",
      "150\n",
      "pixel 8 149 complete\n",
      "139\n",
      "pixel 8 150 complete\n",
      "109\n",
      "pixel 8 151 complete\n",
      "81\n",
      "pixel 8 152 complete\n",
      "81\n",
      "pixel 8 153 complete\n",
      "86\n",
      "pixel 8 154 complete\n",
      "92\n",
      "pixel 8 155 complete\n",
      "91\n",
      "pixel 8 156 complete\n",
      "89\n",
      "pixel 8 157 complete\n",
      "90\n",
      "pixel 8 158 complete\n",
      "103\n",
      "pixel 8 159 complete\n",
      "106\n",
      "pixel 8 160 complete\n",
      "92\n",
      "pixel 8 161 complete\n",
      "79\n",
      "pixel 8 162 complete\n",
      "87\n",
      "pixel 8 163 complete\n",
      "102\n",
      "pixel 8 164 complete\n",
      "104\n",
      "pixel 8 165 complete\n",
      "101\n",
      "pixel 8 166 complete\n",
      "95\n",
      "pixel 8 167 complete\n",
      "100\n",
      "pixel 8 168 complete\n",
      "107\n",
      "pixel 8 169 complete\n",
      "102\n",
      "pixel 8 170 complete\n",
      "96\n",
      "pixel 8 171 complete\n",
      "102\n",
      "pixel 8 172 complete\n",
      "113\n",
      "pixel 8 173 complete\n",
      "116\n",
      "pixel 8 174 complete\n",
      "109\n",
      "pixel 8 175 complete\n",
      "101\n",
      "pixel 8 176 complete\n",
      "98\n",
      "pixel 8 177 complete\n",
      "87\n",
      "pixel 8 178 complete\n",
      "86\n",
      "pixel 8 179 complete\n",
      "92\n",
      "pixel 8 180 complete\n",
      "99\n",
      "pixel 8 181 complete\n",
      "98\n",
      "pixel 8 182 complete\n",
      "93\n",
      "pixel 8 183 complete\n",
      "82\n",
      "pixel 8 184 complete\n",
      "90\n",
      "pixel 8 185 complete\n",
      "97\n",
      "pixel 8 186 complete\n",
      "99\n",
      "pixel 8 187 complete\n",
      "100\n",
      "pixel 8 188 complete\n",
      "101\n",
      "pixel 8 189 complete\n",
      "91\n",
      "pixel 8 190 complete\n",
      "90\n",
      "pixel 8 191 complete\n",
      "95\n",
      "pixel 8 192 complete\n",
      "104\n",
      "pixel 8 193 complete\n",
      "105\n",
      "pixel 8 194 complete\n",
      "96\n",
      "pixel 8 195 complete\n",
      "88\n",
      "pixel 8 196 complete\n",
      "89\n",
      "pixel 8 197 complete\n",
      "93\n",
      "pixel 8 198 complete\n",
      "95\n",
      "pixel 8 199 complete\n",
      "88\n",
      "pixel 8 200 complete\n",
      "86\n",
      "pixel 8 201 complete\n",
      "84\n",
      "pixel 8 202 complete\n",
      "81\n",
      "pixel 8 203 complete\n",
      "89\n",
      "pixel 8 204 complete\n",
      "102\n",
      "pixel 8 205 complete\n",
      "110\n",
      "pixel 8 206 complete\n",
      "102\n",
      "pixel 8 207 complete\n",
      "92\n",
      "pixel 8 208 complete\n",
      "92\n",
      "pixel 8 209 complete\n",
      "97\n",
      "pixel 8 210 complete\n",
      "90\n",
      "pixel 8 211 complete\n",
      "92\n",
      "pixel 8 212 complete\n",
      "95\n",
      "pixel 8 213 complete\n",
      "95\n",
      "pixel 8 214 complete\n",
      "102\n",
      "pixel 8 215 complete\n",
      "125\n",
      "pixel 8 216 complete\n",
      "161\n",
      "pixel 8 217 complete\n",
      "193\n",
      "pixel 8 218 complete\n",
      "196\n",
      "pixel 8 219 complete\n",
      "193\n",
      "pixel 8 220 complete\n",
      "200\n",
      "pixel 8 221 complete\n",
      "201\n",
      "pixel 8 222 complete\n",
      "186\n",
      "pixel 8 223 complete\n",
      "177\n",
      "pixel 8 224 complete\n",
      "174\n",
      "pixel 8 225 complete\n",
      "179\n",
      "pixel 8 226 complete\n",
      "192\n",
      "pixel 8 227 complete\n",
      "200\n",
      "pixel 8 228 complete\n",
      "198\n",
      "pixel 8 229 complete\n",
      "202\n",
      "pixel 8 230 complete\n",
      "210\n",
      "pixel 8 231 complete\n",
      "209\n",
      "pixel 8 232 complete\n",
      "208\n",
      "pixel 8 233 complete\n",
      "204\n",
      "pixel 8 234 complete\n",
      "197\n",
      "pixel 8 235 complete\n",
      "191\n",
      "pixel 8 236 complete\n",
      "186\n",
      "pixel 8 237 complete\n",
      "173\n",
      "pixel 8 238 complete\n",
      "159\n",
      "pixel 8 239 complete\n",
      "144\n",
      "pixel 8 240 complete\n",
      "126\n",
      "pixel 8 241 complete\n",
      "129\n",
      "pixel 8 242 complete\n",
      "130\n",
      "pixel 8 243 complete\n",
      "114\n",
      "pixel 8 244 complete\n",
      "101\n",
      "pixel 8 245 complete\n",
      "108\n",
      "pixel 8 246 complete\n",
      "112\n",
      "pixel 8 247 complete\n",
      "113\n",
      "pixel 8 248 complete\n",
      "124\n",
      "pixel 8 249 complete\n",
      "132\n",
      "pixel 8 250 complete\n",
      "147\n",
      "pixel 8 251 complete\n",
      "152\n",
      "pixel 8 252 complete\n",
      "157\n",
      "pixel 8 253 complete\n",
      "149\n",
      "pixel 8 254 complete\n",
      "133\n",
      "pixel 8 255 complete\n",
      "129\n",
      "pixel 8 256 complete\n",
      "146\n",
      "pixel 8 257 complete\n",
      "154\n",
      "pixel 8 258 complete\n",
      "141\n",
      "pixel 8 259 complete\n",
      "135\n",
      "pixel 8 260 complete\n",
      "142\n",
      "pixel 8 261 complete\n",
      "139\n",
      "pixel 8 262 complete\n",
      "131\n",
      "pixel 8 263 complete\n",
      "144\n",
      "pixel 8 264 complete\n",
      "165\n",
      "pixel 8 265 complete\n",
      "169\n",
      "pixel 8 266 complete\n",
      "170\n",
      "pixel 8 267 complete\n",
      "169\n",
      "pixel 8 268 complete\n",
      "162\n",
      "pixel 8 269 complete\n",
      "153\n",
      "pixel 8 270 complete\n",
      "128\n",
      "pixel 8 271 complete\n",
      "95\n",
      "pixel 8 272 complete\n",
      "92\n",
      "pixel 8 273 complete\n",
      "109\n",
      "pixel 8 274 complete\n",
      "121\n",
      "pixel 8 275 complete\n",
      "117\n",
      "pixel 8 276 complete\n",
      "94\n",
      "pixel 8 277 complete\n",
      "65\n",
      "pixel 8 278 complete\n",
      "61\n",
      "pixel 8 279 complete\n",
      "89\n",
      "pixel 8 280 complete\n",
      "103\n",
      "pixel 8 281 complete\n",
      "95\n",
      "pixel 8 282 complete\n",
      "80\n",
      "pixel 8 283 complete\n",
      "76\n",
      "pixel 8 284 complete\n",
      "79\n",
      "pixel 8 285 complete\n",
      "95\n",
      "pixel 8 286 complete\n",
      "104\n",
      "pixel 8 287 complete\n",
      "99\n",
      "pixel 8 288 complete\n",
      "81\n",
      "pixel 8 289 complete\n",
      "77\n",
      "pixel 8 290 complete\n",
      "93\n",
      "pixel 8 291 complete\n",
      "108\n",
      "pixel 8 292 complete\n",
      "108\n",
      "pixel 8 293 complete\n",
      "104\n",
      "pixel 8 294 complete\n",
      "92\n",
      "pixel 8 295 complete\n",
      "80\n",
      "pixel 8 296 complete\n",
      "84\n",
      "pixel 8 297 complete\n",
      "117\n",
      "pixel 8 298 complete\n",
      "142\n",
      "pixel 8 299 complete\n",
      "131\n",
      "pixel 8 300 complete\n",
      "114\n",
      "pixel 8 301 complete\n",
      "98\n",
      "pixel 8 302 complete\n",
      "85\n",
      "pixel 8 303 complete\n",
      "89\n",
      "pixel 8 304 complete\n",
      "104\n",
      "pixel 8 305 complete\n",
      "98\n",
      "pixel 8 306 complete\n",
      "86\n",
      "pixel 8 307 complete\n",
      "72\n",
      "pixel 8 308 complete\n",
      "80\n",
      "pixel 8 309 complete\n",
      "108\n",
      "pixel 8 310 complete\n",
      "127\n",
      "pixel 8 311 complete\n",
      "108\n",
      "pixel 8 312 complete\n",
      "88\n",
      "pixel 8 313 complete\n",
      "92\n",
      "pixel 8 314 complete\n",
      "116\n",
      "pixel 8 315 complete\n",
      "137\n",
      "pixel 8 316 complete\n",
      "141\n",
      "pixel 8 317 complete\n",
      "141\n",
      "pixel 8 318 complete\n",
      "136\n",
      "pixel 8 319 complete\n",
      "125\n",
      "pixel 8 320 complete\n",
      "123\n",
      "pixel 8 321 complete\n",
      "134\n",
      "pixel 8 322 complete\n",
      "130\n",
      "pixel 8 323 complete\n",
      "122\n",
      "pixel 8 324 complete\n",
      "112\n",
      "pixel 8 325 complete\n",
      "105\n",
      "pixel 8 326 complete\n",
      "106\n",
      "pixel 8 327 complete\n",
      "123\n",
      "pixel 8 328 complete\n",
      "131\n",
      "pixel 8 329 complete\n",
      "122\n",
      "pixel 8 330 complete\n",
      "103\n",
      "pixel 8 331 complete\n",
      "87\n",
      "pixel 8 332 complete\n",
      "101\n",
      "pixel 8 333 complete\n",
      "137\n",
      "pixel 8 334 complete\n",
      "157\n",
      "pixel 8 335 complete\n",
      "149\n",
      "pixel 8 336 complete\n",
      "124\n",
      "pixel 8 337 complete\n",
      "97\n",
      "pixel 8 338 complete\n",
      "94\n",
      "pixel 8 339 complete\n",
      "104\n",
      "pixel 8 340 complete\n",
      "113\n",
      "pixel 8 341 complete\n",
      "121\n",
      "pixel 8 342 complete\n",
      "115\n",
      "pixel 8 343 complete\n",
      "85\n",
      "pixel 8 344 complete\n",
      "72\n",
      "pixel 8 345 complete\n",
      "94\n",
      "pixel 8 346 complete\n",
      "119\n",
      "pixel 8 347 complete\n",
      "115\n",
      "pixel 8 348 complete\n",
      "94\n",
      "pixel 8 349 complete\n",
      "67\n",
      "pixel 8 350 complete\n",
      "60\n",
      "pixel 8 351 complete\n",
      "80\n",
      "pixel 8 352 complete\n",
      "104\n",
      "pixel 8 353 complete\n",
      "124\n",
      "pixel 8 354 complete\n",
      "128\n",
      "pixel 8 355 complete\n",
      "104\n",
      "pixel 8 356 complete\n",
      "79\n",
      "pixel 8 357 complete\n",
      "94\n",
      "pixel 8 358 complete\n",
      "119\n",
      "pixel 8 359 complete\n",
      "130\n",
      "pixel 8 360 complete\n",
      "128\n",
      "pixel 8 361 complete\n",
      "120\n",
      "pixel 8 362 complete\n",
      "94\n",
      "pixel 8 363 complete\n",
      "77\n",
      "pixel 8 364 complete\n",
      "106\n",
      "pixel 8 365 complete\n",
      "140\n",
      "pixel 8 366 complete\n",
      "138\n",
      "pixel 8 367 complete\n",
      "117\n",
      "pixel 8 368 complete\n",
      "101\n",
      "pixel 8 369 complete\n",
      "90\n",
      "pixel 8 370 complete\n",
      "94\n",
      "pixel 8 371 complete\n",
      "110\n",
      "pixel 8 372 complete\n",
      "121\n",
      "pixel 8 373 complete\n",
      "118\n",
      "pixel 8 374 complete\n",
      "103\n",
      "pixel 8 375 complete\n",
      "80\n",
      "pixel 8 376 complete\n",
      "67\n",
      "pixel 8 377 complete\n",
      "88\n",
      "pixel 8 378 complete\n",
      "122\n",
      "pixel 8 379 complete\n",
      "131\n",
      "pixel 8 380 complete\n",
      "111\n",
      "pixel 8 381 complete\n",
      "79\n",
      "pixel 8 382 complete\n",
      "49\n",
      "pixel 8 383 complete\n",
      "54\n",
      "pixel 8 384 complete\n",
      "95\n",
      "pixel 8 385 complete\n",
      "128\n",
      "pixel 8 386 complete\n",
      "123\n",
      "pixel 8 387 complete\n",
      "105\n",
      "pixel 8 388 complete\n",
      "85\n",
      "pixel 8 389 complete\n",
      "63\n",
      "pixel 8 390 complete\n",
      "81\n",
      "pixel 8 391 complete\n",
      "119\n",
      "pixel 8 392 complete\n",
      "132\n",
      "pixel 8 393 complete\n",
      "112\n",
      "pixel 8 394 complete\n",
      "84\n",
      "pixel 8 395 complete\n",
      "54\n",
      "pixel 8 396 complete\n",
      "65\n",
      "pixel 8 397 complete\n",
      "106\n",
      "pixel 8 398 complete\n",
      "130\n",
      "pixel 8 399 complete\n",
      "114\n",
      "pixel 8 400 complete\n",
      "96\n",
      "pixel 8 401 complete\n",
      "85\n",
      "pixel 8 402 complete\n",
      "86\n",
      "pixel 8 403 complete\n",
      "105\n",
      "pixel 8 404 complete\n",
      "120\n",
      "pixel 8 405 complete\n",
      "112\n",
      "pixel 8 406 complete\n",
      "92\n",
      "pixel 8 407 complete\n",
      "86\n",
      "pixel 8 408 complete\n",
      "102\n",
      "pixel 8 409 complete\n",
      "130\n",
      "pixel 8 410 complete\n",
      "134\n",
      "pixel 8 411 complete\n",
      "118\n",
      "pixel 8 412 complete\n",
      "102\n",
      "pixel 8 413 complete\n",
      "88\n",
      "pixel 8 414 complete\n",
      "84\n",
      "pixel 8 415 complete\n",
      "109\n",
      "pixel 8 416 complete\n",
      "124\n",
      "pixel 8 417 complete\n",
      "109\n",
      "pixel 8 418 complete\n",
      "83\n",
      "pixel 8 419 complete\n",
      "75\n",
      "pixel 8 420 complete\n",
      "98\n",
      "pixel 8 421 complete\n",
      "125\n",
      "pixel 8 422 complete\n",
      "121\n",
      "pixel 8 423 complete\n",
      "94\n",
      "pixel 8 424 complete\n",
      "82\n",
      "pixel 8 425 complete\n",
      "94\n",
      "pixel 8 426 complete\n",
      "115\n",
      "pixel 8 427 complete\n",
      "117\n",
      "pixel 8 428 complete\n",
      "99\n",
      "pixel 8 429 complete\n",
      "85\n",
      "pixel 8 430 complete\n",
      "83\n",
      "pixel 8 431 complete\n",
      "98\n",
      "pixel 8 432 complete\n",
      "103\n",
      "pixel 8 433 complete\n",
      "93\n",
      "pixel 8 434 complete\n",
      "75\n",
      "pixel 8 435 complete\n",
      "77\n",
      "pixel 8 436 complete\n",
      "97\n",
      "pixel 8 437 complete\n",
      "108\n",
      "pixel 8 438 complete\n",
      "108\n",
      "pixel 8 439 complete\n",
      "101\n",
      "pixel 8 440 complete\n",
      "93\n",
      "pixel 8 441 complete\n",
      "93\n",
      "pixel 8 442 complete\n",
      "90\n",
      "pixel 8 443 complete\n",
      "69\n",
      "pixel 8 444 complete\n",
      "65\n",
      "pixel 8 445 complete\n",
      "91\n",
      "pixel 8 446 complete\n",
      "108\n",
      "pixel 8 447 complete\n",
      "105\n",
      "pixel 8 448 complete\n",
      "102\n",
      "pixel 8 449 complete\n",
      "112\n",
      "pixel 8 450 complete\n",
      "115\n",
      "pixel 8 451 complete\n",
      "102\n",
      "pixel 8 452 complete\n",
      "106\n",
      "pixel 8 453 complete\n",
      "128\n",
      "pixel 8 454 complete\n",
      "128\n",
      "pixel 8 455 complete\n",
      "105\n",
      "pixel 8 456 complete\n",
      "105\n",
      "pixel 8 457 complete\n",
      "142\n",
      "pixel 8 458 complete\n",
      "161\n",
      "pixel 8 459 complete\n",
      "160\n",
      "pixel 8 460 complete\n",
      "164\n",
      "pixel 8 461 complete\n",
      "185\n",
      "pixel 8 462 complete\n",
      "197\n",
      "pixel 8 463 complete\n",
      "193\n",
      "pixel 8 464 complete\n",
      "174\n",
      "pixel 8 465 complete\n",
      "159\n",
      "pixel 8 466 complete\n",
      "155\n",
      "pixel 8 467 complete\n",
      "158\n",
      "pixel 8 468 complete\n",
      "163\n",
      "pixel 8 469 complete\n",
      "153\n",
      "pixel 8 470 complete\n",
      "138\n",
      "pixel 8 471 complete\n",
      "125\n",
      "pixel 8 472 complete\n",
      "126\n",
      "pixel 8 473 complete\n",
      "133\n",
      "pixel 8 474 complete\n",
      "126\n",
      "pixel 8 475 complete\n",
      "114\n",
      "pixel 8 476 complete\n",
      "127\n",
      "pixel 8 477 complete\n",
      "152\n",
      "pixel 8 478 complete\n",
      "169\n",
      "pixel 8 479 complete\n",
      "176\n",
      "pixel 8 480 complete\n",
      "166\n",
      "pixel 8 481 complete\n",
      "141\n",
      "pixel 8 482 complete\n",
      "115\n",
      "pixel 8 483 complete\n",
      "108\n",
      "pixel 8 484 complete\n",
      "117\n",
      "pixel 8 485 complete\n",
      "128\n",
      "pixel 8 486 complete\n",
      "136\n",
      "pixel 8 487 complete\n",
      "127\n",
      "pixel 8 488 complete\n",
      "84\n",
      "pixel 8 489 complete\n",
      "41\n",
      "pixel 8 490 complete\n",
      "22\n",
      "pixel 8 491 complete\n",
      "21\n",
      "pixel 8 492 complete\n",
      "22\n",
      "pixel 8 493 complete\n",
      "22\n",
      "pixel 8 494 complete\n",
      "23\n",
      "pixel 8 495 complete\n",
      "33\n",
      "pixel 8 496 complete\n",
      "46\n",
      "pixel 8 497 complete\n",
      "72\n",
      "pixel 8 498 complete\n",
      "97\n",
      "pixel 8 499 complete\n",
      "104\n",
      "pixel 8 500 complete\n",
      "108\n",
      "pixel 8 501 complete\n",
      "110\n",
      "pixel 8 502 complete\n",
      "100\n",
      "pixel 8 503 complete\n",
      "99\n",
      "pixel 8 504 complete\n",
      "110\n",
      "pixel 8 505 complete\n",
      "121\n",
      "pixel 8 506 complete\n",
      "123\n",
      "pixel 8 507 complete\n",
      "115\n",
      "pixel 8 508 complete\n",
      "108\n",
      "pixel 8 509 complete\n",
      "106\n",
      "pixel 8 510 complete\n",
      "101\n",
      "pixel 8 511 complete\n",
      "112\n",
      "pixel 9 0 complete\n",
      "101\n",
      "pixel 9 1 complete\n",
      "96\n",
      "pixel 9 2 complete\n",
      "102\n",
      "pixel 9 3 complete\n",
      "105\n",
      "pixel 9 4 complete\n",
      "95\n",
      "pixel 9 5 complete\n",
      "85\n",
      "pixel 9 6 complete\n",
      "76\n",
      "pixel 9 7 complete\n",
      "77\n",
      "pixel 9 8 complete\n",
      "92\n",
      "pixel 9 9 complete\n",
      "100\n",
      "pixel 9 10 complete\n",
      "102\n",
      "pixel 9 11 complete\n",
      "104\n",
      "pixel 9 12 complete\n",
      "112\n",
      "pixel 9 13 complete\n",
      "113\n",
      "pixel 9 14 complete\n",
      "116\n",
      "pixel 9 15 complete\n",
      "118\n",
      "pixel 9 16 complete\n",
      "123\n",
      "pixel 9 17 complete\n",
      "123\n",
      "pixel 9 18 complete\n",
      "129\n",
      "pixel 9 19 complete\n",
      "146\n",
      "pixel 9 20 complete\n",
      "171\n",
      "pixel 9 21 complete\n",
      "173\n",
      "pixel 9 22 complete\n",
      "165\n",
      "pixel 9 23 complete\n",
      "167\n",
      "pixel 9 24 complete\n",
      "184\n",
      "pixel 9 25 complete\n",
      "195\n",
      "pixel 9 26 complete\n",
      "193\n",
      "pixel 9 27 complete\n",
      "189\n",
      "pixel 9 28 complete\n",
      "187\n",
      "pixel 9 29 complete\n",
      "184\n",
      "pixel 9 30 complete\n",
      "188\n",
      "pixel 9 31 complete\n",
      "197\n",
      "pixel 9 32 complete\n",
      "203\n",
      "pixel 9 33 complete\n",
      "203\n",
      "pixel 9 34 complete\n",
      "195\n",
      "pixel 9 35 complete\n",
      "185\n",
      "pixel 9 36 complete\n",
      "189\n",
      "pixel 9 37 complete\n",
      "195\n",
      "pixel 9 38 complete\n",
      "191\n",
      "pixel 9 39 complete\n",
      "185\n",
      "pixel 9 40 complete\n",
      "177\n",
      "pixel 9 41 complete\n",
      "172\n",
      "pixel 9 42 complete\n",
      "170\n",
      "pixel 9 43 complete\n",
      "165\n",
      "pixel 9 44 complete\n",
      "149\n",
      "pixel 9 45 complete\n",
      "132\n",
      "pixel 9 46 complete\n",
      "120\n",
      "pixel 9 47 complete\n",
      "118\n",
      "pixel 9 48 complete\n",
      "121\n",
      "pixel 9 49 complete\n",
      "115\n",
      "pixel 9 50 complete\n",
      "102\n",
      "pixel 9 51 complete\n",
      "96\n",
      "pixel 9 52 complete\n",
      "92\n",
      "pixel 9 53 complete\n",
      "81\n",
      "pixel 9 54 complete\n",
      "74\n",
      "pixel 9 55 complete\n",
      "75\n",
      "pixel 9 56 complete\n",
      "80\n",
      "pixel 9 57 complete\n",
      "96\n",
      "pixel 9 58 complete\n",
      "117\n",
      "pixel 9 59 complete\n",
      "126\n",
      "pixel 9 60 complete\n",
      "123\n",
      "pixel 9 61 complete\n",
      "121\n",
      "pixel 9 62 complete\n",
      "124\n",
      "pixel 9 63 complete\n",
      "128\n",
      "pixel 9 64 complete\n",
      "146\n",
      "pixel 9 65 complete\n",
      "167\n",
      "pixel 9 66 complete\n",
      "172\n",
      "pixel 9 67 complete\n",
      "159\n",
      "pixel 9 68 complete\n",
      "155\n",
      "pixel 9 69 complete\n",
      "160\n",
      "pixel 9 70 complete\n",
      "174\n",
      "pixel 9 71 complete\n",
      "191\n",
      "pixel 9 72 complete\n",
      "193\n",
      "pixel 9 73 complete\n",
      "178\n",
      "pixel 9 74 complete\n",
      "166\n",
      "pixel 9 75 complete\n",
      "162\n",
      "pixel 9 76 complete\n",
      "166\n",
      "pixel 9 77 complete\n",
      "167\n",
      "pixel 9 78 complete\n",
      "160\n",
      "pixel 9 79 complete\n",
      "158\n",
      "pixel 9 80 complete\n",
      "152\n",
      "pixel 9 81 complete\n",
      "121\n",
      "pixel 9 82 complete\n",
      "98\n",
      "pixel 9 83 complete\n",
      "97\n",
      "pixel 9 84 complete\n",
      "99\n",
      "pixel 9 85 complete\n",
      "103\n",
      "pixel 9 86 complete\n",
      "122\n",
      "pixel 9 87 complete\n",
      "139\n",
      "pixel 9 88 complete\n",
      "146\n",
      "pixel 9 89 complete\n",
      "154\n",
      "pixel 9 90 complete\n",
      "159\n",
      "pixel 9 91 complete\n",
      "164\n",
      "pixel 9 92 complete\n",
      "160\n",
      "pixel 9 93 complete\n",
      "149\n",
      "pixel 9 94 complete\n",
      "139\n",
      "pixel 9 95 complete\n",
      "148\n",
      "pixel 9 96 complete\n",
      "157\n",
      "pixel 9 97 complete\n",
      "161\n",
      "pixel 9 98 complete\n",
      "158\n",
      "pixel 9 99 complete\n",
      "152\n",
      "pixel 9 100 complete\n",
      "143\n",
      "pixel 9 101 complete\n",
      "148\n",
      "pixel 9 102 complete\n",
      "159\n",
      "pixel 9 103 complete\n",
      "154\n",
      "pixel 9 104 complete\n",
      "144\n",
      "pixel 9 105 complete\n",
      "141\n",
      "pixel 9 106 complete\n",
      "145\n",
      "pixel 9 107 complete\n",
      "143\n",
      "pixel 9 108 complete\n",
      "144\n",
      "pixel 9 109 complete\n",
      "147\n",
      "pixel 9 110 complete\n",
      "151\n",
      "pixel 9 111 complete\n",
      "150\n",
      "pixel 9 112 complete\n",
      "151\n",
      "pixel 9 113 complete\n",
      "153\n",
      "pixel 9 114 complete\n",
      "152\n",
      "pixel 9 115 complete\n",
      "147\n",
      "pixel 9 116 complete\n",
      "143\n",
      "pixel 9 117 complete\n",
      "137\n",
      "pixel 9 118 complete\n",
      "135\n",
      "pixel 9 119 complete\n",
      "147\n",
      "pixel 9 120 complete\n",
      "153\n",
      "pixel 9 121 complete\n",
      "155\n",
      "pixel 9 122 complete\n",
      "161\n",
      "pixel 9 123 complete\n",
      "161\n",
      "pixel 9 124 complete\n",
      "149\n",
      "pixel 9 125 complete\n",
      "144\n",
      "pixel 9 126 complete\n",
      "143\n",
      "pixel 9 127 complete\n",
      "143\n",
      "pixel 9 128 complete\n",
      "146\n",
      "pixel 9 129 complete\n",
      "151\n",
      "pixel 9 130 complete\n",
      "147\n",
      "pixel 9 131 complete\n",
      "142\n",
      "pixel 9 132 complete\n",
      "136\n",
      "pixel 9 133 complete\n",
      "136\n",
      "pixel 9 134 complete\n",
      "141\n",
      "pixel 9 135 complete\n",
      "149\n",
      "pixel 9 136 complete\n",
      "152\n",
      "pixel 9 137 complete\n",
      "153\n",
      "pixel 9 138 complete\n",
      "158\n",
      "pixel 9 139 complete\n",
      "164\n",
      "pixel 9 140 complete\n",
      "164\n",
      "pixel 9 141 complete\n",
      "153\n",
      "pixel 9 142 complete\n",
      "147\n",
      "pixel 9 143 complete\n",
      "161\n",
      "pixel 9 144 complete\n",
      "172\n",
      "pixel 9 145 complete\n",
      "158\n",
      "pixel 9 146 complete\n",
      "150\n",
      "pixel 9 147 complete\n",
      "156\n",
      "pixel 9 148 complete\n",
      "156\n",
      "pixel 9 149 complete\n",
      "132\n",
      "pixel 9 150 complete\n",
      "103\n",
      "pixel 9 151 complete\n",
      "79\n",
      "pixel 9 152 complete\n",
      "76\n",
      "pixel 9 153 complete\n",
      "82\n",
      "pixel 9 154 complete\n",
      "95\n",
      "pixel 9 155 complete\n",
      "99\n",
      "pixel 9 156 complete\n",
      "97\n",
      "pixel 9 157 complete\n",
      "97\n",
      "pixel 9 158 complete\n",
      "107\n",
      "pixel 9 159 complete\n",
      "106\n",
      "pixel 9 160 complete\n",
      "91\n",
      "pixel 9 161 complete\n",
      "82\n",
      "pixel 9 162 complete\n",
      "93\n",
      "pixel 9 163 complete\n",
      "97\n",
      "pixel 9 164 complete\n",
      "94\n",
      "pixel 9 165 complete\n",
      "92\n",
      "pixel 9 166 complete\n",
      "93\n",
      "pixel 9 167 complete\n",
      "100\n",
      "pixel 9 168 complete\n",
      "112\n",
      "pixel 9 169 complete\n",
      "114\n",
      "pixel 9 170 complete\n",
      "107\n",
      "pixel 9 171 complete\n",
      "101\n",
      "pixel 9 172 complete\n",
      "106\n",
      "pixel 9 173 complete\n",
      "115\n",
      "pixel 9 174 complete\n",
      "113\n",
      "pixel 9 175 complete\n",
      "106\n",
      "pixel 9 176 complete\n",
      "95\n",
      "pixel 9 177 complete\n",
      "77\n",
      "pixel 9 178 complete\n",
      "75\n",
      "pixel 9 179 complete\n",
      "86\n",
      "pixel 9 180 complete\n",
      "93\n",
      "pixel 9 181 complete\n",
      "96\n",
      "pixel 9 182 complete\n",
      "93\n",
      "pixel 9 183 complete\n",
      "87\n",
      "pixel 9 184 complete\n",
      "94\n",
      "pixel 9 185 complete\n",
      "99\n",
      "pixel 9 186 complete\n",
      "95\n",
      "pixel 9 187 complete\n",
      "95\n",
      "pixel 9 188 complete\n",
      "98\n",
      "pixel 9 189 complete\n",
      "96\n",
      "pixel 9 190 complete\n",
      "89\n",
      "pixel 9 191 complete\n",
      "92\n",
      "pixel 9 192 complete\n",
      "106\n",
      "pixel 9 193 complete\n",
      "109\n",
      "pixel 9 194 complete\n",
      "95\n",
      "pixel 9 195 complete\n",
      "90\n",
      "pixel 9 196 complete\n",
      "102\n",
      "pixel 9 197 complete\n",
      "112\n",
      "pixel 9 198 complete\n",
      "107\n",
      "pixel 9 199 complete\n",
      "94\n",
      "pixel 9 200 complete\n",
      "89\n",
      "pixel 9 201 complete\n",
      "85\n",
      "pixel 9 202 complete\n",
      "84\n",
      "pixel 9 203 complete\n",
      "90\n",
      "pixel 9 204 complete\n",
      "95\n",
      "pixel 9 205 complete\n",
      "94\n",
      "pixel 9 206 complete\n",
      "89\n",
      "pixel 9 207 complete\n",
      "87\n",
      "pixel 9 208 complete\n",
      "93\n",
      "pixel 9 209 complete\n",
      "98\n",
      "pixel 9 210 complete\n",
      "95\n",
      "pixel 9 211 complete\n",
      "98\n",
      "pixel 9 212 complete\n",
      "98\n",
      "pixel 9 213 complete\n",
      "92\n",
      "pixel 9 214 complete\n",
      "96\n",
      "pixel 9 215 complete\n",
      "120\n",
      "pixel 9 216 complete\n",
      "161\n",
      "pixel 9 217 complete\n",
      "192\n",
      "pixel 9 218 complete\n",
      "196\n",
      "pixel 9 219 complete\n",
      "199\n",
      "pixel 9 220 complete\n",
      "207\n",
      "pixel 9 221 complete\n",
      "203\n",
      "pixel 9 222 complete\n",
      "180\n",
      "pixel 9 223 complete\n",
      "172\n",
      "pixel 9 224 complete\n",
      "178\n",
      "pixel 9 225 complete\n",
      "192\n",
      "pixel 9 226 complete\n",
      "198\n",
      "pixel 9 227 complete\n",
      "202\n",
      "pixel 9 228 complete\n",
      "194\n",
      "pixel 9 229 complete\n",
      "200\n",
      "pixel 9 230 complete\n",
      "209\n",
      "pixel 9 231 complete\n",
      "207\n",
      "pixel 9 232 complete\n",
      "207\n",
      "pixel 9 233 complete\n",
      "209\n",
      "pixel 9 234 complete\n",
      "204\n",
      "pixel 9 235 complete\n",
      "195\n",
      "pixel 9 236 complete\n",
      "180\n",
      "pixel 9 237 complete\n",
      "161\n",
      "pixel 9 238 complete\n",
      "152\n",
      "pixel 9 239 complete\n",
      "144\n",
      "pixel 9 240 complete\n",
      "126\n",
      "pixel 9 241 complete\n",
      "122\n",
      "pixel 9 242 complete\n",
      "128\n",
      "pixel 9 243 complete\n",
      "126\n",
      "pixel 9 244 complete\n",
      "119\n",
      "pixel 9 245 complete\n",
      "119\n",
      "pixel 9 246 complete\n",
      "124\n",
      "pixel 9 247 complete\n",
      "112\n",
      "pixel 9 248 complete\n",
      "118\n",
      "pixel 9 249 complete\n",
      "133\n",
      "pixel 9 250 complete\n",
      "157\n",
      "pixel 9 251 complete\n",
      "164\n",
      "pixel 9 252 complete\n",
      "172\n",
      "pixel 9 253 complete\n",
      "152\n",
      "pixel 9 254 complete\n",
      "134\n",
      "pixel 9 255 complete\n",
      "134\n",
      "pixel 9 256 complete\n",
      "147\n",
      "pixel 9 257 complete\n",
      "139\n",
      "pixel 9 258 complete\n",
      "124\n",
      "pixel 9 259 complete\n",
      "133\n",
      "pixel 9 260 complete\n",
      "152\n",
      "pixel 9 261 complete\n",
      "137\n",
      "pixel 9 262 complete\n",
      "117\n",
      "pixel 9 263 complete\n",
      "139\n",
      "pixel 9 264 complete\n",
      "174\n",
      "pixel 9 265 complete\n",
      "179\n",
      "pixel 9 266 complete\n",
      "174\n",
      "pixel 9 267 complete\n",
      "168\n",
      "pixel 9 268 complete\n",
      "157\n",
      "pixel 9 269 complete\n",
      "141\n",
      "pixel 9 270 complete\n",
      "120\n",
      "pixel 9 271 complete\n",
      "99\n",
      "pixel 9 272 complete\n",
      "106\n",
      "pixel 9 273 complete\n",
      "122\n",
      "pixel 9 274 complete\n",
      "136\n",
      "pixel 9 275 complete\n",
      "142\n",
      "pixel 9 276 complete\n",
      "126\n",
      "pixel 9 277 complete\n",
      "96\n",
      "pixel 9 278 complete\n",
      "94\n",
      "pixel 9 279 complete\n",
      "118\n",
      "pixel 9 280 complete\n",
      "124\n",
      "pixel 9 281 complete\n",
      "114\n",
      "pixel 9 282 complete\n",
      "94\n",
      "pixel 9 283 complete\n",
      "88\n",
      "pixel 9 284 complete\n",
      "96\n",
      "pixel 9 285 complete\n",
      "114\n",
      "pixel 9 286 complete\n",
      "122\n",
      "pixel 9 287 complete\n",
      "117\n",
      "pixel 9 288 complete\n",
      "95\n",
      "pixel 9 289 complete\n",
      "82\n",
      "pixel 9 290 complete\n",
      "96\n",
      "pixel 9 291 complete\n",
      "108\n",
      "pixel 9 292 complete\n",
      "100\n",
      "pixel 9 293 complete\n",
      "98\n",
      "pixel 9 294 complete\n",
      "102\n",
      "pixel 9 295 complete\n",
      "96\n",
      "pixel 9 296 complete\n",
      "103\n",
      "pixel 9 297 complete\n",
      "131\n",
      "pixel 9 298 complete\n",
      "139\n",
      "pixel 9 299 complete\n",
      "124\n",
      "pixel 9 300 complete\n",
      "114\n",
      "pixel 9 301 complete\n",
      "107\n",
      "pixel 9 302 complete\n",
      "106\n",
      "pixel 9 303 complete\n",
      "116\n",
      "pixel 9 304 complete\n",
      "118\n",
      "pixel 9 305 complete\n",
      "101\n",
      "pixel 9 306 complete\n",
      "83\n",
      "pixel 9 307 complete\n",
      "75\n",
      "pixel 9 308 complete\n",
      "91\n",
      "pixel 9 309 complete\n",
      "123\n",
      "pixel 9 310 complete\n",
      "124\n",
      "pixel 9 311 complete\n",
      "98\n",
      "pixel 9 312 complete\n",
      "87\n",
      "pixel 9 313 complete\n",
      "112\n",
      "pixel 9 314 complete\n",
      "141\n",
      "pixel 9 315 complete\n",
      "157\n",
      "pixel 9 316 complete\n",
      "151\n",
      "pixel 9 317 complete\n",
      "143\n",
      "pixel 9 318 complete\n",
      "142\n",
      "pixel 9 319 complete\n",
      "144\n",
      "pixel 9 320 complete\n",
      "145\n",
      "pixel 9 321 complete\n",
      "149\n",
      "pixel 9 322 complete\n",
      "137\n",
      "pixel 9 323 complete\n",
      "133\n",
      "pixel 9 324 complete\n",
      "139\n",
      "pixel 9 325 complete\n",
      "137\n",
      "pixel 9 326 complete\n",
      "121\n",
      "pixel 9 327 complete\n",
      "126\n",
      "pixel 9 328 complete\n",
      "137\n",
      "pixel 9 329 complete\n",
      "143\n",
      "pixel 9 330 complete\n",
      "131\n",
      "pixel 9 331 complete\n",
      "112\n",
      "pixel 9 332 complete\n",
      "125\n",
      "pixel 9 333 complete\n",
      "156\n",
      "pixel 9 334 complete\n",
      "162\n",
      "pixel 9 335 complete\n",
      "137\n",
      "pixel 9 336 complete\n",
      "105\n",
      "pixel 9 337 complete\n",
      "87\n",
      "pixel 9 338 complete\n",
      "99\n",
      "pixel 9 339 complete\n",
      "115\n",
      "pixel 9 340 complete\n",
      "124\n",
      "pixel 9 341 complete\n",
      "120\n",
      "pixel 9 342 complete\n",
      "99\n",
      "pixel 9 343 complete\n",
      "79\n",
      "pixel 9 344 complete\n",
      "85\n",
      "pixel 9 345 complete\n",
      "111\n",
      "pixel 9 346 complete\n",
      "129\n",
      "pixel 9 347 complete\n",
      "123\n",
      "pixel 9 348 complete\n",
      "100\n",
      "pixel 9 349 complete\n",
      "68\n",
      "pixel 9 350 complete\n",
      "58\n",
      "pixel 9 351 complete\n",
      "86\n",
      "pixel 9 352 complete\n",
      "118\n",
      "pixel 9 353 complete\n",
      "130\n",
      "pixel 9 354 complete\n",
      "126\n",
      "pixel 9 355 complete\n",
      "100\n",
      "pixel 9 356 complete\n",
      "80\n",
      "pixel 9 357 complete\n",
      "95\n",
      "pixel 9 358 complete\n",
      "122\n",
      "pixel 9 359 complete\n",
      "133\n",
      "pixel 9 360 complete\n",
      "131\n",
      "pixel 9 361 complete\n",
      "120\n",
      "pixel 9 362 complete\n",
      "98\n",
      "pixel 9 363 complete\n",
      "82\n",
      "pixel 9 364 complete\n",
      "102\n",
      "pixel 9 365 complete\n",
      "129\n",
      "pixel 9 366 complete\n",
      "133\n",
      "pixel 9 367 complete\n",
      "112\n",
      "pixel 9 368 complete\n",
      "95\n",
      "pixel 9 369 complete\n",
      "92\n",
      "pixel 9 370 complete\n",
      "102\n",
      "pixel 9 371 complete\n",
      "120\n",
      "pixel 9 372 complete\n",
      "126\n",
      "pixel 9 373 complete\n",
      "112\n",
      "pixel 9 374 complete\n",
      "97\n",
      "pixel 9 375 complete\n",
      "90\n",
      "pixel 9 376 complete\n",
      "80\n",
      "pixel 9 377 complete\n",
      "86\n",
      "pixel 9 378 complete\n",
      "110\n",
      "pixel 9 379 complete\n",
      "125\n",
      "pixel 9 380 complete\n",
      "111\n",
      "pixel 9 381 complete\n",
      "84\n",
      "pixel 9 382 complete\n",
      "59\n",
      "pixel 9 383 complete\n",
      "64\n",
      "pixel 9 384 complete\n",
      "98\n",
      "pixel 9 385 complete\n",
      "124\n",
      "pixel 9 386 complete\n",
      "119\n",
      "pixel 9 387 complete\n",
      "100\n",
      "pixel 9 388 complete\n",
      "72\n",
      "pixel 9 389 complete\n",
      "53\n",
      "pixel 9 390 complete\n",
      "81\n",
      "pixel 9 391 complete\n",
      "122\n",
      "pixel 9 392 complete\n",
      "128\n",
      "pixel 9 393 complete\n",
      "104\n",
      "pixel 9 394 complete\n",
      "83\n",
      "pixel 9 395 complete\n",
      "67\n",
      "pixel 9 396 complete\n",
      "79\n",
      "pixel 9 397 complete\n",
      "106\n",
      "pixel 9 398 complete\n",
      "124\n",
      "pixel 9 399 complete\n",
      "111\n",
      "pixel 9 400 complete\n",
      "96\n",
      "pixel 9 401 complete\n",
      "92\n",
      "pixel 9 402 complete\n",
      "100\n",
      "pixel 9 403 complete\n",
      "116\n",
      "pixel 9 404 complete\n",
      "130\n",
      "pixel 9 405 complete\n",
      "122\n",
      "pixel 9 406 complete\n",
      "100\n",
      "pixel 9 407 complete\n",
      "94\n",
      "pixel 9 408 complete\n",
      "113\n",
      "pixel 9 409 complete\n",
      "143\n",
      "pixel 9 410 complete\n",
      "145\n",
      "pixel 9 411 complete\n",
      "129\n",
      "pixel 9 412 complete\n",
      "124\n",
      "pixel 9 413 complete\n",
      "117\n",
      "pixel 9 414 complete\n",
      "108\n",
      "pixel 9 415 complete\n",
      "122\n",
      "pixel 9 416 complete\n",
      "126\n",
      "pixel 9 417 complete\n",
      "107\n",
      "pixel 9 418 complete\n",
      "83\n",
      "pixel 9 419 complete\n",
      "75\n",
      "pixel 9 420 complete\n",
      "94\n",
      "pixel 9 421 complete\n",
      "119\n",
      "pixel 9 422 complete\n",
      "120\n",
      "pixel 9 423 complete\n",
      "99\n",
      "pixel 9 424 complete\n",
      "79\n",
      "pixel 9 425 complete\n",
      "81\n",
      "pixel 9 426 complete\n",
      "101\n",
      "pixel 9 427 complete\n",
      "107\n",
      "pixel 9 428 complete\n",
      "98\n",
      "pixel 9 429 complete\n",
      "97\n",
      "pixel 9 430 complete\n",
      "99\n",
      "pixel 9 431 complete\n",
      "103\n",
      "pixel 9 432 complete\n",
      "104\n",
      "pixel 9 433 complete\n",
      "99\n",
      "pixel 9 434 complete\n",
      "86\n",
      "pixel 9 435 complete\n",
      "85\n",
      "pixel 9 436 complete\n",
      "100\n",
      "pixel 9 437 complete\n",
      "112\n",
      "pixel 9 438 complete\n",
      "116\n",
      "pixel 9 439 complete\n",
      "110\n",
      "pixel 9 440 complete\n",
      "104\n",
      "pixel 9 441 complete\n",
      "99\n",
      "pixel 9 442 complete\n",
      "91\n",
      "pixel 9 443 complete\n",
      "81\n",
      "pixel 9 444 complete\n",
      "82\n",
      "pixel 9 445 complete\n",
      "93\n",
      "pixel 9 446 complete\n",
      "102\n",
      "pixel 9 447 complete\n",
      "107\n",
      "pixel 9 448 complete\n",
      "116\n",
      "pixel 9 449 complete\n",
      "129\n",
      "pixel 9 450 complete\n",
      "127\n",
      "pixel 9 451 complete\n",
      "109\n",
      "pixel 9 452 complete\n",
      "110\n",
      "pixel 9 453 complete\n",
      "122\n",
      "pixel 9 454 complete\n",
      "119\n",
      "pixel 9 455 complete\n",
      "105\n",
      "pixel 9 456 complete\n",
      "115\n",
      "pixel 9 457 complete\n",
      "146\n",
      "pixel 9 458 complete\n",
      "161\n",
      "pixel 9 459 complete\n",
      "162\n",
      "pixel 9 460 complete\n",
      "161\n",
      "pixel 9 461 complete\n",
      "171\n",
      "pixel 9 462 complete\n",
      "188\n",
      "pixel 9 463 complete\n",
      "194\n",
      "pixel 9 464 complete\n",
      "177\n",
      "pixel 9 465 complete\n",
      "167\n",
      "pixel 9 466 complete\n",
      "168\n",
      "pixel 9 467 complete\n",
      "169\n",
      "pixel 9 468 complete\n",
      "163\n",
      "pixel 9 469 complete\n",
      "150\n",
      "pixel 9 470 complete\n",
      "141\n",
      "pixel 9 471 complete\n",
      "134\n",
      "pixel 9 472 complete\n",
      "126\n",
      "pixel 9 473 complete\n",
      "123\n",
      "pixel 9 474 complete\n",
      "127\n",
      "pixel 9 475 complete\n",
      "128\n",
      "pixel 9 476 complete\n",
      "137\n",
      "pixel 9 477 complete\n",
      "152\n",
      "pixel 9 478 complete\n",
      "174\n",
      "pixel 9 479 complete\n",
      "184\n",
      "pixel 9 480 complete\n",
      "170\n",
      "pixel 9 481 complete\n",
      "149\n",
      "pixel 9 482 complete\n",
      "127\n",
      "pixel 9 483 complete\n",
      "117\n",
      "pixel 9 484 complete\n",
      "120\n",
      "pixel 9 485 complete\n",
      "130\n",
      "pixel 9 486 complete\n",
      "136\n",
      "pixel 9 487 complete\n",
      "119\n",
      "pixel 9 488 complete\n",
      "71\n",
      "pixel 9 489 complete\n",
      "32\n",
      "pixel 9 490 complete\n",
      "21\n",
      "pixel 9 491 complete\n",
      "16\n",
      "pixel 9 492 complete\n",
      "17\n",
      "pixel 9 493 complete\n",
      "22\n",
      "pixel 9 494 complete\n",
      "26\n",
      "pixel 9 495 complete\n",
      "31\n",
      "pixel 9 496 complete\n",
      "41\n",
      "pixel 9 497 complete\n",
      "66\n",
      "pixel 9 498 complete\n",
      "94\n",
      "pixel 9 499 complete\n",
      "102\n",
      "pixel 9 500 complete\n",
      "99\n",
      "pixel 9 501 complete\n",
      "99\n",
      "pixel 9 502 complete\n",
      "100\n",
      "pixel 9 503 complete\n",
      "104\n",
      "pixel 9 504 complete\n",
      "113\n",
      "pixel 9 505 complete\n",
      "125\n",
      "pixel 9 506 complete\n",
      "124\n",
      "pixel 9 507 complete\n",
      "110\n",
      "pixel 9 508 complete\n",
      "101\n",
      "pixel 9 509 complete\n",
      "93\n",
      "pixel 9 510 complete\n",
      "76\n",
      "pixel 9 511 complete\n",
      "105\n",
      "pixel 10 0 complete\n",
      "102\n",
      "pixel 10 1 complete\n",
      "97\n",
      "pixel 10 2 complete\n",
      "103\n",
      "pixel 10 3 complete\n",
      "112\n",
      "pixel 10 4 complete\n",
      "111\n",
      "pixel 10 5 complete\n",
      "111\n",
      "pixel 10 6 complete\n",
      "113\n",
      "pixel 10 7 complete\n",
      "117\n",
      "pixel 10 8 complete\n",
      "138\n",
      "pixel 10 9 complete\n",
      "155\n",
      "pixel 10 10 complete\n",
      "155\n",
      "pixel 10 11 complete\n",
      "155\n",
      "pixel 10 12 complete\n",
      "163\n",
      "pixel 10 13 complete\n",
      "164\n",
      "pixel 10 14 complete\n",
      "164\n",
      "pixel 10 15 complete\n",
      "167\n",
      "pixel 10 16 complete\n",
      "169\n",
      "pixel 10 17 complete\n",
      "166\n",
      "pixel 10 18 complete\n",
      "162\n",
      "pixel 10 19 complete\n",
      "175\n",
      "pixel 10 20 complete\n",
      "200\n",
      "pixel 10 21 complete\n",
      "205\n",
      "pixel 10 22 complete\n",
      "193\n",
      "pixel 10 23 complete\n",
      "192\n",
      "pixel 10 24 complete\n",
      "205\n",
      "pixel 10 25 complete\n",
      "213\n",
      "pixel 10 26 complete\n",
      "211\n",
      "pixel 10 27 complete\n",
      "202\n",
      "pixel 10 28 complete\n",
      "196\n",
      "pixel 10 29 complete\n",
      "196\n",
      "pixel 10 30 complete\n",
      "200\n",
      "pixel 10 31 complete\n",
      "193\n",
      "pixel 10 32 complete\n",
      "190\n",
      "pixel 10 33 complete\n",
      "188\n",
      "pixel 10 34 complete\n",
      "180\n",
      "pixel 10 35 complete\n",
      "164\n",
      "pixel 10 36 complete\n",
      "155\n",
      "pixel 10 37 complete\n",
      "159\n",
      "pixel 10 38 complete\n",
      "164\n",
      "pixel 10 39 complete\n",
      "156\n",
      "pixel 10 40 complete\n",
      "137\n",
      "pixel 10 41 complete\n",
      "126\n",
      "pixel 10 42 complete\n",
      "123\n",
      "pixel 10 43 complete\n",
      "118\n",
      "pixel 10 44 complete\n",
      "109\n",
      "pixel 10 45 complete\n",
      "105\n",
      "pixel 10 46 complete\n",
      "94\n",
      "pixel 10 47 complete\n",
      "84\n",
      "pixel 10 48 complete\n",
      "83\n",
      "pixel 10 49 complete\n",
      "85\n",
      "pixel 10 50 complete\n",
      "86\n",
      "pixel 10 51 complete\n",
      "91\n",
      "pixel 10 52 complete\n",
      "95\n",
      "pixel 10 53 complete\n",
      "98\n",
      "pixel 10 54 complete\n",
      "102\n",
      "pixel 10 55 complete\n",
      "105\n",
      "pixel 10 56 complete\n",
      "111\n",
      "pixel 10 57 complete\n",
      "126\n",
      "pixel 10 58 complete\n",
      "148\n",
      "pixel 10 59 complete\n",
      "164\n",
      "pixel 10 60 complete\n",
      "177\n",
      "pixel 10 61 complete\n",
      "179\n",
      "pixel 10 62 complete\n",
      "168\n",
      "pixel 10 63 complete\n",
      "159\n",
      "pixel 10 64 complete\n",
      "171\n",
      "pixel 10 65 complete\n",
      "185\n",
      "pixel 10 66 complete\n",
      "188\n",
      "pixel 10 67 complete\n",
      "173\n",
      "pixel 10 68 complete\n",
      "164\n",
      "pixel 10 69 complete\n",
      "165\n",
      "pixel 10 70 complete\n",
      "171\n",
      "pixel 10 71 complete\n",
      "176\n",
      "pixel 10 72 complete\n",
      "171\n",
      "pixel 10 73 complete\n",
      "157\n",
      "pixel 10 74 complete\n",
      "145\n",
      "pixel 10 75 complete\n",
      "138\n",
      "pixel 10 76 complete\n",
      "135\n",
      "pixel 10 77 complete\n",
      "133\n",
      "pixel 10 78 complete\n",
      "129\n",
      "pixel 10 79 complete\n",
      "126\n",
      "pixel 10 80 complete\n",
      "110\n",
      "pixel 10 81 complete\n",
      "93\n",
      "pixel 10 82 complete\n",
      "88\n",
      "pixel 10 83 complete\n",
      "91\n",
      "pixel 10 84 complete\n",
      "96\n",
      "pixel 10 85 complete\n",
      "113\n",
      "pixel 10 86 complete\n",
      "133\n",
      "pixel 10 87 complete\n",
      "141\n",
      "pixel 10 88 complete\n",
      "141\n",
      "pixel 10 89 complete\n",
      "147\n",
      "pixel 10 90 complete\n",
      "158\n",
      "pixel 10 91 complete\n",
      "163\n",
      "pixel 10 92 complete\n",
      "164\n",
      "pixel 10 93 complete\n",
      "161\n",
      "pixel 10 94 complete\n",
      "152\n",
      "pixel 10 95 complete\n",
      "150\n",
      "pixel 10 96 complete\n",
      "160\n",
      "pixel 10 97 complete\n",
      "163\n",
      "pixel 10 98 complete\n",
      "156\n",
      "pixel 10 99 complete\n",
      "150\n",
      "pixel 10 100 complete\n",
      "149\n",
      "pixel 10 101 complete\n",
      "155\n",
      "pixel 10 102 complete\n",
      "162\n",
      "pixel 10 103 complete\n",
      "156\n",
      "pixel 10 104 complete\n",
      "149\n",
      "pixel 10 105 complete\n",
      "147\n",
      "pixel 10 106 complete\n",
      "149\n",
      "pixel 10 107 complete\n",
      "147\n",
      "pixel 10 108 complete\n",
      "146\n",
      "pixel 10 109 complete\n",
      "145\n",
      "pixel 10 110 complete\n",
      "148\n",
      "pixel 10 111 complete\n",
      "149\n",
      "pixel 10 112 complete\n",
      "151\n",
      "pixel 10 113 complete\n",
      "155\n",
      "pixel 10 114 complete\n",
      "156\n",
      "pixel 10 115 complete\n",
      "153\n",
      "pixel 10 116 complete\n",
      "143\n",
      "pixel 10 117 complete\n",
      "133\n",
      "pixel 10 118 complete\n",
      "132\n",
      "pixel 10 119 complete\n",
      "141\n",
      "pixel 10 120 complete\n",
      "142\n",
      "pixel 10 121 complete\n",
      "146\n",
      "pixel 10 122 complete\n",
      "150\n",
      "pixel 10 123 complete\n",
      "152\n",
      "pixel 10 124 complete\n",
      "147\n",
      "pixel 10 125 complete\n",
      "147\n",
      "pixel 10 126 complete\n",
      "151\n",
      "pixel 10 127 complete\n",
      "160\n",
      "pixel 10 128 complete\n",
      "155\n",
      "pixel 10 129 complete\n",
      "148\n",
      "pixel 10 130 complete\n",
      "147\n",
      "pixel 10 131 complete\n",
      "145\n",
      "pixel 10 132 complete\n",
      "131\n",
      "pixel 10 133 complete\n",
      "132\n",
      "pixel 10 134 complete\n",
      "145\n",
      "pixel 10 135 complete\n",
      "154\n",
      "pixel 10 136 complete\n",
      "155\n",
      "pixel 10 137 complete\n",
      "155\n",
      "pixel 10 138 complete\n",
      "157\n",
      "pixel 10 139 complete\n",
      "160\n",
      "pixel 10 140 complete\n",
      "157\n",
      "pixel 10 141 complete\n",
      "144\n",
      "pixel 10 142 complete\n",
      "144\n",
      "pixel 10 143 complete\n",
      "154\n",
      "pixel 10 144 complete\n",
      "158\n",
      "pixel 10 145 complete\n",
      "143\n",
      "pixel 10 146 complete\n",
      "149\n",
      "pixel 10 147 complete\n",
      "161\n",
      "pixel 10 148 complete\n",
      "162\n",
      "pixel 10 149 complete\n",
      "132\n",
      "pixel 10 150 complete\n",
      "106\n",
      "pixel 10 151 complete\n",
      "86\n",
      "pixel 10 152 complete\n",
      "79\n",
      "pixel 10 153 complete\n",
      "82\n",
      "pixel 10 154 complete\n",
      "92\n",
      "pixel 10 155 complete\n",
      "98\n",
      "pixel 10 156 complete\n",
      "99\n",
      "pixel 10 157 complete\n",
      "100\n",
      "pixel 10 158 complete\n",
      "96\n",
      "pixel 10 159 complete\n",
      "89\n",
      "pixel 10 160 complete\n",
      "86\n",
      "pixel 10 161 complete\n",
      "92\n",
      "pixel 10 162 complete\n",
      "102\n",
      "pixel 10 163 complete\n",
      "96\n",
      "pixel 10 164 complete\n",
      "92\n",
      "pixel 10 165 complete\n",
      "99\n",
      "pixel 10 166 complete\n",
      "108\n",
      "pixel 10 167 complete\n",
      "110\n",
      "pixel 10 168 complete\n",
      "120\n",
      "pixel 10 169 complete\n",
      "121\n",
      "pixel 10 170 complete\n",
      "112\n",
      "pixel 10 171 complete\n",
      "98\n",
      "pixel 10 172 complete\n",
      "94\n",
      "pixel 10 173 complete\n",
      "99\n",
      "pixel 10 174 complete\n",
      "100\n",
      "pixel 10 175 complete\n",
      "92\n",
      "pixel 10 176 complete\n",
      "83\n",
      "pixel 10 177 complete\n",
      "76\n",
      "pixel 10 178 complete\n",
      "77\n",
      "pixel 10 179 complete\n",
      "81\n",
      "pixel 10 180 complete\n",
      "91\n",
      "pixel 10 181 complete\n",
      "100\n",
      "pixel 10 182 complete\n",
      "100\n",
      "pixel 10 183 complete\n",
      "94\n",
      "pixel 10 184 complete\n",
      "94\n",
      "pixel 10 185 complete\n",
      "91\n",
      "pixel 10 186 complete\n",
      "88\n",
      "pixel 10 187 complete\n",
      "96\n",
      "pixel 10 188 complete\n",
      "104\n",
      "pixel 10 189 complete\n",
      "106\n",
      "pixel 10 190 complete\n",
      "94\n",
      "pixel 10 191 complete\n",
      "92\n",
      "pixel 10 192 complete\n",
      "101\n",
      "pixel 10 193 complete\n",
      "105\n",
      "pixel 10 194 complete\n",
      "93\n",
      "pixel 10 195 complete\n",
      "92\n",
      "pixel 10 196 complete\n",
      "107\n",
      "pixel 10 197 complete\n",
      "119\n",
      "pixel 10 198 complete\n",
      "112\n",
      "pixel 10 199 complete\n",
      "99\n",
      "pixel 10 200 complete\n",
      "94\n",
      "pixel 10 201 complete\n",
      "87\n",
      "pixel 10 202 complete\n",
      "84\n",
      "pixel 10 203 complete\n",
      "89\n",
      "pixel 10 204 complete\n",
      "94\n",
      "pixel 10 205 complete\n",
      "92\n",
      "pixel 10 206 complete\n",
      "89\n",
      "pixel 10 207 complete\n",
      "89\n",
      "pixel 10 208 complete\n",
      "90\n",
      "pixel 10 209 complete\n",
      "90\n",
      "pixel 10 210 complete\n",
      "91\n",
      "pixel 10 211 complete\n",
      "97\n",
      "pixel 10 212 complete\n",
      "97\n",
      "pixel 10 213 complete\n",
      "93\n",
      "pixel 10 214 complete\n",
      "100\n",
      "pixel 10 215 complete\n",
      "122\n",
      "pixel 10 216 complete\n",
      "156\n",
      "pixel 10 217 complete\n",
      "183\n",
      "pixel 10 218 complete\n",
      "194\n",
      "pixel 10 219 complete\n",
      "204\n",
      "pixel 10 220 complete\n",
      "208\n",
      "pixel 10 221 complete\n",
      "196\n",
      "pixel 10 222 complete\n",
      "170\n",
      "pixel 10 223 complete\n",
      "165\n",
      "pixel 10 224 complete\n",
      "178\n",
      "pixel 10 225 complete\n",
      "198\n",
      "pixel 10 226 complete\n",
      "201\n",
      "pixel 10 227 complete\n",
      "199\n",
      "pixel 10 228 complete\n",
      "191\n",
      "pixel 10 229 complete\n",
      "195\n",
      "pixel 10 230 complete\n",
      "203\n",
      "pixel 10 231 complete\n",
      "201\n",
      "pixel 10 232 complete\n",
      "200\n",
      "pixel 10 233 complete\n",
      "209\n",
      "pixel 10 234 complete\n",
      "211\n",
      "pixel 10 235 complete\n",
      "203\n",
      "pixel 10 236 complete\n",
      "182\n",
      "pixel 10 237 complete\n",
      "161\n",
      "pixel 10 238 complete\n",
      "152\n",
      "pixel 10 239 complete\n",
      "141\n",
      "pixel 10 240 complete\n",
      "123\n",
      "pixel 10 241 complete\n",
      "114\n",
      "pixel 10 242 complete\n",
      "118\n",
      "pixel 10 243 complete\n",
      "122\n",
      "pixel 10 244 complete\n",
      "120\n",
      "pixel 10 245 complete\n",
      "121\n",
      "pixel 10 246 complete\n",
      "125\n",
      "pixel 10 247 complete\n",
      "112\n",
      "pixel 10 248 complete\n",
      "120\n",
      "pixel 10 249 complete\n",
      "145\n",
      "pixel 10 250 complete\n",
      "170\n",
      "pixel 10 251 complete\n",
      "172\n",
      "pixel 10 252 complete\n",
      "175\n",
      "pixel 10 253 complete\n",
      "149\n",
      "pixel 10 254 complete\n",
      "124\n",
      "pixel 10 255 complete\n",
      "124\n",
      "pixel 10 256 complete\n",
      "138\n",
      "pixel 10 257 complete\n",
      "117\n",
      "pixel 10 258 complete\n",
      "101\n",
      "pixel 10 259 complete\n",
      "130\n",
      "pixel 10 260 complete\n",
      "156\n",
      "pixel 10 261 complete\n",
      "128\n",
      "pixel 10 262 complete\n",
      "103\n",
      "pixel 10 263 complete\n",
      "139\n",
      "pixel 10 264 complete\n",
      "185\n",
      "pixel 10 265 complete\n",
      "183\n",
      "pixel 10 266 complete\n",
      "167\n",
      "pixel 10 267 complete\n",
      "165\n",
      "pixel 10 268 complete\n",
      "157\n",
      "pixel 10 269 complete\n",
      "140\n",
      "pixel 10 270 complete\n",
      "122\n",
      "pixel 10 271 complete\n",
      "109\n",
      "pixel 10 272 complete\n",
      "116\n",
      "pixel 10 273 complete\n",
      "131\n",
      "pixel 10 274 complete\n",
      "138\n",
      "pixel 10 275 complete\n",
      "149\n",
      "pixel 10 276 complete\n",
      "140\n",
      "pixel 10 277 complete\n",
      "122\n",
      "pixel 10 278 complete\n",
      "117\n",
      "pixel 10 279 complete\n",
      "125\n",
      "pixel 10 280 complete\n",
      "120\n",
      "pixel 10 281 complete\n",
      "114\n",
      "pixel 10 282 complete\n",
      "102\n",
      "pixel 10 283 complete\n",
      "101\n",
      "pixel 10 284 complete\n",
      "114\n",
      "pixel 10 285 complete\n",
      "132\n",
      "pixel 10 286 complete\n",
      "139\n",
      "pixel 10 287 complete\n",
      "128\n",
      "pixel 10 288 complete\n",
      "103\n",
      "pixel 10 289 complete\n",
      "84\n",
      "pixel 10 290 complete\n",
      "92\n",
      "pixel 10 291 complete\n",
      "97\n",
      "pixel 10 292 complete\n",
      "84\n",
      "pixel 10 293 complete\n",
      "82\n",
      "pixel 10 294 complete\n",
      "98\n",
      "pixel 10 295 complete\n",
      "103\n",
      "pixel 10 296 complete\n",
      "116\n",
      "pixel 10 297 complete\n",
      "137\n",
      "pixel 10 298 complete\n",
      "132\n",
      "pixel 10 299 complete\n",
      "110\n",
      "pixel 10 300 complete\n",
      "101\n",
      "pixel 10 301 complete\n",
      "105\n",
      "pixel 10 302 complete\n",
      "113\n",
      "pixel 10 303 complete\n",
      "126\n",
      "pixel 10 304 complete\n",
      "127\n",
      "pixel 10 305 complete\n",
      "107\n",
      "pixel 10 306 complete\n",
      "82\n",
      "pixel 10 307 complete\n",
      "85\n",
      "pixel 10 308 complete\n",
      "112\n",
      "pixel 10 309 complete\n",
      "137\n",
      "pixel 10 310 complete\n",
      "121\n",
      "pixel 10 311 complete\n",
      "93\n",
      "pixel 10 312 complete\n",
      "92\n",
      "pixel 10 313 complete\n",
      "137\n",
      "pixel 10 314 complete\n",
      "179\n",
      "pixel 10 315 complete\n",
      "188\n",
      "pixel 10 316 complete\n",
      "165\n",
      "pixel 10 317 complete\n",
      "145\n",
      "pixel 10 318 complete\n",
      "140\n",
      "pixel 10 319 complete\n",
      "148\n",
      "pixel 10 320 complete\n",
      "158\n",
      "pixel 10 321 complete\n",
      "162\n",
      "pixel 10 322 complete\n",
      "146\n",
      "pixel 10 323 complete\n",
      "137\n",
      "pixel 10 324 complete\n",
      "159\n",
      "pixel 10 325 complete\n",
      "176\n",
      "pixel 10 326 complete\n",
      "156\n",
      "pixel 10 327 complete\n",
      "137\n",
      "pixel 10 328 complete\n",
      "140\n",
      "pixel 10 329 complete\n",
      "158\n",
      "pixel 10 330 complete\n",
      "167\n",
      "pixel 10 331 complete\n",
      "148\n",
      "pixel 10 332 complete\n",
      "137\n",
      "pixel 10 333 complete\n",
      "154\n",
      "pixel 10 334 complete\n",
      "168\n",
      "pixel 10 335 complete\n",
      "148\n",
      "pixel 10 336 complete\n",
      "113\n",
      "pixel 10 337 complete\n",
      "97\n",
      "pixel 10 338 complete\n",
      "116\n",
      "pixel 10 339 complete\n",
      "138\n",
      "pixel 10 340 complete\n",
      "142\n",
      "pixel 10 341 complete\n",
      "126\n",
      "pixel 10 342 complete\n",
      "100\n",
      "pixel 10 343 complete\n",
      "85\n",
      "pixel 10 344 complete\n",
      "98\n",
      "pixel 10 345 complete\n",
      "120\n",
      "pixel 10 346 complete\n",
      "128\n",
      "pixel 10 347 complete\n",
      "113\n",
      "pixel 10 348 complete\n",
      "91\n",
      "pixel 10 349 complete\n",
      "65\n",
      "pixel 10 350 complete\n",
      "59\n",
      "pixel 10 351 complete\n",
      "83\n",
      "pixel 10 352 complete\n",
      "116\n",
      "pixel 10 353 complete\n",
      "125\n",
      "pixel 10 354 complete\n",
      "118\n",
      "pixel 10 355 complete\n",
      "97\n",
      "pixel 10 356 complete\n",
      "84\n",
      "pixel 10 357 complete\n",
      "93\n",
      "pixel 10 358 complete\n",
      "120\n",
      "pixel 10 359 complete\n",
      "131\n",
      "pixel 10 360 complete\n",
      "124\n",
      "pixel 10 361 complete\n",
      "103\n",
      "pixel 10 362 complete\n",
      "87\n",
      "pixel 10 363 complete\n",
      "86\n",
      "pixel 10 364 complete\n",
      "103\n",
      "pixel 10 365 complete\n",
      "116\n",
      "pixel 10 366 complete\n",
      "121\n",
      "pixel 10 367 complete\n",
      "110\n",
      "pixel 10 368 complete\n",
      "98\n",
      "pixel 10 369 complete\n",
      "97\n",
      "pixel 10 370 complete\n",
      "107\n",
      "pixel 10 371 complete\n",
      "122\n",
      "pixel 10 372 complete\n",
      "124\n",
      "pixel 10 373 complete\n",
      "107\n",
      "pixel 10 374 complete\n",
      "92\n",
      "pixel 10 375 complete\n",
      "93\n",
      "pixel 10 376 complete\n",
      "93\n",
      "pixel 10 377 complete\n",
      "88\n",
      "pixel 10 378 complete\n",
      "99\n",
      "pixel 10 379 complete\n",
      "111\n",
      "pixel 10 380 complete\n",
      "103\n",
      "pixel 10 381 complete\n",
      "84\n",
      "pixel 10 382 complete\n",
      "75\n",
      "pixel 10 383 complete\n",
      "81\n",
      "pixel 10 384 complete\n",
      "101\n",
      "pixel 10 385 complete\n",
      "121\n",
      "pixel 10 386 complete\n",
      "113\n",
      "pixel 10 387 complete\n",
      "87\n",
      "pixel 10 388 complete\n",
      "61\n",
      "pixel 10 389 complete\n",
      "63\n",
      "pixel 10 390 complete\n",
      "96\n",
      "pixel 10 391 complete\n",
      "122\n",
      "pixel 10 392 complete\n",
      "115\n",
      "pixel 10 393 complete\n",
      "92\n",
      "pixel 10 394 complete\n",
      "82\n",
      "pixel 10 395 complete\n",
      "84\n",
      "pixel 10 396 complete\n",
      "102\n",
      "pixel 10 397 complete\n",
      "114\n",
      "pixel 10 398 complete\n",
      "114\n",
      "pixel 10 399 complete\n",
      "100\n",
      "pixel 10 400 complete\n",
      "94\n",
      "pixel 10 401 complete\n",
      "97\n",
      "pixel 10 402 complete\n",
      "100\n",
      "pixel 10 403 complete\n",
      "109\n",
      "pixel 10 404 complete\n",
      "124\n",
      "pixel 10 405 complete\n",
      "116\n",
      "pixel 10 406 complete\n",
      "98\n",
      "pixel 10 407 complete\n",
      "102\n",
      "pixel 10 408 complete\n",
      "122\n",
      "pixel 10 409 complete\n",
      "139\n",
      "pixel 10 410 complete\n",
      "130\n",
      "pixel 10 411 complete\n",
      "108\n",
      "pixel 10 412 complete\n",
      "109\n",
      "pixel 10 413 complete\n",
      "112\n",
      "pixel 10 414 complete\n",
      "111\n",
      "pixel 10 415 complete\n",
      "115\n",
      "pixel 10 416 complete\n",
      "107\n",
      "pixel 10 417 complete\n",
      "83\n",
      "pixel 10 418 complete\n",
      "76\n",
      "pixel 10 419 complete\n",
      "86\n",
      "pixel 10 420 complete\n",
      "104\n",
      "pixel 10 421 complete\n",
      "111\n",
      "pixel 10 422 complete\n",
      "107\n",
      "pixel 10 423 complete\n",
      "102\n",
      "pixel 10 424 complete\n",
      "92\n",
      "pixel 10 425 complete\n",
      "86\n",
      "pixel 10 426 complete\n",
      "98\n",
      "pixel 10 427 complete\n",
      "105\n",
      "pixel 10 428 complete\n",
      "103\n",
      "pixel 10 429 complete\n",
      "105\n",
      "pixel 10 430 complete\n",
      "101\n",
      "pixel 10 431 complete\n",
      "93\n",
      "pixel 10 432 complete\n",
      "94\n",
      "pixel 10 433 complete\n",
      "98\n",
      "pixel 10 434 complete\n",
      "97\n",
      "pixel 10 435 complete\n",
      "98\n",
      "pixel 10 436 complete\n",
      "105\n",
      "pixel 10 437 complete\n",
      "110\n",
      "pixel 10 438 complete\n",
      "113\n",
      "pixel 10 439 complete\n",
      "113\n",
      "pixel 10 440 complete\n",
      "113\n",
      "pixel 10 441 complete\n",
      "105\n",
      "pixel 10 442 complete\n",
      "97\n",
      "pixel 10 443 complete\n",
      "95\n",
      "pixel 10 444 complete\n",
      "97\n",
      "pixel 10 445 complete\n",
      "100\n",
      "pixel 10 446 complete\n",
      "104\n",
      "pixel 10 447 complete\n",
      "107\n",
      "pixel 10 448 complete\n",
      "117\n",
      "pixel 10 449 complete\n",
      "132\n",
      "pixel 10 450 complete\n",
      "130\n",
      "pixel 10 451 complete\n",
      "114\n",
      "pixel 10 452 complete\n",
      "114\n",
      "pixel 10 453 complete\n",
      "124\n",
      "pixel 10 454 complete\n",
      "127\n",
      "pixel 10 455 complete\n",
      "121\n",
      "pixel 10 456 complete\n",
      "129\n",
      "pixel 10 457 complete\n",
      "152\n",
      "pixel 10 458 complete\n",
      "172\n",
      "pixel 10 459 complete\n",
      "175\n",
      "pixel 10 460 complete\n",
      "166\n",
      "pixel 10 461 complete\n",
      "164\n",
      "pixel 10 462 complete\n",
      "178\n",
      "pixel 10 463 complete\n",
      "190\n",
      "pixel 10 464 complete\n",
      "188\n",
      "pixel 10 465 complete\n",
      "182\n",
      "pixel 10 466 complete\n",
      "176\n",
      "pixel 10 467 complete\n",
      "174\n",
      "pixel 10 468 complete\n",
      "171\n",
      "pixel 10 469 complete\n",
      "161\n",
      "pixel 10 470 complete\n",
      "153\n",
      "pixel 10 471 complete\n",
      "144\n",
      "pixel 10 472 complete\n",
      "123\n",
      "pixel 10 473 complete\n",
      "108\n",
      "pixel 10 474 complete\n",
      "114\n",
      "pixel 10 475 complete\n",
      "124\n",
      "pixel 10 476 complete\n",
      "135\n",
      "pixel 10 477 complete\n",
      "150\n",
      "pixel 10 478 complete\n",
      "167\n",
      "pixel 10 479 complete\n",
      "172\n",
      "pixel 10 480 complete\n",
      "167\n",
      "pixel 10 481 complete\n",
      "161\n",
      "pixel 10 482 complete\n",
      "140\n",
      "pixel 10 483 complete\n",
      "122\n",
      "pixel 10 484 complete\n",
      "123\n",
      "pixel 10 485 complete\n",
      "144\n",
      "pixel 10 486 complete\n",
      "149\n",
      "pixel 10 487 complete\n",
      "114\n",
      "pixel 10 488 complete\n",
      "58\n",
      "pixel 10 489 complete\n",
      "31\n",
      "pixel 10 490 complete\n",
      "25\n",
      "pixel 10 491 complete\n",
      "18\n",
      "pixel 10 492 complete\n",
      "19\n",
      "pixel 10 493 complete\n",
      "21\n",
      "pixel 10 494 complete\n",
      "21\n",
      "pixel 10 495 complete\n",
      "22\n",
      "pixel 10 496 complete\n",
      "30\n",
      "pixel 10 497 complete\n",
      "60\n",
      "pixel 10 498 complete\n",
      "96\n",
      "pixel 10 499 complete\n",
      "111\n",
      "pixel 10 500 complete\n",
      "101\n",
      "pixel 10 501 complete\n",
      "94\n",
      "pixel 10 502 complete\n",
      "95\n",
      "pixel 10 503 complete\n",
      "102\n",
      "pixel 10 504 complete\n",
      "112\n",
      "pixel 10 505 complete\n",
      "124\n",
      "pixel 10 506 complete\n",
      "114\n",
      "pixel 10 507 complete\n",
      "99\n",
      "pixel 10 508 complete\n",
      "97\n",
      "pixel 10 509 complete\n",
      "90\n",
      "pixel 10 510 complete\n",
      "71\n",
      "pixel 10 511 complete\n",
      "117\n",
      "pixel 11 0 complete\n",
      "129\n",
      "pixel 11 1 complete\n",
      "128\n",
      "pixel 11 2 complete\n",
      "136\n",
      "pixel 11 3 complete\n",
      "147\n",
      "pixel 11 4 complete\n",
      "147\n",
      "pixel 11 5 complete\n",
      "158\n",
      "pixel 11 6 complete\n",
      "171\n",
      "pixel 11 7 complete\n",
      "170\n",
      "pixel 11 8 complete\n",
      "179\n",
      "pixel 11 9 complete\n",
      "194\n",
      "pixel 11 10 complete\n",
      "193\n",
      "pixel 11 11 complete\n",
      "192\n",
      "pixel 11 12 complete\n",
      "195\n",
      "pixel 11 13 complete\n",
      "191\n",
      "pixel 11 14 complete\n",
      "190\n",
      "pixel 11 15 complete\n",
      "193\n",
      "pixel 11 16 complete\n",
      "192\n",
      "pixel 11 17 complete\n",
      "190\n",
      "pixel 11 18 complete\n",
      "185\n",
      "pixel 11 19 complete\n",
      "185\n",
      "pixel 11 20 complete\n",
      "196\n",
      "pixel 11 21 complete\n",
      "203\n",
      "pixel 11 22 complete\n",
      "197\n",
      "pixel 11 23 complete\n",
      "195\n",
      "pixel 11 24 complete\n",
      "197\n",
      "pixel 11 25 complete\n",
      "200\n",
      "pixel 11 26 complete\n",
      "198\n",
      "pixel 11 27 complete\n",
      "190\n",
      "pixel 11 28 complete\n",
      "181\n",
      "pixel 11 29 complete\n",
      "179\n",
      "pixel 11 30 complete\n",
      "185\n",
      "pixel 11 31 complete\n",
      "171\n",
      "pixel 11 32 complete\n",
      "150\n",
      "pixel 11 33 complete\n",
      "138\n",
      "pixel 11 34 complete\n",
      "131\n",
      "pixel 11 35 complete\n",
      "117\n",
      "pixel 11 36 complete\n",
      "109\n",
      "pixel 11 37 complete\n",
      "113\n",
      "pixel 11 38 complete\n",
      "118\n",
      "pixel 11 39 complete\n",
      "107\n",
      "pixel 11 40 complete\n",
      "88\n",
      "pixel 11 41 complete\n",
      "85\n",
      "pixel 11 42 complete\n",
      "90\n",
      "pixel 11 43 complete\n",
      "91\n",
      "pixel 11 44 complete\n",
      "96\n",
      "pixel 11 45 complete\n",
      "109\n",
      "pixel 11 46 complete\n",
      "107\n",
      "pixel 11 47 complete\n",
      "92\n",
      "pixel 11 48 complete\n",
      "80\n",
      "pixel 11 49 complete\n",
      "92\n",
      "pixel 11 50 complete\n",
      "115\n",
      "pixel 11 51 complete\n",
      "125\n",
      "pixel 11 52 complete\n",
      "124\n",
      "pixel 11 53 complete\n",
      "137\n",
      "pixel 11 54 complete\n",
      "154\n",
      "pixel 11 55 complete\n",
      "159\n",
      "pixel 11 56 complete\n",
      "158\n",
      "pixel 11 57 complete\n",
      "161\n",
      "pixel 11 58 complete\n",
      "171\n",
      "pixel 11 59 complete\n",
      "180\n",
      "pixel 11 60 complete\n",
      "190\n",
      "pixel 11 61 complete\n",
      "196\n",
      "pixel 11 62 complete\n",
      "187\n",
      "pixel 11 63 complete\n",
      "178\n",
      "pixel 11 64 complete\n",
      "180\n",
      "pixel 11 65 complete\n",
      "179\n",
      "pixel 11 66 complete\n",
      "168\n",
      "pixel 11 67 complete\n",
      "150\n",
      "pixel 11 68 complete\n",
      "142\n",
      "pixel 11 69 complete\n",
      "145\n",
      "pixel 11 70 complete\n",
      "144\n",
      "pixel 11 71 complete\n",
      "138\n",
      "pixel 11 72 complete\n",
      "126\n",
      "pixel 11 73 complete\n",
      "118\n",
      "pixel 11 74 complete\n",
      "115\n",
      "pixel 11 75 complete\n",
      "112\n",
      "pixel 11 76 complete\n",
      "103\n",
      "pixel 11 77 complete\n",
      "103\n",
      "pixel 11 78 complete\n",
      "110\n",
      "pixel 11 79 complete\n",
      "115\n",
      "pixel 11 80 complete\n",
      "98\n",
      "pixel 11 81 complete\n",
      "83\n",
      "pixel 11 82 complete\n",
      "84\n",
      "pixel 11 83 complete\n",
      "89\n",
      "pixel 11 84 complete\n",
      "98\n",
      "pixel 11 85 complete\n",
      "127\n",
      "pixel 11 86 complete\n",
      "148\n",
      "pixel 11 87 complete\n",
      "148\n",
      "pixel 11 88 complete\n",
      "142\n",
      "pixel 11 89 complete\n",
      "143\n",
      "pixel 11 90 complete\n",
      "156\n",
      "pixel 11 91 complete\n",
      "164\n",
      "pixel 11 92 complete\n",
      "170\n",
      "pixel 11 93 complete\n",
      "171\n",
      "pixel 11 94 complete\n",
      "162\n",
      "pixel 11 95 complete\n",
      "146\n",
      "pixel 11 96 complete\n",
      "146\n",
      "pixel 11 97 complete\n",
      "149\n",
      "pixel 11 98 complete\n",
      "148\n",
      "pixel 11 99 complete\n",
      "149\n",
      "pixel 11 100 complete\n",
      "156\n",
      "pixel 11 101 complete\n",
      "160\n",
      "pixel 11 102 complete\n",
      "160\n",
      "pixel 11 103 complete\n",
      "156\n",
      "pixel 11 104 complete\n",
      "153\n",
      "pixel 11 105 complete\n",
      "151\n",
      "pixel 11 106 complete\n",
      "149\n",
      "pixel 11 107 complete\n",
      "154\n",
      "pixel 11 108 complete\n",
      "151\n",
      "pixel 11 109 complete\n",
      "144\n",
      "pixel 11 110 complete\n",
      "139\n",
      "pixel 11 111 complete\n",
      "144\n",
      "pixel 11 112 complete\n",
      "148\n",
      "pixel 11 113 complete\n",
      "159\n",
      "pixel 11 114 complete\n",
      "163\n",
      "pixel 11 115 complete\n",
      "161\n",
      "pixel 11 116 complete\n",
      "152\n",
      "pixel 11 117 complete\n",
      "146\n",
      "pixel 11 118 complete\n",
      "142\n",
      "pixel 11 119 complete\n",
      "138\n",
      "pixel 11 120 complete\n",
      "135\n",
      "pixel 11 121 complete\n",
      "140\n",
      "pixel 11 122 complete\n",
      "140\n",
      "pixel 11 123 complete\n",
      "136\n",
      "pixel 11 124 complete\n",
      "141\n",
      "pixel 11 125 complete\n",
      "155\n",
      "pixel 11 126 complete\n",
      "159\n",
      "pixel 11 127 complete\n",
      "160\n",
      "pixel 11 128 complete\n",
      "156\n",
      "pixel 11 129 complete\n",
      "151\n",
      "pixel 11 130 complete\n",
      "150\n",
      "pixel 11 131 complete\n",
      "151\n",
      "pixel 11 132 complete\n",
      "141\n",
      "pixel 11 133 complete\n",
      "140\n",
      "pixel 11 134 complete\n",
      "152\n",
      "pixel 11 135 complete\n",
      "164\n",
      "pixel 11 136 complete\n",
      "162\n",
      "pixel 11 137 complete\n",
      "156\n",
      "pixel 11 138 complete\n",
      "155\n",
      "pixel 11 139 complete\n",
      "158\n",
      "pixel 11 140 complete\n",
      "155\n",
      "pixel 11 141 complete\n",
      "147\n",
      "pixel 11 142 complete\n",
      "151\n",
      "pixel 11 143 complete\n",
      "154\n",
      "pixel 11 144 complete\n",
      "151\n",
      "pixel 11 145 complete\n",
      "144\n",
      "pixel 11 146 complete\n",
      "154\n",
      "pixel 11 147 complete\n",
      "160\n",
      "pixel 11 148 complete\n",
      "157\n",
      "pixel 11 149 complete\n",
      "135\n",
      "pixel 11 150 complete\n",
      "108\n",
      "pixel 11 151 complete\n",
      "89\n",
      "pixel 11 152 complete\n",
      "86\n",
      "pixel 11 153 complete\n",
      "85\n",
      "pixel 11 154 complete\n",
      "84\n",
      "pixel 11 155 complete\n",
      "88\n",
      "pixel 11 156 complete\n",
      "93\n",
      "pixel 11 157 complete\n",
      "94\n",
      "pixel 11 158 complete\n",
      "85\n",
      "pixel 11 159 complete\n",
      "79\n",
      "pixel 11 160 complete\n",
      "81\n",
      "pixel 11 161 complete\n",
      "87\n",
      "pixel 11 162 complete\n",
      "90\n",
      "pixel 11 163 complete\n",
      "85\n",
      "pixel 11 164 complete\n",
      "88\n",
      "pixel 11 165 complete\n",
      "102\n",
      "pixel 11 166 complete\n",
      "118\n",
      "pixel 11 167 complete\n",
      "122\n",
      "pixel 11 168 complete\n",
      "124\n",
      "pixel 11 169 complete\n",
      "119\n",
      "pixel 11 170 complete\n",
      "112\n",
      "pixel 11 171 complete\n",
      "100\n",
      "pixel 11 172 complete\n",
      "88\n",
      "pixel 11 173 complete\n",
      "85\n",
      "pixel 11 174 complete\n",
      "84\n",
      "pixel 11 175 complete\n",
      "77\n",
      "pixel 11 176 complete\n",
      "76\n",
      "pixel 11 177 complete\n",
      "83\n",
      "pixel 11 178 complete\n",
      "84\n",
      "pixel 11 179 complete\n",
      "78\n",
      "pixel 11 180 complete\n",
      "92\n",
      "pixel 11 181 complete\n",
      "103\n",
      "pixel 11 182 complete\n",
      "99\n",
      "pixel 11 183 complete\n",
      "89\n",
      "pixel 11 184 complete\n",
      "89\n",
      "pixel 11 185 complete\n",
      "88\n",
      "pixel 11 186 complete\n",
      "94\n",
      "pixel 11 187 complete\n",
      "107\n",
      "pixel 11 188 complete\n",
      "108\n",
      "pixel 11 189 complete\n",
      "104\n",
      "pixel 11 190 complete\n",
      "97\n",
      "pixel 11 191 complete\n",
      "99\n",
      "pixel 11 192 complete\n",
      "101\n",
      "pixel 11 193 complete\n",
      "102\n",
      "pixel 11 194 complete\n",
      "95\n",
      "pixel 11 195 complete\n",
      "96\n",
      "pixel 11 196 complete\n",
      "104\n",
      "pixel 11 197 complete\n",
      "111\n",
      "pixel 11 198 complete\n",
      "107\n",
      "pixel 11 199 complete\n",
      "100\n",
      "pixel 11 200 complete\n",
      "95\n",
      "pixel 11 201 complete\n",
      "89\n",
      "pixel 11 202 complete\n",
      "89\n",
      "pixel 11 203 complete\n",
      "91\n",
      "pixel 11 204 complete\n",
      "94\n",
      "pixel 11 205 complete\n",
      "95\n",
      "pixel 11 206 complete\n",
      "95\n",
      "pixel 11 207 complete\n",
      "93\n",
      "pixel 11 208 complete\n",
      "92\n",
      "pixel 11 209 complete\n",
      "88\n",
      "pixel 11 210 complete\n",
      "88\n",
      "pixel 11 211 complete\n",
      "91\n",
      "pixel 11 212 complete\n",
      "97\n",
      "pixel 11 213 complete\n",
      "104\n",
      "pixel 11 214 complete\n",
      "117\n",
      "pixel 11 215 complete\n",
      "140\n",
      "pixel 11 216 complete\n",
      "170\n",
      "pixel 11 217 complete\n",
      "188\n",
      "pixel 11 218 complete\n",
      "195\n",
      "pixel 11 219 complete\n",
      "204\n",
      "pixel 11 220 complete\n",
      "203\n",
      "pixel 11 221 complete\n",
      "189\n",
      "pixel 11 222 complete\n",
      "172\n",
      "pixel 11 223 complete\n",
      "172\n",
      "pixel 11 224 complete\n",
      "183\n",
      "pixel 11 225 complete\n",
      "200\n",
      "pixel 11 226 complete\n",
      "204\n",
      "pixel 11 227 complete\n",
      "203\n",
      "pixel 11 228 complete\n",
      "196\n",
      "pixel 11 229 complete\n",
      "195\n",
      "pixel 11 230 complete\n",
      "196\n",
      "pixel 11 231 complete\n",
      "198\n",
      "pixel 11 232 complete\n",
      "199\n",
      "pixel 11 233 complete\n",
      "204\n",
      "pixel 11 234 complete\n",
      "205\n",
      "pixel 11 235 complete\n",
      "196\n",
      "pixel 11 236 complete\n",
      "179\n",
      "pixel 11 237 complete\n",
      "163\n",
      "pixel 11 238 complete\n",
      "153\n",
      "pixel 11 239 complete\n",
      "140\n",
      "pixel 11 240 complete\n",
      "120\n",
      "pixel 11 241 complete\n",
      "112\n",
      "pixel 11 242 complete\n",
      "116\n",
      "pixel 11 243 complete\n",
      "121\n",
      "pixel 11 244 complete\n",
      "117\n",
      "pixel 11 245 complete\n",
      "124\n",
      "pixel 11 246 complete\n",
      "132\n",
      "pixel 11 247 complete\n",
      "119\n",
      "pixel 11 248 complete\n",
      "121\n",
      "pixel 11 249 complete\n",
      "143\n",
      "pixel 11 250 complete\n",
      "162\n",
      "pixel 11 251 complete\n",
      "162\n",
      "pixel 11 252 complete\n",
      "161\n",
      "pixel 11 253 complete\n",
      "135\n",
      "pixel 11 254 complete\n",
      "110\n",
      "pixel 11 255 complete\n",
      "111\n",
      "pixel 11 256 complete\n",
      "130\n",
      "pixel 11 257 complete\n",
      "114\n",
      "pixel 11 258 complete\n",
      "103\n",
      "pixel 11 259 complete\n",
      "133\n",
      "pixel 11 260 complete\n",
      "156\n",
      "pixel 11 261 complete\n",
      "127\n",
      "pixel 11 262 complete\n",
      "99\n",
      "pixel 11 263 complete\n",
      "134\n",
      "pixel 11 264 complete\n",
      "179\n",
      "pixel 11 265 complete\n",
      "174\n",
      "pixel 11 266 complete\n",
      "152\n",
      "pixel 11 267 complete\n",
      "161\n",
      "pixel 11 268 complete\n",
      "162\n",
      "pixel 11 269 complete\n",
      "148\n",
      "pixel 11 270 complete\n",
      "125\n",
      "pixel 11 271 complete\n",
      "116\n",
      "pixel 11 272 complete\n",
      "129\n",
      "pixel 11 273 complete\n",
      "148\n",
      "pixel 11 274 complete\n",
      "148\n",
      "pixel 11 275 complete\n",
      "149\n",
      "pixel 11 276 complete\n",
      "141\n",
      "pixel 11 277 complete\n",
      "134\n",
      "pixel 11 278 complete\n",
      "128\n",
      "pixel 11 279 complete\n",
      "117\n",
      "pixel 11 280 complete\n",
      "100\n",
      "pixel 11 281 complete\n",
      "99\n",
      "pixel 11 282 complete\n",
      "103\n",
      "pixel 11 283 complete\n",
      "110\n",
      "pixel 11 284 complete\n",
      "120\n",
      "pixel 11 285 complete\n",
      "133\n",
      "pixel 11 286 complete\n",
      "139\n",
      "pixel 11 287 complete\n",
      "118\n",
      "pixel 11 288 complete\n",
      "95\n",
      "pixel 11 289 complete\n",
      "89\n",
      "pixel 11 290 complete\n",
      "101\n",
      "pixel 11 291 complete\n",
      "99\n",
      "pixel 11 292 complete\n",
      "83\n",
      "pixel 11 293 complete\n",
      "76\n",
      "pixel 11 294 complete\n",
      "91\n",
      "pixel 11 295 complete\n",
      "103\n",
      "pixel 11 296 complete\n",
      "119\n",
      "pixel 11 297 complete\n",
      "139\n",
      "pixel 11 298 complete\n",
      "135\n",
      "pixel 11 299 complete\n",
      "106\n",
      "pixel 11 300 complete\n",
      "98\n",
      "pixel 11 301 complete\n",
      "115\n",
      "pixel 11 302 complete\n",
      "124\n",
      "pixel 11 303 complete\n",
      "124\n",
      "pixel 11 304 complete\n",
      "129\n",
      "pixel 11 305 complete\n",
      "114\n",
      "pixel 11 306 complete\n",
      "94\n",
      "pixel 11 307 complete\n",
      "107\n",
      "pixel 11 308 complete\n",
      "143\n",
      "pixel 11 309 complete\n",
      "164\n",
      "pixel 11 310 complete\n",
      "145\n",
      "pixel 11 311 complete\n",
      "114\n",
      "pixel 11 312 complete\n",
      "103\n",
      "pixel 11 313 complete\n",
      "138\n",
      "pixel 11 314 complete\n",
      "186\n",
      "pixel 11 315 complete\n",
      "201\n",
      "pixel 11 316 complete\n",
      "175\n",
      "pixel 11 317 complete\n",
      "145\n",
      "pixel 11 318 complete\n",
      "130\n",
      "pixel 11 319 complete\n",
      "136\n",
      "pixel 11 320 complete\n",
      "158\n",
      "pixel 11 321 complete\n",
      "169\n",
      "pixel 11 322 complete\n",
      "145\n",
      "pixel 11 323 complete\n",
      "125\n",
      "pixel 11 324 complete\n",
      "150\n",
      "pixel 11 325 complete\n",
      "187\n",
      "pixel 11 326 complete\n",
      "180\n",
      "pixel 11 327 complete\n",
      "145\n",
      "pixel 11 328 complete\n",
      "132\n",
      "pixel 11 329 complete\n",
      "153\n",
      "pixel 11 330 complete\n",
      "180\n",
      "pixel 11 331 complete\n",
      "170\n",
      "pixel 11 332 complete\n",
      "143\n",
      "pixel 11 333 complete\n",
      "141\n",
      "pixel 11 334 complete\n",
      "164\n",
      "pixel 11 335 complete\n",
      "165\n",
      "pixel 11 336 complete\n",
      "139\n",
      "pixel 11 337 complete\n",
      "114\n",
      "pixel 11 338 complete\n",
      "127\n",
      "pixel 11 339 complete\n",
      "151\n",
      "pixel 11 340 complete\n",
      "152\n",
      "pixel 11 341 complete\n",
      "130\n",
      "pixel 11 342 complete\n",
      "105\n",
      "pixel 11 343 complete\n",
      "92\n",
      "pixel 11 344 complete\n",
      "98\n",
      "pixel 11 345 complete\n",
      "110\n",
      "pixel 11 346 complete\n",
      "115\n",
      "pixel 11 347 complete\n",
      "104\n",
      "pixel 11 348 complete\n",
      "84\n",
      "pixel 11 349 complete\n",
      "64\n",
      "pixel 11 350 complete\n",
      "67\n",
      "pixel 11 351 complete\n",
      "89\n",
      "pixel 11 352 complete\n",
      "109\n",
      "pixel 11 353 complete\n",
      "107\n",
      "pixel 11 354 complete\n",
      "106\n",
      "pixel 11 355 complete\n",
      "97\n",
      "pixel 11 356 complete\n",
      "90\n",
      "pixel 11 357 complete\n",
      "97\n",
      "pixel 11 358 complete\n",
      "121\n",
      "pixel 11 359 complete\n",
      "127\n",
      "pixel 11 360 complete\n",
      "109\n",
      "pixel 11 361 complete\n",
      "83\n",
      "pixel 11 362 complete\n",
      "77\n",
      "pixel 11 363 complete\n",
      "90\n",
      "pixel 11 364 complete\n",
      "110\n",
      "pixel 11 365 complete\n",
      "119\n",
      "pixel 11 366 complete\n",
      "116\n",
      "pixel 11 367 complete\n",
      "105\n",
      "pixel 11 368 complete\n",
      "106\n",
      "pixel 11 369 complete\n",
      "113\n",
      "pixel 11 370 complete\n",
      "116\n",
      "pixel 11 371 complete\n",
      "118\n",
      "pixel 11 372 complete\n",
      "112\n",
      "pixel 11 373 complete\n",
      "94\n",
      "pixel 11 374 complete\n",
      "85\n",
      "pixel 11 375 complete\n",
      "93\n",
      "pixel 11 376 complete\n",
      "101\n",
      "pixel 11 377 complete\n",
      "98\n",
      "pixel 11 378 complete\n",
      "99\n",
      "pixel 11 379 complete\n",
      "91\n",
      "pixel 11 380 complete\n",
      "80\n",
      "pixel 11 381 complete\n",
      "79\n",
      "pixel 11 382 complete\n",
      "85\n",
      "pixel 11 383 complete\n",
      "86\n",
      "pixel 11 384 complete\n",
      "101\n",
      "pixel 11 385 complete\n",
      "122\n",
      "pixel 11 386 complete\n",
      "108\n",
      "pixel 11 387 complete\n",
      "79\n",
      "pixel 11 388 complete\n",
      "68\n",
      "pixel 11 389 complete\n",
      "87\n",
      "pixel 11 390 complete\n",
      "111\n",
      "pixel 11 391 complete\n",
      "120\n",
      "pixel 11 392 complete\n",
      "99\n",
      "pixel 11 393 complete\n",
      "75\n",
      "pixel 11 394 complete\n",
      "78\n",
      "pixel 11 395 complete\n",
      "99\n",
      "pixel 11 396 complete\n",
      "119\n",
      "pixel 11 397 complete\n",
      "116\n",
      "pixel 11 398 complete\n",
      "102\n",
      "pixel 11 399 complete\n",
      "88\n",
      "pixel 11 400 complete\n",
      "92\n",
      "pixel 11 401 complete\n",
      "96\n",
      "pixel 11 402 complete\n",
      "93\n",
      "pixel 11 403 complete\n",
      "97\n",
      "pixel 11 404 complete\n",
      "106\n",
      "pixel 11 405 complete\n",
      "89\n",
      "pixel 11 406 complete\n",
      "83\n",
      "pixel 11 407 complete\n",
      "103\n",
      "pixel 11 408 complete\n",
      "125\n",
      "pixel 11 409 complete\n",
      "128\n",
      "pixel 11 410 complete\n",
      "110\n",
      "pixel 11 411 complete\n",
      "83\n",
      "pixel 11 412 complete\n",
      "85\n",
      "pixel 11 413 complete\n",
      "97\n",
      "pixel 11 414 complete\n",
      "108\n",
      "pixel 11 415 complete\n",
      "103\n",
      "pixel 11 416 complete\n",
      "81\n",
      "pixel 11 417 complete\n",
      "57\n",
      "pixel 11 418 complete\n",
      "69\n",
      "pixel 11 419 complete\n",
      "92\n",
      "pixel 11 420 complete\n",
      "107\n",
      "pixel 11 421 complete\n",
      "99\n",
      "pixel 11 422 complete\n",
      "96\n",
      "pixel 11 423 complete\n",
      "111\n",
      "pixel 11 424 complete\n",
      "120\n",
      "pixel 11 425 complete\n",
      "105\n",
      "pixel 11 426 complete\n",
      "97\n",
      "pixel 11 427 complete\n",
      "94\n",
      "pixel 11 428 complete\n",
      "94\n",
      "pixel 11 429 complete\n",
      "100\n",
      "pixel 11 430 complete\n",
      "91\n",
      "pixel 11 431 complete\n",
      "74\n",
      "pixel 11 432 complete\n",
      "69\n",
      "pixel 11 433 complete\n",
      "83\n",
      "pixel 11 434 complete\n",
      "100\n",
      "pixel 11 435 complete\n",
      "113\n",
      "pixel 11 436 complete\n",
      "114\n",
      "pixel 11 437 complete\n",
      "109\n",
      "pixel 11 438 complete\n",
      "108\n",
      "pixel 11 439 complete\n",
      "107\n",
      "pixel 11 440 complete\n",
      "111\n",
      "pixel 11 441 complete\n",
      "103\n",
      "pixel 11 442 complete\n",
      "95\n",
      "pixel 11 443 complete\n",
      "92\n",
      "pixel 11 444 complete\n",
      "97\n",
      "pixel 11 445 complete\n",
      "104\n",
      "pixel 11 446 complete\n",
      "115\n",
      "pixel 11 447 complete\n",
      "113\n",
      "pixel 11 448 complete\n",
      "110\n",
      "pixel 11 449 complete\n",
      "119\n",
      "pixel 11 450 complete\n",
      "120\n",
      "pixel 11 451 complete\n",
      "113\n",
      "pixel 11 452 complete\n",
      "116\n",
      "pixel 11 453 complete\n",
      "128\n",
      "pixel 11 454 complete\n",
      "135\n",
      "pixel 11 455 complete\n",
      "131\n",
      "pixel 11 456 complete\n",
      "133\n",
      "pixel 11 457 complete\n",
      "159\n",
      "pixel 11 458 complete\n",
      "181\n",
      "pixel 11 459 complete\n",
      "178\n",
      "pixel 11 460 complete\n",
      "170\n",
      "pixel 11 461 complete\n",
      "172\n",
      "pixel 11 462 complete\n",
      "178\n",
      "pixel 11 463 complete\n",
      "184\n",
      "pixel 11 464 complete\n",
      "192\n",
      "pixel 11 465 complete\n",
      "182\n",
      "pixel 11 466 complete\n",
      "169\n",
      "pixel 11 467 complete\n",
      "172\n",
      "pixel 11 468 complete\n",
      "181\n",
      "pixel 11 469 complete\n",
      "170\n",
      "pixel 11 470 complete\n",
      "163\n",
      "pixel 11 471 complete\n",
      "153\n",
      "pixel 11 472 complete\n",
      "122\n",
      "pixel 11 473 complete\n",
      "93\n",
      "pixel 11 474 complete\n",
      "90\n",
      "pixel 11 475 complete\n",
      "99\n",
      "pixel 11 476 complete\n",
      "121\n",
      "pixel 11 477 complete\n",
      "147\n",
      "pixel 11 478 complete\n",
      "160\n",
      "pixel 11 479 complete\n",
      "157\n",
      "pixel 11 480 complete\n",
      "156\n",
      "pixel 11 481 complete\n",
      "157\n",
      "pixel 11 482 complete\n",
      "144\n",
      "pixel 11 483 complete\n",
      "124\n",
      "pixel 11 484 complete\n",
      "121\n",
      "pixel 11 485 complete\n",
      "146\n",
      "pixel 11 486 complete\n",
      "159\n",
      "pixel 11 487 complete\n",
      "122\n",
      "pixel 11 488 complete\n",
      "62\n",
      "pixel 11 489 complete\n",
      "32\n",
      "pixel 11 490 complete\n",
      "26\n",
      "pixel 11 491 complete\n",
      "27\n",
      "pixel 11 492 complete\n",
      "30\n",
      "pixel 11 493 complete\n",
      "24\n",
      "pixel 11 494 complete\n",
      "18\n",
      "pixel 11 495 complete\n",
      "19\n",
      "pixel 11 496 complete\n",
      "30\n",
      "pixel 11 497 complete\n",
      "65\n",
      "pixel 11 498 complete\n",
      "103\n",
      "pixel 11 499 complete\n",
      "117\n",
      "pixel 11 500 complete\n",
      "107\n",
      "pixel 11 501 complete\n",
      "100\n",
      "pixel 11 502 complete\n",
      "97\n",
      "pixel 11 503 complete\n",
      "101\n",
      "pixel 11 504 complete\n",
      "106\n",
      "pixel 11 505 complete\n",
      "110\n",
      "pixel 11 506 complete\n",
      "103\n",
      "pixel 11 507 complete\n",
      "101\n",
      "pixel 11 508 complete\n",
      "99\n",
      "pixel 11 509 complete\n",
      "92\n",
      "pixel 11 510 complete\n",
      "84\n",
      "pixel 11 511 complete\n",
      "139\n",
      "pixel 12 0 complete\n",
      "163\n",
      "pixel 12 1 complete\n",
      "163\n",
      "pixel 12 2 complete\n",
      "175\n",
      "pixel 12 3 complete\n",
      "190\n",
      "pixel 12 4 complete\n",
      "186\n",
      "pixel 12 5 complete\n",
      "191\n",
      "pixel 12 6 complete\n",
      "197\n",
      "pixel 12 7 complete\n",
      "189\n",
      "pixel 12 8 complete\n",
      "187\n",
      "pixel 12 9 complete\n",
      "196\n",
      "pixel 12 10 complete\n",
      "195\n",
      "pixel 12 11 complete\n",
      "196\n",
      "pixel 12 12 complete\n",
      "197\n",
      "pixel 12 13 complete\n",
      "194\n",
      "pixel 12 14 complete\n",
      "194\n",
      "pixel 12 15 complete\n",
      "190\n",
      "pixel 12 16 complete\n",
      "186\n",
      "pixel 12 17 complete\n",
      "182\n",
      "pixel 12 18 complete\n",
      "177\n",
      "pixel 12 19 complete\n",
      "171\n",
      "pixel 12 20 complete\n",
      "176\n",
      "pixel 12 21 complete\n",
      "178\n",
      "pixel 12 22 complete\n",
      "173\n",
      "pixel 12 23 complete\n",
      "163\n",
      "pixel 12 24 complete\n",
      "154\n",
      "pixel 12 25 complete\n",
      "150\n",
      "pixel 12 26 complete\n",
      "145\n",
      "pixel 12 27 complete\n",
      "138\n",
      "pixel 12 28 complete\n",
      "129\n",
      "pixel 12 29 complete\n",
      "129\n",
      "pixel 12 30 complete\n",
      "136\n",
      "pixel 12 31 complete\n",
      "126\n",
      "pixel 12 32 complete\n",
      "106\n",
      "pixel 12 33 complete\n",
      "96\n",
      "pixel 12 34 complete\n",
      "94\n",
      "pixel 12 35 complete\n",
      "80\n",
      "pixel 12 36 complete\n",
      "78\n",
      "pixel 12 37 complete\n",
      "85\n",
      "pixel 12 38 complete\n",
      "90\n",
      "pixel 12 39 complete\n",
      "83\n",
      "pixel 12 40 complete\n",
      "75\n",
      "pixel 12 41 complete\n",
      "85\n",
      "pixel 12 42 complete\n",
      "99\n",
      "pixel 12 43 complete\n",
      "106\n",
      "pixel 12 44 complete\n",
      "121\n",
      "pixel 12 45 complete\n",
      "136\n",
      "pixel 12 46 complete\n",
      "137\n",
      "pixel 12 47 complete\n",
      "129\n",
      "pixel 12 48 complete\n",
      "128\n",
      "pixel 12 49 complete\n",
      "140\n",
      "pixel 12 50 complete\n",
      "164\n",
      "pixel 12 51 complete\n",
      "168\n",
      "pixel 12 52 complete\n",
      "159\n",
      "pixel 12 53 complete\n",
      "167\n",
      "pixel 12 54 complete\n",
      "184\n",
      "pixel 12 55 complete\n",
      "191\n",
      "pixel 12 56 complete\n",
      "187\n",
      "pixel 12 57 complete\n",
      "185\n",
      "pixel 12 58 complete\n",
      "184\n",
      "pixel 12 59 complete\n",
      "181\n",
      "pixel 12 60 complete\n",
      "177\n",
      "pixel 12 61 complete\n",
      "174\n",
      "pixel 12 62 complete\n",
      "170\n",
      "pixel 12 63 complete\n",
      "164\n",
      "pixel 12 64 complete\n",
      "160\n",
      "pixel 12 65 complete\n",
      "151\n",
      "pixel 12 66 complete\n",
      "128\n",
      "pixel 12 67 complete\n",
      "104\n",
      "pixel 12 68 complete\n",
      "100\n",
      "pixel 12 69 complete\n",
      "107\n",
      "pixel 12 70 complete\n",
      "99\n",
      "pixel 12 71 complete\n",
      "89\n",
      "pixel 12 72 complete\n",
      "83\n",
      "pixel 12 73 complete\n",
      "86\n",
      "pixel 12 74 complete\n",
      "92\n",
      "pixel 12 75 complete\n",
      "96\n",
      "pixel 12 76 complete\n",
      "90\n",
      "pixel 12 77 complete\n",
      "95\n",
      "pixel 12 78 complete\n",
      "106\n",
      "pixel 12 79 complete\n",
      "117\n",
      "pixel 12 80 complete\n",
      "107\n",
      "pixel 12 81 complete\n",
      "94\n",
      "pixel 12 82 complete\n",
      "92\n",
      "pixel 12 83 complete\n",
      "98\n",
      "pixel 12 84 complete\n",
      "110\n",
      "pixel 12 85 complete\n",
      "138\n",
      "pixel 12 86 complete\n",
      "155\n",
      "pixel 12 87 complete\n",
      "154\n",
      "pixel 12 88 complete\n",
      "152\n",
      "pixel 12 89 complete\n",
      "152\n",
      "pixel 12 90 complete\n",
      "156\n",
      "pixel 12 91 complete\n",
      "156\n",
      "pixel 12 92 complete\n",
      "161\n",
      "pixel 12 93 complete\n",
      "167\n",
      "pixel 12 94 complete\n",
      "169\n",
      "pixel 12 95 complete\n",
      "156\n",
      "pixel 12 96 complete\n",
      "150\n",
      "pixel 12 97 complete\n",
      "144\n",
      "pixel 12 98 complete\n",
      "146\n",
      "pixel 12 99 complete\n",
      "155\n",
      "pixel 12 100 complete\n",
      "160\n",
      "pixel 12 101 complete\n",
      "157\n",
      "pixel 12 102 complete\n",
      "151\n",
      "pixel 12 103 complete\n",
      "145\n",
      "pixel 12 104 complete\n",
      "146\n",
      "pixel 12 105 complete\n",
      "157\n",
      "pixel 12 106 complete\n",
      "158\n",
      "pixel 12 107 complete\n",
      "155\n",
      "pixel 12 108 complete\n",
      "150\n",
      "pixel 12 109 complete\n",
      "145\n",
      "pixel 12 110 complete\n",
      "137\n",
      "pixel 12 111 complete\n",
      "139\n",
      "pixel 12 112 complete\n",
      "143\n",
      "pixel 12 113 complete\n",
      "155\n",
      "pixel 12 114 complete\n",
      "163\n",
      "pixel 12 115 complete\n",
      "161\n",
      "pixel 12 116 complete\n",
      "156\n",
      "pixel 12 117 complete\n",
      "155\n",
      "pixel 12 118 complete\n",
      "152\n",
      "pixel 12 119 complete\n",
      "146\n",
      "pixel 12 120 complete\n",
      "139\n",
      "pixel 12 121 complete\n",
      "143\n",
      "pixel 12 122 complete\n",
      "145\n",
      "pixel 12 123 complete\n",
      "139\n",
      "pixel 12 124 complete\n",
      "138\n",
      "pixel 12 125 complete\n",
      "149\n",
      "pixel 12 126 complete\n",
      "151\n",
      "pixel 12 127 complete\n",
      "149\n",
      "pixel 12 128 complete\n",
      "145\n",
      "pixel 12 129 complete\n",
      "147\n",
      "pixel 12 130 complete\n",
      "150\n",
      "pixel 12 131 complete\n",
      "155\n",
      "pixel 12 132 complete\n",
      "152\n",
      "pixel 12 133 complete\n",
      "148\n",
      "pixel 12 134 complete\n",
      "155\n",
      "pixel 12 135 complete\n",
      "168\n",
      "pixel 12 136 complete\n",
      "163\n",
      "pixel 12 137 complete\n",
      "150\n",
      "pixel 12 138 complete\n",
      "151\n",
      "pixel 12 139 complete\n",
      "159\n",
      "pixel 12 140 complete\n",
      "155\n",
      "pixel 12 141 complete\n",
      "150\n",
      "pixel 12 142 complete\n",
      "154\n",
      "pixel 12 143 complete\n",
      "155\n",
      "pixel 12 144 complete\n",
      "152\n",
      "pixel 12 145 complete\n",
      "157\n",
      "pixel 12 146 complete\n",
      "163\n",
      "pixel 12 147 complete\n",
      "158\n",
      "pixel 12 148 complete\n",
      "154\n",
      "pixel 12 149 complete\n",
      "139\n",
      "pixel 12 150 complete\n",
      "103\n",
      "pixel 12 151 complete\n",
      "79\n",
      "pixel 12 152 complete\n",
      "82\n",
      "pixel 12 153 complete\n",
      "86\n",
      "pixel 12 154 complete\n",
      "78\n",
      "pixel 12 155 complete\n",
      "85\n",
      "pixel 12 156 complete\n",
      "93\n",
      "pixel 12 157 complete\n",
      "91\n",
      "pixel 12 158 complete\n",
      "83\n",
      "pixel 12 159 complete\n",
      "83\n",
      "pixel 12 160 complete\n",
      "85\n",
      "pixel 12 161 complete\n",
      "85\n",
      "pixel 12 162 complete\n",
      "83\n",
      "pixel 12 163 complete\n",
      "82\n",
      "pixel 12 164 complete\n",
      "91\n",
      "pixel 12 165 complete\n",
      "107\n",
      "pixel 12 166 complete\n",
      "118\n",
      "pixel 12 167 complete\n",
      "124\n",
      "pixel 12 168 complete\n",
      "124\n",
      "pixel 12 169 complete\n",
      "113\n",
      "pixel 12 170 complete\n",
      "107\n",
      "pixel 12 171 complete\n",
      "103\n",
      "pixel 12 172 complete\n",
      "87\n",
      "pixel 12 173 complete\n",
      "79\n",
      "pixel 12 174 complete\n",
      "86\n",
      "pixel 12 175 complete\n",
      "87\n",
      "pixel 12 176 complete\n",
      "88\n",
      "pixel 12 177 complete\n",
      "95\n",
      "pixel 12 178 complete\n",
      "94\n",
      "pixel 12 179 complete\n",
      "88\n",
      "pixel 12 180 complete\n",
      "97\n",
      "pixel 12 181 complete\n",
      "105\n",
      "pixel 12 182 complete\n",
      "94\n",
      "pixel 12 183 complete\n",
      "83\n",
      "pixel 12 184 complete\n",
      "87\n",
      "pixel 12 185 complete\n",
      "97\n",
      "pixel 12 186 complete\n",
      "107\n",
      "pixel 12 187 complete\n",
      "110\n",
      "pixel 12 188 complete\n",
      "100\n",
      "pixel 12 189 complete\n",
      "94\n",
      "pixel 12 190 complete\n",
      "93\n",
      "pixel 12 191 complete\n",
      "96\n",
      "pixel 12 192 complete\n",
      "93\n",
      "pixel 12 193 complete\n",
      "92\n",
      "pixel 12 194 complete\n",
      "91\n",
      "pixel 12 195 complete\n",
      "93\n",
      "pixel 12 196 complete\n",
      "100\n",
      "pixel 12 197 complete\n",
      "112\n",
      "pixel 12 198 complete\n",
      "112\n",
      "pixel 12 199 complete\n",
      "101\n",
      "pixel 12 200 complete\n",
      "89\n",
      "pixel 12 201 complete\n",
      "86\n",
      "pixel 12 202 complete\n",
      "94\n",
      "pixel 12 203 complete\n",
      "98\n",
      "pixel 12 204 complete\n",
      "97\n",
      "pixel 12 205 complete\n",
      "98\n",
      "pixel 12 206 complete\n",
      "97\n",
      "pixel 12 207 complete\n",
      "96\n",
      "pixel 12 208 complete\n",
      "94\n",
      "pixel 12 209 complete\n",
      "88\n",
      "pixel 12 210 complete\n",
      "86\n",
      "pixel 12 211 complete\n",
      "95\n",
      "pixel 12 212 complete\n",
      "106\n",
      "pixel 12 213 complete\n",
      "115\n",
      "pixel 12 214 complete\n",
      "130\n",
      "pixel 12 215 complete\n",
      "152\n",
      "pixel 12 216 complete\n",
      "181\n",
      "pixel 12 217 complete\n",
      "194\n",
      "pixel 12 218 complete\n",
      "192\n",
      "pixel 12 219 complete\n",
      "193\n",
      "pixel 12 220 complete\n",
      "192\n",
      "pixel 12 221 complete\n",
      "182\n",
      "pixel 12 222 complete\n",
      "171\n",
      "pixel 12 223 complete\n",
      "177\n",
      "pixel 12 224 complete\n",
      "187\n",
      "pixel 12 225 complete\n",
      "200\n",
      "pixel 12 226 complete\n",
      "204\n",
      "pixel 12 227 complete\n",
      "207\n",
      "pixel 12 228 complete\n",
      "206\n",
      "pixel 12 229 complete\n",
      "202\n",
      "pixel 12 230 complete\n",
      "195\n",
      "pixel 12 231 complete\n",
      "197\n",
      "pixel 12 232 complete\n",
      "199\n",
      "pixel 12 233 complete\n",
      "197\n",
      "pixel 12 234 complete\n",
      "192\n",
      "pixel 12 235 complete\n",
      "183\n",
      "pixel 12 236 complete\n",
      "173\n",
      "pixel 12 237 complete\n",
      "165\n",
      "pixel 12 238 complete\n",
      "158\n",
      "pixel 12 239 complete\n",
      "145\n",
      "pixel 12 240 complete\n",
      "121\n",
      "pixel 12 241 complete\n",
      "112\n",
      "pixel 12 242 complete\n",
      "123\n",
      "pixel 12 243 complete\n",
      "136\n",
      "pixel 12 244 complete\n",
      "129\n",
      "pixel 12 245 complete\n",
      "128\n",
      "pixel 12 246 complete\n",
      "132\n",
      "pixel 12 247 complete\n",
      "125\n",
      "pixel 12 248 complete\n",
      "121\n",
      "pixel 12 249 complete\n",
      "131\n",
      "pixel 12 250 complete\n",
      "145\n",
      "pixel 12 251 complete\n",
      "144\n",
      "pixel 12 252 complete\n",
      "143\n",
      "pixel 12 253 complete\n",
      "123\n",
      "pixel 12 254 complete\n",
      "100\n",
      "pixel 12 255 complete\n",
      "98\n",
      "pixel 12 256 complete\n",
      "115\n",
      "pixel 12 257 complete\n",
      "116\n",
      "pixel 12 258 complete\n",
      "114\n",
      "pixel 12 259 complete\n",
      "135\n",
      "pixel 12 260 complete\n",
      "154\n",
      "pixel 12 261 complete\n",
      "130\n",
      "pixel 12 262 complete\n",
      "99\n",
      "pixel 12 263 complete\n",
      "123\n",
      "pixel 12 264 complete\n",
      "161\n",
      "pixel 12 265 complete\n",
      "162\n",
      "pixel 12 266 complete\n",
      "151\n",
      "pixel 12 267 complete\n",
      "163\n",
      "pixel 12 268 complete\n",
      "164\n",
      "pixel 12 269 complete\n",
      "153\n",
      "pixel 12 270 complete\n",
      "131\n",
      "pixel 12 271 complete\n",
      "121\n",
      "pixel 12 272 complete\n",
      "133\n",
      "pixel 12 273 complete\n",
      "155\n",
      "pixel 12 274 complete\n",
      "158\n",
      "pixel 12 275 complete\n",
      "147\n",
      "pixel 12 276 complete\n",
      "130\n",
      "pixel 12 277 complete\n",
      "130\n",
      "pixel 12 278 complete\n",
      "138\n",
      "pixel 12 279 complete\n",
      "125\n",
      "pixel 12 280 complete\n",
      "100\n",
      "pixel 12 281 complete\n",
      "95\n",
      "pixel 12 282 complete\n",
      "106\n",
      "pixel 12 283 complete\n",
      "116\n",
      "pixel 12 284 complete\n",
      "127\n",
      "pixel 12 285 complete\n",
      "140\n",
      "pixel 12 286 complete\n",
      "136\n",
      "pixel 12 287 complete\n",
      "101\n",
      "pixel 12 288 complete\n",
      "81\n",
      "pixel 12 289 complete\n",
      "98\n",
      "pixel 12 290 complete\n",
      "120\n",
      "pixel 12 291 complete\n",
      "108\n",
      "pixel 12 292 complete\n",
      "85\n",
      "pixel 12 293 complete\n",
      "71\n",
      "pixel 12 294 complete\n",
      "87\n",
      "pixel 12 295 complete\n",
      "111\n",
      "pixel 12 296 complete\n",
      "132\n",
      "pixel 12 297 complete\n",
      "142\n",
      "pixel 12 298 complete\n",
      "129\n",
      "pixel 12 299 complete\n",
      "95\n",
      "pixel 12 300 complete\n",
      "93\n",
      "pixel 12 301 complete\n",
      "114\n",
      "pixel 12 302 complete\n",
      "122\n",
      "pixel 12 303 complete\n",
      "124\n",
      "pixel 12 304 complete\n",
      "135\n",
      "pixel 12 305 complete\n",
      "126\n",
      "pixel 12 306 complete\n",
      "113\n",
      "pixel 12 307 complete\n",
      "122\n",
      "pixel 12 308 complete\n",
      "148\n",
      "pixel 12 309 complete\n",
      "172\n",
      "pixel 12 310 complete\n",
      "174\n",
      "pixel 12 311 complete\n",
      "152\n",
      "pixel 12 312 complete\n",
      "125\n",
      "pixel 12 313 complete\n",
      "129\n",
      "pixel 12 314 complete\n",
      "156\n",
      "pixel 12 315 complete\n",
      "176\n",
      "pixel 12 316 complete\n",
      "164\n",
      "pixel 12 317 complete\n",
      "135\n",
      "pixel 12 318 complete\n",
      "111\n",
      "pixel 12 319 complete\n",
      "115\n",
      "pixel 12 320 complete\n",
      "141\n",
      "pixel 12 321 complete\n",
      "153\n",
      "pixel 12 322 complete\n",
      "130\n",
      "pixel 12 323 complete\n",
      "110\n",
      "pixel 12 324 complete\n",
      "128\n",
      "pixel 12 325 complete\n",
      "161\n",
      "pixel 12 326 complete\n",
      "168\n",
      "pixel 12 327 complete\n",
      "145\n",
      "pixel 12 328 complete\n",
      "120\n",
      "pixel 12 329 complete\n",
      "124\n",
      "pixel 12 330 complete\n",
      "155\n",
      "pixel 12 331 complete\n",
      "165\n",
      "pixel 12 332 complete\n",
      "139\n",
      "pixel 12 333 complete\n",
      "122\n",
      "pixel 12 334 complete\n",
      "150\n",
      "pixel 12 335 complete\n",
      "176\n",
      "pixel 12 336 complete\n",
      "161\n",
      "pixel 12 337 complete\n",
      "128\n",
      "pixel 12 338 complete\n",
      "132\n",
      "pixel 12 339 complete\n",
      "157\n",
      "pixel 12 340 complete\n",
      "158\n",
      "pixel 12 341 complete\n",
      "130\n",
      "pixel 12 342 complete\n",
      "103\n",
      "pixel 12 343 complete\n",
      "90\n",
      "pixel 12 344 complete\n",
      "86\n",
      "pixel 12 345 complete\n",
      "91\n",
      "pixel 12 346 complete\n",
      "99\n",
      "pixel 12 347 complete\n",
      "101\n",
      "pixel 12 348 complete\n",
      "88\n",
      "pixel 12 349 complete\n",
      "78\n",
      "pixel 12 350 complete\n",
      "88\n",
      "pixel 12 351 complete\n",
      "106\n",
      "pixel 12 352 complete\n",
      "105\n",
      "pixel 12 353 complete\n",
      "88\n",
      "pixel 12 354 complete\n",
      "87\n",
      "pixel 12 355 complete\n",
      "92\n",
      "pixel 12 356 complete\n",
      "93\n",
      "pixel 12 357 complete\n",
      "101\n",
      "pixel 12 358 complete\n",
      "121\n",
      "pixel 12 359 complete\n",
      "119\n",
      "pixel 12 360 complete\n",
      "94\n",
      "pixel 12 361 complete\n",
      "76\n",
      "pixel 12 362 complete\n",
      "86\n",
      "pixel 12 363 complete\n",
      "101\n",
      "pixel 12 364 complete\n",
      "117\n",
      "pixel 12 365 complete\n",
      "118\n",
      "pixel 12 366 complete\n",
      "101\n",
      "pixel 12 367 complete\n",
      "88\n",
      "pixel 12 368 complete\n",
      "103\n",
      "pixel 12 369 complete\n",
      "125\n",
      "pixel 12 370 complete\n",
      "130\n",
      "pixel 12 371 complete\n",
      "119\n",
      "pixel 12 372 complete\n",
      "101\n",
      "pixel 12 373 complete\n",
      "85\n",
      "pixel 12 374 complete\n",
      "82\n",
      "pixel 12 375 complete\n",
      "92\n",
      "pixel 12 376 complete\n",
      "110\n",
      "pixel 12 377 complete\n",
      "118\n",
      "pixel 12 378 complete\n",
      "110\n",
      "pixel 12 379 complete\n",
      "83\n",
      "pixel 12 380 complete\n",
      "68\n",
      "pixel 12 381 complete\n",
      "80\n",
      "pixel 12 382 complete\n",
      "95\n",
      "pixel 12 383 complete\n",
      "91\n",
      "pixel 12 384 complete\n",
      "96\n",
      "pixel 12 385 complete\n",
      "106\n",
      "pixel 12 386 complete\n",
      "93\n",
      "pixel 12 387 complete\n",
      "78\n",
      "pixel 12 388 complete\n",
      "83\n",
      "pixel 12 389 complete\n",
      "99\n",
      "pixel 12 390 complete\n",
      "111\n",
      "pixel 12 391 complete\n",
      "113\n",
      "pixel 12 392 complete\n",
      "89\n",
      "pixel 12 393 complete\n",
      "67\n",
      "pixel 12 394 complete\n",
      "74\n",
      "pixel 12 395 complete\n",
      "100\n",
      "pixel 12 396 complete\n",
      "116\n",
      "pixel 12 397 complete\n",
      "114\n",
      "pixel 12 398 complete\n",
      "95\n",
      "pixel 12 399 complete\n",
      "79\n",
      "pixel 12 400 complete\n",
      "83\n",
      "pixel 12 401 complete\n",
      "89\n",
      "pixel 12 402 complete\n",
      "91\n",
      "pixel 12 403 complete\n",
      "93\n",
      "pixel 12 404 complete\n",
      "88\n",
      "pixel 12 405 complete\n",
      "71\n",
      "pixel 12 406 complete\n",
      "79\n",
      "pixel 12 407 complete\n",
      "105\n",
      "pixel 12 408 complete\n",
      "122\n",
      "pixel 12 409 complete\n",
      "111\n",
      "pixel 12 410 complete\n",
      "90\n",
      "pixel 12 411 complete\n",
      "74\n",
      "pixel 12 412 complete\n",
      "86\n",
      "pixel 12 413 complete\n",
      "106\n",
      "pixel 12 414 complete\n",
      "116\n",
      "pixel 12 415 complete\n",
      "103\n",
      "pixel 12 416 complete\n",
      "71\n",
      "pixel 12 417 complete\n",
      "47\n",
      "pixel 12 418 complete\n",
      "63\n",
      "pixel 12 419 complete\n",
      "87\n",
      "pixel 12 420 complete\n",
      "97\n",
      "pixel 12 421 complete\n",
      "83\n",
      "pixel 12 422 complete\n",
      "82\n",
      "pixel 12 423 complete\n",
      "106\n",
      "pixel 12 424 complete\n",
      "124\n",
      "pixel 12 425 complete\n",
      "109\n",
      "pixel 12 426 complete\n",
      "91\n",
      "pixel 12 427 complete\n",
      "83\n",
      "pixel 12 428 complete\n",
      "90\n",
      "pixel 12 429 complete\n",
      "106\n",
      "pixel 12 430 complete\n",
      "97\n",
      "pixel 12 431 complete\n",
      "76\n",
      "pixel 12 432 complete\n",
      "70\n",
      "pixel 12 433 complete\n",
      "88\n",
      "pixel 12 434 complete\n",
      "114\n",
      "pixel 12 435 complete\n",
      "126\n",
      "pixel 12 436 complete\n",
      "114\n",
      "pixel 12 437 complete\n",
      "102\n",
      "pixel 12 438 complete\n",
      "105\n",
      "pixel 12 439 complete\n",
      "110\n",
      "pixel 12 440 complete\n",
      "112\n",
      "pixel 12 441 complete\n",
      "96\n",
      "pixel 12 442 complete\n",
      "82\n",
      "pixel 12 443 complete\n",
      "84\n",
      "pixel 12 444 complete\n",
      "93\n",
      "pixel 12 445 complete\n",
      "100\n",
      "pixel 12 446 complete\n",
      "116\n",
      "pixel 12 447 complete\n",
      "119\n",
      "pixel 12 448 complete\n",
      "109\n",
      "pixel 12 449 complete\n",
      "104\n",
      "pixel 12 450 complete\n",
      "108\n",
      "pixel 12 451 complete\n",
      "113\n",
      "pixel 12 452 complete\n",
      "119\n",
      "pixel 12 453 complete\n",
      "128\n",
      "pixel 12 454 complete\n",
      "138\n",
      "pixel 12 455 complete\n",
      "139\n",
      "pixel 12 456 complete\n",
      "135\n",
      "pixel 12 457 complete\n",
      "153\n",
      "pixel 12 458 complete\n",
      "172\n",
      "pixel 12 459 complete\n",
      "172\n",
      "pixel 12 460 complete\n",
      "174\n",
      "pixel 12 461 complete\n",
      "183\n",
      "pixel 12 462 complete\n",
      "183\n",
      "pixel 12 463 complete\n",
      "184\n",
      "pixel 12 464 complete\n",
      "191\n",
      "pixel 12 465 complete\n",
      "180\n",
      "pixel 12 466 complete\n",
      "165\n",
      "pixel 12 467 complete\n",
      "163\n",
      "pixel 12 468 complete\n",
      "169\n",
      "pixel 12 469 complete\n",
      "164\n",
      "pixel 12 470 complete\n",
      "167\n",
      "pixel 12 471 complete\n",
      "161\n",
      "pixel 12 472 complete\n",
      "126\n",
      "pixel 12 473 complete\n",
      "90\n",
      "pixel 12 474 complete\n",
      "76\n",
      "pixel 12 475 complete\n",
      "79\n",
      "pixel 12 476 complete\n",
      "105\n",
      "pixel 12 477 complete\n",
      "145\n",
      "pixel 12 478 complete\n",
      "164\n",
      "pixel 12 479 complete\n",
      "164\n",
      "pixel 12 480 complete\n",
      "156\n",
      "pixel 12 481 complete\n",
      "140\n",
      "pixel 12 482 complete\n",
      "121\n",
      "pixel 12 483 complete\n",
      "109\n",
      "pixel 12 484 complete\n",
      "114\n",
      "pixel 12 485 complete\n",
      "138\n",
      "pixel 12 486 complete\n",
      "153\n",
      "pixel 12 487 complete\n",
      "120\n",
      "pixel 12 488 complete\n",
      "68\n",
      "pixel 12 489 complete\n",
      "40\n",
      "pixel 12 490 complete\n",
      "35\n",
      "pixel 12 491 complete\n",
      "39\n",
      "pixel 12 492 complete\n",
      "39\n",
      "pixel 12 493 complete\n",
      "29\n",
      "pixel 12 494 complete\n",
      "23\n",
      "pixel 12 495 complete\n",
      "21\n",
      "pixel 12 496 complete\n",
      "29\n",
      "pixel 12 497 complete\n",
      "66\n",
      "pixel 12 498 complete\n",
      "102\n",
      "pixel 12 499 complete\n",
      "113\n",
      "pixel 12 500 complete\n",
      "111\n",
      "pixel 12 501 complete\n",
      "117\n",
      "pixel 12 502 complete\n",
      "121\n",
      "pixel 12 503 complete\n",
      "122\n",
      "pixel 12 504 complete\n",
      "112\n",
      "pixel 12 505 complete\n",
      "101\n",
      "pixel 12 506 complete\n",
      "97\n",
      "pixel 12 507 complete\n",
      "106\n",
      "pixel 12 508 complete\n",
      "103\n",
      "pixel 12 509 complete\n",
      "93\n",
      "pixel 12 510 complete\n",
      "87\n",
      "pixel 12 511 complete\n",
      "155\n",
      "pixel 13 0 complete\n",
      "186\n",
      "pixel 13 1 complete\n",
      "190\n",
      "pixel 13 2 complete\n",
      "199\n",
      "pixel 13 3 complete\n",
      "208\n",
      "pixel 13 4 complete\n",
      "205\n",
      "pixel 13 5 complete\n",
      "205\n",
      "pixel 13 6 complete\n",
      "200\n",
      "pixel 13 7 complete\n",
      "189\n",
      "pixel 13 8 complete\n",
      "179\n",
      "pixel 13 9 complete\n",
      "179\n",
      "pixel 13 10 complete\n",
      "176\n",
      "pixel 13 11 complete\n",
      "178\n",
      "pixel 13 12 complete\n",
      "174\n",
      "pixel 13 13 complete\n",
      "171\n",
      "pixel 13 14 complete\n",
      "169\n",
      "pixel 13 15 complete\n",
      "161\n",
      "pixel 13 16 complete\n",
      "154\n",
      "pixel 13 17 complete\n",
      "149\n",
      "pixel 13 18 complete\n",
      "146\n",
      "pixel 13 19 complete\n",
      "144\n",
      "pixel 13 20 complete\n",
      "145\n",
      "pixel 13 21 complete\n",
      "135\n",
      "pixel 13 22 complete\n",
      "125\n",
      "pixel 13 23 complete\n",
      "115\n",
      "pixel 13 24 complete\n",
      "106\n",
      "pixel 13 25 complete\n",
      "104\n",
      "pixel 13 26 complete\n",
      "94\n",
      "pixel 13 27 complete\n",
      "86\n",
      "pixel 13 28 complete\n",
      "84\n",
      "pixel 13 29 complete\n",
      "89\n",
      "pixel 13 30 complete\n",
      "91\n",
      "pixel 13 31 complete\n",
      "95\n",
      "pixel 13 32 complete\n",
      "97\n",
      "pixel 13 33 complete\n",
      "101\n",
      "pixel 13 34 complete\n",
      "97\n",
      "pixel 13 35 complete\n",
      "85\n",
      "pixel 13 36 complete\n",
      "89\n",
      "pixel 13 37 complete\n",
      "108\n",
      "pixel 13 38 complete\n",
      "120\n",
      "pixel 13 39 complete\n",
      "118\n",
      "pixel 13 40 complete\n",
      "120\n",
      "pixel 13 41 complete\n",
      "130\n",
      "pixel 13 42 complete\n",
      "141\n",
      "pixel 13 43 complete\n",
      "152\n",
      "pixel 13 44 complete\n",
      "166\n",
      "pixel 13 45 complete\n",
      "172\n",
      "pixel 13 46 complete\n",
      "167\n",
      "pixel 13 47 complete\n",
      "165\n",
      "pixel 13 48 complete\n",
      "172\n",
      "pixel 13 49 complete\n",
      "176\n",
      "pixel 13 50 complete\n",
      "179\n",
      "pixel 13 51 complete\n",
      "177\n",
      "pixel 13 52 complete\n",
      "173\n",
      "pixel 13 53 complete\n",
      "174\n",
      "pixel 13 54 complete\n",
      "179\n",
      "pixel 13 55 complete\n",
      "179\n",
      "pixel 13 56 complete\n",
      "175\n",
      "pixel 13 57 complete\n",
      "168\n",
      "pixel 13 58 complete\n",
      "162\n",
      "pixel 13 59 complete\n",
      "156\n",
      "pixel 13 60 complete\n",
      "144\n",
      "pixel 13 61 complete\n",
      "134\n",
      "pixel 13 62 complete\n",
      "129\n",
      "pixel 13 63 complete\n",
      "117\n",
      "pixel 13 64 complete\n",
      "110\n",
      "pixel 13 65 complete\n",
      "106\n",
      "pixel 13 66 complete\n",
      "89\n",
      "pixel 13 67 complete\n",
      "64\n",
      "pixel 13 68 complete\n",
      "59\n",
      "pixel 13 69 complete\n",
      "66\n",
      "pixel 13 70 complete\n",
      "63\n",
      "pixel 13 71 complete\n",
      "61\n",
      "pixel 13 72 complete\n",
      "69\n",
      "pixel 13 73 complete\n",
      "81\n",
      "pixel 13 74 complete\n",
      "87\n",
      "pixel 13 75 complete\n",
      "92\n",
      "pixel 13 76 complete\n",
      "92\n",
      "pixel 13 77 complete\n",
      "97\n",
      "pixel 13 78 complete\n",
      "100\n",
      "pixel 13 79 complete\n",
      "109\n",
      "pixel 13 80 complete\n",
      "106\n",
      "pixel 13 81 complete\n",
      "99\n",
      "pixel 13 82 complete\n",
      "97\n",
      "pixel 13 83 complete\n",
      "103\n",
      "pixel 13 84 complete\n",
      "112\n",
      "pixel 13 85 complete\n",
      "132\n",
      "pixel 13 86 complete\n",
      "150\n",
      "pixel 13 87 complete\n",
      "160\n",
      "pixel 13 88 complete\n",
      "161\n",
      "pixel 13 89 complete\n",
      "160\n",
      "pixel 13 90 complete\n",
      "159\n",
      "pixel 13 91 complete\n",
      "153\n",
      "pixel 13 92 complete\n",
      "147\n",
      "pixel 13 93 complete\n",
      "155\n",
      "pixel 13 94 complete\n",
      "164\n",
      "pixel 13 95 complete\n",
      "162\n",
      "pixel 13 96 complete\n",
      "162\n",
      "pixel 13 97 complete\n",
      "152\n",
      "pixel 13 98 complete\n",
      "151\n",
      "pixel 13 99 complete\n",
      "159\n",
      "pixel 13 100 complete\n",
      "156\n",
      "pixel 13 101 complete\n",
      "147\n",
      "pixel 13 102 complete\n",
      "142\n",
      "pixel 13 103 complete\n",
      "139\n",
      "pixel 13 104 complete\n",
      "142\n",
      "pixel 13 105 complete\n",
      "154\n",
      "pixel 13 106 complete\n",
      "155\n",
      "pixel 13 107 complete\n",
      "151\n",
      "pixel 13 108 complete\n",
      "149\n",
      "pixel 13 109 complete\n",
      "151\n",
      "pixel 13 110 complete\n",
      "147\n",
      "pixel 13 111 complete\n",
      "142\n",
      "pixel 13 112 complete\n",
      "138\n",
      "pixel 13 113 complete\n",
      "148\n",
      "pixel 13 114 complete\n",
      "152\n",
      "pixel 13 115 complete\n",
      "153\n",
      "pixel 13 116 complete\n",
      "150\n",
      "pixel 13 117 complete\n",
      "147\n",
      "pixel 13 118 complete\n",
      "143\n",
      "pixel 13 119 complete\n",
      "149\n",
      "pixel 13 120 complete\n",
      "155\n",
      "pixel 13 121 complete\n",
      "156\n",
      "pixel 13 122 complete\n",
      "155\n",
      "pixel 13 123 complete\n",
      "154\n",
      "pixel 13 124 complete\n",
      "145\n",
      "pixel 13 125 complete\n",
      "139\n",
      "pixel 13 126 complete\n",
      "138\n",
      "pixel 13 127 complete\n",
      "141\n",
      "pixel 13 128 complete\n",
      "140\n",
      "pixel 13 129 complete\n",
      "145\n",
      "pixel 13 130 complete\n",
      "149\n",
      "pixel 13 131 complete\n",
      "145\n",
      "pixel 13 132 complete\n",
      "143\n",
      "pixel 13 133 complete\n",
      "146\n",
      "pixel 13 134 complete\n",
      "154\n",
      "pixel 13 135 complete\n",
      "160\n",
      "pixel 13 136 complete\n",
      "153\n",
      "pixel 13 137 complete\n",
      "141\n",
      "pixel 13 138 complete\n",
      "144\n",
      "pixel 13 139 complete\n",
      "157\n",
      "pixel 13 140 complete\n",
      "154\n",
      "pixel 13 141 complete\n",
      "141\n",
      "pixel 13 142 complete\n",
      "142\n",
      "pixel 13 143 complete\n",
      "150\n",
      "pixel 13 144 complete\n",
      "154\n",
      "pixel 13 145 complete\n",
      "161\n",
      "pixel 13 146 complete\n",
      "163\n",
      "pixel 13 147 complete\n",
      "158\n",
      "pixel 13 148 complete\n",
      "153\n",
      "pixel 13 149 complete\n",
      "134\n",
      "pixel 13 150 complete\n",
      "98\n",
      "pixel 13 151 complete\n",
      "76\n",
      "pixel 13 152 complete\n",
      "76\n",
      "pixel 13 153 complete\n",
      "81\n",
      "pixel 13 154 complete\n",
      "81\n",
      "pixel 13 155 complete\n",
      "91\n",
      "pixel 13 156 complete\n",
      "96\n",
      "pixel 13 157 complete\n",
      "94\n",
      "pixel 13 158 complete\n",
      "93\n",
      "pixel 13 159 complete\n",
      "95\n",
      "pixel 13 160 complete\n",
      "93\n",
      "pixel 13 161 complete\n",
      "88\n",
      "pixel 13 162 complete\n",
      "82\n",
      "pixel 13 163 complete\n",
      "83\n",
      "pixel 13 164 complete\n",
      "94\n",
      "pixel 13 165 complete\n",
      "107\n",
      "pixel 13 166 complete\n",
      "111\n",
      "pixel 13 167 complete\n",
      "113\n",
      "pixel 13 168 complete\n",
      "112\n",
      "pixel 13 169 complete\n",
      "98\n",
      "pixel 13 170 complete\n",
      "90\n",
      "pixel 13 171 complete\n",
      "94\n",
      "pixel 13 172 complete\n",
      "88\n",
      "pixel 13 173 complete\n",
      "82\n",
      "pixel 13 174 complete\n",
      "91\n",
      "pixel 13 175 complete\n",
      "99\n",
      "pixel 13 176 complete\n",
      "102\n",
      "pixel 13 177 complete\n",
      "103\n",
      "pixel 13 178 complete\n",
      "101\n",
      "pixel 13 179 complete\n",
      "101\n",
      "pixel 13 180 complete\n",
      "106\n",
      "pixel 13 181 complete\n",
      "103\n",
      "pixel 13 182 complete\n",
      "89\n",
      "pixel 13 183 complete\n",
      "83\n",
      "pixel 13 184 complete\n",
      "89\n",
      "pixel 13 185 complete\n",
      "102\n",
      "pixel 13 186 complete\n",
      "107\n",
      "pixel 13 187 complete\n",
      "103\n",
      "pixel 13 188 complete\n",
      "94\n",
      "pixel 13 189 complete\n",
      "94\n",
      "pixel 13 190 complete\n",
      "95\n",
      "pixel 13 191 complete\n",
      "95\n",
      "pixel 13 192 complete\n",
      "92\n",
      "pixel 13 193 complete\n",
      "91\n",
      "pixel 13 194 complete\n",
      "90\n",
      "pixel 13 195 complete\n",
      "92\n",
      "pixel 13 196 complete\n",
      "101\n",
      "pixel 13 197 complete\n",
      "112\n",
      "pixel 13 198 complete\n",
      "115\n",
      "pixel 13 199 complete\n",
      "108\n",
      "pixel 13 200 complete\n",
      "94\n",
      "pixel 13 201 complete\n",
      "90\n",
      "pixel 13 202 complete\n",
      "97\n",
      "pixel 13 203 complete\n",
      "102\n",
      "pixel 13 204 complete\n",
      "97\n",
      "pixel 13 205 complete\n",
      "91\n",
      "pixel 13 206 complete\n",
      "88\n",
      "pixel 13 207 complete\n",
      "95\n",
      "pixel 13 208 complete\n",
      "101\n",
      "pixel 13 209 complete\n",
      "97\n",
      "pixel 13 210 complete\n",
      "96\n",
      "pixel 13 211 complete\n",
      "107\n",
      "pixel 13 212 complete\n",
      "116\n",
      "pixel 13 213 complete\n",
      "118\n",
      "pixel 13 214 complete\n",
      "137\n",
      "pixel 13 215 complete\n",
      "163\n",
      "pixel 13 216 complete\n",
      "189\n",
      "pixel 13 217 complete\n",
      "201\n",
      "pixel 13 218 complete\n",
      "199\n",
      "pixel 13 219 complete\n",
      "195\n",
      "pixel 13 220 complete\n",
      "189\n",
      "pixel 13 221 complete\n",
      "175\n",
      "pixel 13 222 complete\n",
      "157\n",
      "pixel 13 223 complete\n",
      "160\n",
      "pixel 13 224 complete\n",
      "171\n",
      "pixel 13 225 complete\n",
      "189\n",
      "pixel 13 226 complete\n",
      "201\n",
      "pixel 13 227 complete\n",
      "210\n",
      "pixel 13 228 complete\n",
      "213\n",
      "pixel 13 229 complete\n",
      "211\n",
      "pixel 13 230 complete\n",
      "206\n",
      "pixel 13 231 complete\n",
      "203\n",
      "pixel 13 232 complete\n",
      "199\n",
      "pixel 13 233 complete\n",
      "189\n",
      "pixel 13 234 complete\n",
      "182\n",
      "pixel 13 235 complete\n",
      "180\n",
      "pixel 13 236 complete\n",
      "179\n",
      "pixel 13 237 complete\n",
      "172\n",
      "pixel 13 238 complete\n",
      "165\n",
      "pixel 13 239 complete\n",
      "151\n",
      "pixel 13 240 complete\n",
      "128\n",
      "pixel 13 241 complete\n",
      "120\n",
      "pixel 13 242 complete\n",
      "129\n",
      "pixel 13 243 complete\n",
      "137\n",
      "pixel 13 244 complete\n",
      "124\n",
      "pixel 13 245 complete\n",
      "116\n",
      "pixel 13 246 complete\n",
      "120\n",
      "pixel 13 247 complete\n",
      "126\n",
      "pixel 13 248 complete\n",
      "123\n",
      "pixel 13 249 complete\n",
      "127\n",
      "pixel 13 250 complete\n",
      "136\n",
      "pixel 13 251 complete\n",
      "137\n",
      "pixel 13 252 complete\n",
      "137\n",
      "pixel 13 253 complete\n",
      "123\n",
      "pixel 13 254 complete\n",
      "104\n",
      "pixel 13 255 complete\n",
      "101\n",
      "pixel 13 256 complete\n",
      "108\n",
      "pixel 13 257 complete\n",
      "105\n",
      "pixel 13 258 complete\n",
      "107\n",
      "pixel 13 259 complete\n",
      "129\n",
      "pixel 13 260 complete\n",
      "152\n",
      "pixel 13 261 complete\n",
      "134\n",
      "pixel 13 262 complete\n",
      "107\n",
      "pixel 13 263 complete\n",
      "125\n",
      "pixel 13 264 complete\n",
      "158\n",
      "pixel 13 265 complete\n",
      "166\n",
      "pixel 13 266 complete\n",
      "165\n",
      "pixel 13 267 complete\n",
      "168\n",
      "pixel 13 268 complete\n",
      "157\n",
      "pixel 13 269 complete\n",
      "142\n",
      "pixel 13 270 complete\n",
      "132\n",
      "pixel 13 271 complete\n",
      "133\n",
      "pixel 13 272 complete\n",
      "144\n",
      "pixel 13 273 complete\n",
      "161\n",
      "pixel 13 274 complete\n",
      "157\n",
      "pixel 13 275 complete\n",
      "137\n",
      "pixel 13 276 complete\n",
      "119\n",
      "pixel 13 277 complete\n",
      "127\n",
      "pixel 13 278 complete\n",
      "145\n",
      "pixel 13 279 complete\n",
      "135\n",
      "pixel 13 280 complete\n",
      "105\n",
      "pixel 13 281 complete\n",
      "97\n",
      "pixel 13 282 complete\n",
      "107\n",
      "pixel 13 283 complete\n",
      "120\n",
      "pixel 13 284 complete\n",
      "140\n",
      "pixel 13 285 complete\n",
      "154\n",
      "pixel 13 286 complete\n",
      "140\n",
      "pixel 13 287 complete\n",
      "96\n",
      "pixel 13 288 complete\n",
      "77\n",
      "pixel 13 289 complete\n",
      "105\n",
      "pixel 13 290 complete\n",
      "132\n",
      "pixel 13 291 complete\n",
      "114\n",
      "pixel 13 292 complete\n",
      "85\n",
      "pixel 13 293 complete\n",
      "69\n",
      "pixel 13 294 complete\n",
      "89\n",
      "pixel 13 295 complete\n",
      "121\n",
      "pixel 13 296 complete\n",
      "144\n",
      "pixel 13 297 complete\n",
      "140\n",
      "pixel 13 298 complete\n",
      "115\n",
      "pixel 13 299 complete\n",
      "87\n",
      "pixel 13 300 complete\n",
      "86\n",
      "pixel 13 301 complete\n",
      "102\n",
      "pixel 13 302 complete\n",
      "112\n",
      "pixel 13 303 complete\n",
      "128\n",
      "pixel 13 304 complete\n",
      "148\n",
      "pixel 13 305 complete\n",
      "149\n",
      "pixel 13 306 complete\n",
      "140\n",
      "pixel 13 307 complete\n",
      "135\n",
      "pixel 13 308 complete\n",
      "130\n",
      "pixel 13 309 complete\n",
      "139\n",
      "pixel 13 310 complete\n",
      "159\n",
      "pixel 13 311 complete\n",
      "162\n",
      "pixel 13 312 complete\n",
      "138\n",
      "pixel 13 313 complete\n",
      "115\n",
      "pixel 13 314 complete\n",
      "108\n",
      "pixel 13 315 complete\n",
      "120\n",
      "pixel 13 316 complete\n",
      "126\n",
      "pixel 13 317 complete\n",
      "115\n",
      "pixel 13 318 complete\n",
      "93\n",
      "pixel 13 319 complete\n",
      "88\n",
      "pixel 13 320 complete\n",
      "95\n",
      "pixel 13 321 complete\n",
      "105\n",
      "pixel 13 322 complete\n",
      "103\n",
      "pixel 13 323 complete\n",
      "103\n",
      "pixel 13 324 complete\n",
      "109\n",
      "pixel 13 325 complete\n",
      "114\n",
      "pixel 13 326 complete\n",
      "122\n",
      "pixel 13 327 complete\n",
      "125\n",
      "pixel 13 328 complete\n",
      "108\n",
      "pixel 13 329 complete\n",
      "93\n",
      "pixel 13 330 complete\n",
      "119\n",
      "pixel 13 331 complete\n",
      "142\n",
      "pixel 13 332 complete\n",
      "121\n",
      "pixel 13 333 complete\n",
      "97\n",
      "pixel 13 334 complete\n",
      "123\n",
      "pixel 13 335 complete\n",
      "164\n",
      "pixel 13 336 complete\n",
      "169\n",
      "pixel 13 337 complete\n",
      "138\n",
      "pixel 13 338 complete\n",
      "137\n",
      "pixel 13 339 complete\n",
      "164\n",
      "pixel 13 340 complete\n",
      "167\n",
      "pixel 13 341 complete\n",
      "132\n",
      "pixel 13 342 complete\n",
      "103\n",
      "pixel 13 343 complete\n",
      "93\n",
      "pixel 13 344 complete\n",
      "87\n",
      "pixel 13 345 complete\n",
      "82\n",
      "pixel 13 346 complete\n",
      "86\n",
      "pixel 13 347 complete\n",
      "91\n",
      "pixel 13 348 complete\n",
      "89\n",
      "pixel 13 349 complete\n",
      "97\n",
      "pixel 13 350 complete\n",
      "112\n",
      "pixel 13 351 complete\n",
      "119\n",
      "pixel 13 352 complete\n",
      "103\n",
      "pixel 13 353 complete\n",
      "75\n",
      "pixel 13 354 complete\n",
      "66\n",
      "pixel 13 355 complete\n",
      "82\n",
      "pixel 13 356 complete\n",
      "98\n",
      "pixel 13 357 complete\n",
      "103\n",
      "pixel 13 358 complete\n",
      "115\n",
      "pixel 13 359 complete\n",
      "113\n",
      "pixel 13 360 complete\n",
      "91\n",
      "pixel 13 361 complete\n",
      "77\n",
      "pixel 13 362 complete\n",
      "94\n",
      "pixel 13 363 complete\n",
      "111\n",
      "pixel 13 364 complete\n",
      "123\n",
      "pixel 13 365 complete\n",
      "118\n",
      "pixel 13 366 complete\n",
      "91\n",
      "pixel 13 367 complete\n",
      "79\n",
      "pixel 13 368 complete\n",
      "101\n",
      "pixel 13 369 complete\n",
      "131\n",
      "pixel 13 370 complete\n",
      "136\n",
      "pixel 13 371 complete\n",
      "113\n",
      "pixel 13 372 complete\n",
      "87\n",
      "pixel 13 373 complete\n",
      "76\n",
      "pixel 13 374 complete\n",
      "75\n",
      "pixel 13 375 complete\n",
      "90\n",
      "pixel 13 376 complete\n",
      "120\n",
      "pixel 13 377 complete\n",
      "132\n",
      "pixel 13 378 complete\n",
      "116\n",
      "pixel 13 379 complete\n",
      "79\n",
      "pixel 13 380 complete\n",
      "56\n",
      "pixel 13 381 complete\n",
      "71\n",
      "pixel 13 382 complete\n",
      "97\n",
      "pixel 13 383 complete\n",
      "104\n",
      "pixel 13 384 complete\n",
      "100\n",
      "pixel 13 385 complete\n",
      "88\n",
      "pixel 13 386 complete\n",
      "70\n",
      "pixel 13 387 complete\n",
      "68\n",
      "pixel 13 388 complete\n",
      "87\n",
      "pixel 13 389 complete\n",
      "98\n",
      "pixel 13 390 complete\n",
      "95\n",
      "pixel 13 391 complete\n",
      "87\n",
      "pixel 13 392 complete\n",
      "74\n",
      "pixel 13 393 complete\n",
      "68\n",
      "pixel 13 394 complete\n",
      "80\n",
      "pixel 13 395 complete\n",
      "95\n",
      "pixel 13 396 complete\n",
      "97\n",
      "pixel 13 397 complete\n",
      "99\n",
      "pixel 13 398 complete\n",
      "86\n",
      "pixel 13 399 complete\n",
      "72\n",
      "pixel 13 400 complete\n",
      "72\n",
      "pixel 13 401 complete\n",
      "87\n",
      "pixel 13 402 complete\n",
      "97\n",
      "pixel 13 403 complete\n",
      "94\n",
      "pixel 13 404 complete\n",
      "82\n",
      "pixel 13 405 complete\n",
      "77\n",
      "pixel 13 406 complete\n",
      "91\n",
      "pixel 13 407 complete\n",
      "109\n",
      "pixel 13 408 complete\n",
      "113\n",
      "pixel 13 409 complete\n",
      "91\n",
      "pixel 13 410 complete\n",
      "68\n",
      "pixel 13 411 complete\n",
      "66\n",
      "pixel 13 412 complete\n",
      "90\n",
      "pixel 13 413 complete\n",
      "114\n",
      "pixel 13 414 complete\n",
      "121\n",
      "pixel 13 415 complete\n",
      "107\n",
      "pixel 13 416 complete\n",
      "74\n",
      "pixel 13 417 complete\n",
      "54\n",
      "pixel 13 418 complete\n",
      "73\n",
      "pixel 13 419 complete\n",
      "95\n",
      "pixel 13 420 complete\n",
      "94\n",
      "pixel 13 421 complete\n",
      "73\n",
      "pixel 13 422 complete\n",
      "68\n",
      "pixel 13 423 complete\n",
      "85\n",
      "pixel 13 424 complete\n",
      "102\n",
      "pixel 13 425 complete\n",
      "97\n",
      "pixel 13 426 complete\n",
      "88\n",
      "pixel 13 427 complete\n",
      "80\n",
      "pixel 13 428 complete\n",
      "86\n",
      "pixel 13 429 complete\n",
      "98\n",
      "pixel 13 430 complete\n",
      "92\n",
      "pixel 13 431 complete\n",
      "79\n",
      "pixel 13 432 complete\n",
      "80\n",
      "pixel 13 433 complete\n",
      "92\n",
      "pixel 13 434 complete\n",
      "112\n",
      "pixel 13 435 complete\n",
      "120\n",
      "pixel 13 436 complete\n",
      "108\n",
      "pixel 13 437 complete\n",
      "97\n",
      "pixel 13 438 complete\n",
      "101\n",
      "pixel 13 439 complete\n",
      "108\n",
      "pixel 13 440 complete\n",
      "106\n",
      "pixel 13 441 complete\n",
      "84\n",
      "pixel 13 442 complete\n",
      "68\n",
      "pixel 13 443 complete\n",
      "78\n",
      "pixel 13 444 complete\n",
      "93\n",
      "pixel 13 445 complete\n",
      "97\n",
      "pixel 13 446 complete\n",
      "109\n",
      "pixel 13 447 complete\n",
      "117\n",
      "pixel 13 448 complete\n",
      "104\n",
      "pixel 13 449 complete\n",
      "88\n",
      "pixel 13 450 complete\n",
      "92\n",
      "pixel 13 451 complete\n",
      "105\n",
      "pixel 13 452 complete\n",
      "114\n",
      "pixel 13 453 complete\n",
      "119\n",
      "pixel 13 454 complete\n",
      "129\n",
      "pixel 13 455 complete\n",
      "136\n",
      "pixel 13 456 complete\n",
      "134\n",
      "pixel 13 457 complete\n",
      "145\n",
      "pixel 13 458 complete\n",
      "162\n",
      "pixel 13 459 complete\n",
      "175\n",
      "pixel 13 460 complete\n",
      "182\n",
      "pixel 13 461 complete\n",
      "189\n",
      "pixel 13 462 complete\n",
      "187\n",
      "pixel 13 463 complete\n",
      "191\n",
      "pixel 13 464 complete\n",
      "195\n",
      "pixel 13 465 complete\n",
      "185\n",
      "pixel 13 466 complete\n",
      "165\n",
      "pixel 13 467 complete\n",
      "154\n",
      "pixel 13 468 complete\n",
      "154\n",
      "pixel 13 469 complete\n",
      "152\n",
      "pixel 13 470 complete\n",
      "156\n",
      "pixel 13 471 complete\n",
      "156\n",
      "pixel 13 472 complete\n",
      "132\n",
      "pixel 13 473 complete\n",
      "95\n",
      "pixel 13 474 complete\n",
      "77\n",
      "pixel 13 475 complete\n",
      "84\n",
      "pixel 13 476 complete\n",
      "110\n",
      "pixel 13 477 complete\n",
      "148\n",
      "pixel 13 478 complete\n",
      "169\n",
      "pixel 13 479 complete\n",
      "171\n",
      "pixel 13 480 complete\n",
      "158\n",
      "pixel 13 481 complete\n",
      "133\n",
      "pixel 13 482 complete\n",
      "106\n",
      "pixel 13 483 complete\n",
      "95\n",
      "pixel 13 484 complete\n",
      "102\n",
      "pixel 13 485 complete\n",
      "123\n",
      "pixel 13 486 complete\n",
      "130\n",
      "pixel 13 487 complete\n",
      "102\n",
      "pixel 13 488 complete\n"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "Input \u001b[0;32mIn [14]\u001b[0m, in \u001b[0;36m<cell line: 5>\u001b[0;34m()\u001b[0m\n\u001b[1;32m      3\u001b[0m \u001b[38;5;66;03m# blurs the image (This part is to be converted into HLS\u001b[39;00m\n\u001b[1;32m      4\u001b[0m start \u001b[38;5;241m=\u001b[39m time\u001b[38;5;241m.\u001b[39mtime()\n\u001b[0;32m----> 5\u001b[0m image_info[\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mgaussian_blur\u001b[39m\u001b[38;5;124m'\u001b[39m] \u001b[38;5;241m=\u001b[39m \u001b[43mgaussianBlur\u001b[49m\u001b[43m(\u001b[49m\u001b[43mimage_info\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mbw_image\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mimage_info\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mkernel\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      6\u001b[0m stop \u001b[38;5;241m=\u001b[39m time\u001b[38;5;241m.\u001b[39mtime()\n",
      "Input \u001b[0;32mIn [11]\u001b[0m, in \u001b[0;36mgaussianBlur\u001b[0;34m(image, kernel)\u001b[0m\n\u001b[1;32m    105\u001b[0m             \u001b[38;5;28;01mfor\u001b[39;00m j \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(left):\n\u001b[1;32m    106\u001b[0m                 window[kernel_center \u001b[38;5;241m-\u001b[39m i \u001b[38;5;241m-\u001b[39m \u001b[38;5;241m1\u001b[39m][kernel_center \u001b[38;5;241m-\u001b[39m j \u001b[38;5;241m-\u001b[39m \u001b[38;5;241m1\u001b[39m] \u001b[38;5;241m=\u001b[39m image[row \u001b[38;5;241m-\u001b[39m i \u001b[38;5;241m-\u001b[39m \u001b[38;5;241m1\u001b[39m][col \u001b[38;5;241m-\u001b[39m j \u001b[38;5;241m-\u001b[39m \u001b[38;5;241m1\u001b[39m]\n\u001b[0;32m--> 110\u001b[0m     new_row\u001b[38;5;241m.\u001b[39mappend(\u001b[43msend2Hardware\u001b[49m\u001b[43m(\u001b[49m\u001b[43mwindow\u001b[49m\u001b[43m)\u001b[49m) \n\u001b[1;32m    112\u001b[0m     \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mpixel \u001b[39m\u001b[38;5;124m\"\u001b[39m \u001b[38;5;241m+\u001b[39m \u001b[38;5;28mstr\u001b[39m(row) \u001b[38;5;241m+\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m \u001b[39m\u001b[38;5;124m\"\u001b[39m \u001b[38;5;241m+\u001b[39m \u001b[38;5;28mstr\u001b[39m(col) \u001b[38;5;241m+\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m complete\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m    115\u001b[0m new_image\u001b[38;5;241m.\u001b[39mappend(new_row) \u001b[38;5;66;03m# per row\u001b[39;00m\n",
      "Input \u001b[0;32mIn [10]\u001b[0m, in \u001b[0;36msend2Hardware\u001b[0;34m(window)\u001b[0m\n\u001b[1;32m      7\u001b[0m         dma_arr\u001b[38;5;241m.\u001b[39mappend(window[i][j])\n\u001b[1;32m      9\u001b[0m data_size \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mlen\u001b[39m(window) \u001b[38;5;241m*\u001b[39m \u001b[38;5;28mlen\u001b[39m(window)\n\u001b[0;32m---> 10\u001b[0m input_buffer \u001b[38;5;241m=\u001b[39m \u001b[43mallocate\u001b[49m\u001b[43m(\u001b[49m\u001b[43mshape\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43mdata_size\u001b[49m\u001b[43m,\u001b[49m\u001b[43m)\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdtype\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mnp\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43muint32\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     11\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(data_size):\n\u001b[1;32m     12\u001b[0m     input_buffer[i] \u001b[38;5;241m=\u001b[39m dma_arr[i] \n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/buffer.py:158\u001b[0m, in \u001b[0;36mallocate\u001b[0;34m(shape, dtype, target, **kwargs)\u001b[0m\n\u001b[1;32m    156\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m target \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n\u001b[1;32m    157\u001b[0m     target \u001b[38;5;241m=\u001b[39m Device\u001b[38;5;241m.\u001b[39mactive_device\n\u001b[0;32m--> 158\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mtarget\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mallocate\u001b[49m\u001b[43m(\u001b[49m\u001b[43mshape\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdtype\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/pl_server/device.py:145\u001b[0m, in \u001b[0;36mDevice.allocate\u001b[0;34m(self, shape, dtype, **kwargs)\u001b[0m\n\u001b[1;32m    127\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mallocate\u001b[39m(\u001b[38;5;28mself\u001b[39m, shape, dtype, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs):\n\u001b[1;32m    128\u001b[0m     \u001b[38;5;124;03m\"\"\"Allocate an array on the device\u001b[39;00m\n\u001b[1;32m    129\u001b[0m \n\u001b[1;32m    130\u001b[0m \u001b[38;5;124;03m    Returns a buffer on memory accessible to the device\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    143\u001b[0m \n\u001b[1;32m    144\u001b[0m \u001b[38;5;124;03m    \"\"\"\u001b[39;00m\n\u001b[0;32m--> 145\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mdefault_memory\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mallocate\u001b[49m\u001b[43m(\u001b[49m\u001b[43mshape\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdtype\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/pl_server/xrt_device.py:156\u001b[0m, in \u001b[0;36mXrtMemory.allocate\u001b[0;34m(self, shape, dtype, **kwargs)\u001b[0m\n\u001b[1;32m    145\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mallocate\u001b[39m(\u001b[38;5;28mself\u001b[39m, shape, dtype, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs):\n\u001b[1;32m    146\u001b[0m     \u001b[38;5;124;03m\"\"\"Create a new  buffer in the memory bank\u001b[39;00m\n\u001b[1;32m    147\u001b[0m \n\u001b[1;32m    148\u001b[0m \u001b[38;5;124;03m    Parameters\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    154\u001b[0m \n\u001b[1;32m    155\u001b[0m \u001b[38;5;124;03m    \"\"\"\u001b[39;00m\n\u001b[0;32m--> 156\u001b[0m     buf \u001b[38;5;241m=\u001b[39m \u001b[43m_xrt_allocate\u001b[49m\u001b[43m(\u001b[49m\u001b[43mshape\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdtype\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mdevice\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43midx\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    157\u001b[0m     buf\u001b[38;5;241m.\u001b[39mmemory \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\n\u001b[1;32m    158\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m buf\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/pl_server/xrt_device.py:105\u001b[0m, in \u001b[0;36m_xrt_allocate\u001b[0;34m(shape, dtype, device, memidx, cacheable, pointer, cache)\u001b[0m\n\u001b[1;32m    103\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m    104\u001b[0m     bo \u001b[38;5;241m=\u001b[39m device\u001b[38;5;241m.\u001b[39mallocate_bo(size, memidx, cacheable)\n\u001b[0;32m--> 105\u001b[0m     buf \u001b[38;5;241m=\u001b[39m \u001b[43mdevice\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mmap_bo\u001b[49m\u001b[43m(\u001b[49m\u001b[43mbo\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    106\u001b[0m     device_address \u001b[38;5;241m=\u001b[39m device\u001b[38;5;241m.\u001b[39mget_device_address(bo)\n\u001b[1;32m    107\u001b[0m ar \u001b[38;5;241m=\u001b[39m PynqBuffer(\n\u001b[1;32m    108\u001b[0m     shape,\n\u001b[1;32m    109\u001b[0m     dtype,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    114\u001b[0m     coherent\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m,\n\u001b[1;32m    115\u001b[0m )\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/pl_server/xrt_device.py:440\u001b[0m, in \u001b[0;36mXrtDevice.map_bo\u001b[0;34m(self, bo)\u001b[0m\n\u001b[1;32m    438\u001b[0m ptr \u001b[38;5;241m=\u001b[39m xrt\u001b[38;5;241m.\u001b[39mxclMapBO(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mhandle, bo, \u001b[38;5;28;01mTrue\u001b[39;00m)\n\u001b[1;32m    439\u001b[0m prop \u001b[38;5;241m=\u001b[39m xrt\u001b[38;5;241m.\u001b[39mxclBOProperties()\n\u001b[0;32m--> 440\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[43mxrt\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mxclGetBOProperties\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mhandle\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mbo\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mprop\u001b[49m\u001b[43m)\u001b[49m:\n\u001b[1;32m    441\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mRuntimeError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mFailed to get buffer properties\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m    442\u001b[0m size \u001b[38;5;241m=\u001b[39m prop\u001b[38;5;241m.\u001b[39msize\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/_3rdparty/xrt.py:585\u001b[0m, in \u001b[0;36mxclGetBOProperties\u001b[0;34m(handle, boHandle, properties)\u001b[0m\n\u001b[1;32m    583\u001b[0m libc\u001b[38;5;241m.\u001b[39mxclGetBOProperties\u001b[38;5;241m.\u001b[39mrestype \u001b[38;5;241m=\u001b[39m ctypes\u001b[38;5;241m.\u001b[39mc_int\n\u001b[1;32m    584\u001b[0m libc\u001b[38;5;241m.\u001b[39mxclGetBOProperties\u001b[38;5;241m.\u001b[39margtypes \u001b[38;5;241m=\u001b[39m [xclDeviceHandle, ctypes\u001b[38;5;241m.\u001b[39mc_uint, ctypes\u001b[38;5;241m.\u001b[39mPOINTER(xclBOProperties)]\n\u001b[0;32m--> 585\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mlibc\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mxclGetBOProperties\u001b[49m\u001b[43m(\u001b[49m\u001b[43mhandle\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mboHandle\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mproperties\u001b[49m\u001b[43m)\u001b[49m\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "from pynq import allocate\n",
    "\n",
    "# blurs the image (This part is to be converted into HLS\n",
    "start = time.time()\n",
    "image_info['gaussian_blur'] = gaussianBlur(image_info['bw_image'], image_info['kernel'])\n",
    "stop = time.time()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5e3f074c",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# rebuilds the final image\n",
    "image_info['final_image'] = buildImage(image_info['gaussian_blur'], image_info['height'], image_info['image'], image_info['bw_image'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e11a0b70",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "#output the images in matplotlib\n",
    "printImages(image_info['bw_image'], image_info['final_image'])\n",
    "print(\"Execution time for PS: \" + str((stop - start)) + \" seconds using a 3x3 gaussian kernel\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9953a354",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
