<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   4575, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  12469, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   7731, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   6985, user inline pragmas are applied</column>
            <column name="">(4) simplification,   6065, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 245933 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  12775, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  12795, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  14291, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  14365, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  14131, loop and instruction simplification</column>
            <column name="">(2) parallelization,  14041, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  14041, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  14041, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  13959, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  14449, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:767" col2="4575" col3="6065" col4="14365" col5="14041" col6="14449">
                    <row id="13" col0="load_vA_for_task3" col1="slr0.cpp:9" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="6" col0="load_vx_for_task1" col1="slr0.cpp:44" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="2" col0="load_vA_for_task1" col1="slr0.cpp:79" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="11" col0="FT0_level0" col1="slr0.cpp:213" col2="1897" col3="3291" col4="7081" col5="6795" col6="6982">
                        <row id="10" col0="read_A_FT0" col1="slr0.cpp:362" col2="367" col3="96" col4="2420" col5="2419" col6="2457"/>
                        <row id="19" col0="read_x_FT0" col1="slr0.cpp:431" col2="310" col3="91" col4="150" col5="149" col6="184"/>
                        <row id="16" col0="compute_FT0_level0" col1="slr0.cpp:200" col2="824" col2_disp=" 824 (2 calls)" col3="2966" col3_disp="2,966 (2 calls)" col4="3230" col4_disp="3,230 (2 calls)" col5="2890" col5_disp="2,890 (2 calls)" col6="2970" col6_disp="2,970 (2 calls)">
                            <row id="9" col0="task0_intra" col1="slr0.cpp:310" col2="30" col2_disp="  30 (2 calls)" col3="224" col3_disp=" 224 (2 calls)" col4="114" col4_disp="  114 (2 calls)" col5="114" col5_disp="  114 (2 calls)" col6="116" col6_disp="  116 (2 calls)"/>
                            <row id="17" col0="task1_intra" col1="slr0.cpp:319" col2="96" col2_disp="  96 (2 calls)" col3="2498" col3_disp="2,498 (2 calls)" col4="2604" col4_disp="2,604 (2 calls)" col5="2492" col5_disp="2,492 (2 calls)" col6="2502" col6_disp="2,502 (2 calls)"/>
                            <row id="1" col0="write_tmp_FT0" col1="slr0.cpp:644" col2="668" col2_disp=" 668 (4 calls)" col3="216" col3_disp=" 216 (4 calls)" col4="500" col4_disp="  500 (4 calls)" col5="272" col5_disp="  272 (4 calls)" col6="336" col6_disp="  336 (4 calls)"/>
                        </row>
                        <row id="1" col0="write_tmp_FT0" col1="slr0.cpp:644" col2="334" col2_disp=" 334 (2 calls)" col3="108" col3_disp=" 108 (2 calls)" col4="244" col4_disp="  244 (2 calls)" col5="132" col5_disp="  132 (2 calls)" col6="162" col6_disp="  162 (2 calls)"/>
                    </row>
                    <row id="18" col0="FT1_level0" col1="slr0.cpp:266" col2="2477" col3="2655" col4="6513" col5="6475" col6="6705">
                        <row id="14" col0="read_tmp_FT1" col1="slr0.cpp:496" col2="209" col3="58" col4="343" col5="342" col6="364"/>
                        <row id="8" col0="read_A_FT1" col1="slr0.cpp:569" col2="370" col3="79" col4="780" col5="779" col6="814"/>
                        <row id="15" col0="compute_FT1_level0" col1="slr0.cpp:254" col2="1518" col2_disp="1,518 (2 calls)" col3="2412" col3_disp="2,412 (2 calls)" col4="3840" col4_disp="3,840 (2 calls)" col5="3772" col5_disp="3,772 (2 calls)" col6="3914" col6_disp="3,914 (2 calls)">
                            <row id="8" col0="read_A_FT1" col1="slr0.cpp:569" col2="740" col2_disp=" 740 (2 calls)" col3="158" col3_disp=" 158 (2 calls)" col4="1566" col4_disp="1,566 (2 calls)" col5="1562" col5_disp="1,562 (2 calls)" col6="1634" col6_disp="1,634 (2 calls)"/>
                            <row id="3" col0="task2_intra" col1="slr0.cpp:336" col2="30" col2_disp="  30 (2 calls)" col3="64" col3_disp="  64 (2 calls)" col4="34" col4_disp="   34 (2 calls)" col5="34" col5_disp="   34 (2 calls)" col6="36" col6_disp="   36 (2 calls)"/>
                            <row id="12" col0="task3_intra" col1="slr0.cpp:345" col2="96" col2_disp="  96 (2 calls)" col3="2014" col3_disp="2,014 (2 calls)" col4="1988" col4_disp="1,988 (2 calls)" col5="1956" col5_disp="1,956 (2 calls)" col6="1966" col6_disp="1,966 (2 calls)"/>
                            <row id="4" col0="write_y_FT1" col1="slr0.cpp:693" col2="622" col2_disp=" 622 (2 calls)" col3="146" col3_disp=" 146 (2 calls)" col4="238" col4_disp="  238 (2 calls)" col5="206" col5_disp="  206 (2 calls)" col6="260" col6_disp="  260 (2 calls)"/>
                        </row>
                        <row id="4" col0="write_y_FT1" col1="slr0.cpp:693" col2="311" col3="73" col4="116" col5="100" col6="127"/>
                    </row>
                    <row id="7" col0="store_vtmp_for_task1" col1="slr0.cpp:114" col2="26" col3="10" col4="88" col5="88" col6="84"/>
                    <row id="5" col0="store_vy_for_task3" col1="slr0.cpp:149" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

