Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Mar  2 17:32:02 2022
| Host         : space-orca running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file GPP_circuit_timing_summary_routed.rpt -pb GPP_circuit_timing_summary_routed.pb -rpx GPP_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : GPP_circuit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (9)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sseg_mux_mpp/cycle_count_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.194        0.000                      0                  127        0.163        0.000                      0                  127        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.194        0.000                      0                  127        0.163        0.000                      0                  127        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Flags_MPP/C_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 3.677ns (37.635%)  route 6.093ns (62.365%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.022     8.793    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_4/O
                         net (fo=2, routed)           0.568     9.485    MPP_Circuit/PC_MPP/Register_1_reg[4][0]
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.609 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.609    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.141 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.150    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.484 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__1/O[1]
                         net (fo=2, routed)           0.652    11.137    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__1_n_6
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.303    11.440 f  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_9/O
                         net (fo=2, routed)           0.418    11.857    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_9_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.981 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_1/O
                         net (fo=2, routed)           0.426    12.407    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_1_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124    12.531 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.531    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_5_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.907 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.907    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.222 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__1/O[3]
                         net (fo=1, routed)           0.548    13.770    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__1_n_4
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.307    14.077 r  MPP_Circuit/Data_ALU_MPP/C_i_8/O
                         net (fo=1, routed)           0.151    14.228    MPP_Circuit/Data_ALU_MPP/C_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    14.352 r  MPP_Circuit/Data_ALU_MPP/C_i_3/O
                         net (fo=1, routed)           0.433    14.785    MPP_Circuit/PC_MPP/C_reg_3
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124    14.909 r  MPP_Circuit/PC_MPP/C_i_1/O
                         net (fo=1, routed)           0.000    14.909    MPP_Circuit/Flags_MPP/C_reg_0
    SLICE_X3Y29          FDRE                                         r  MPP_Circuit/Flags_MPP/C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.508    14.849    MPP_Circuit/Flags_MPP/CLK
    SLICE_X3Y29          FDRE                                         r  MPP_Circuit/Flags_MPP/C_reg/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.029    15.103    MPP_Circuit/Flags_MPP/C_reg
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.909    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Reg_File_MPP/Register_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 2.587ns (27.898%)  route 6.686ns (72.102%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.091     8.862    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.986 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.647     9.633    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.229 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/O[3]
                         net (fo=3, routed)           0.612    10.841    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_4
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.306    11.147 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15/O
                         net (fo=1, routed)           0.520    11.668    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124    11.792 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.792    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.044 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0/O[0]
                         net (fo=1, routed)           0.595    12.639    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_n_7
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.295    12.934 r  MPP_Circuit/Data_ALU_MPP/led_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.359    13.293    MPP_Circuit/PC_MPP/Register_0_reg[7]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    13.417 r  MPP_Circuit/PC_MPP/led_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           0.996    14.412    MPP_Circuit/Reg_File_MPP/D[7]
    SLICE_X2Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.846    MPP_Circuit/Reg_File_MPP/CLK
    SLICE_X2Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_1_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)       -0.058    15.013    MPP_Circuit/Reg_File_MPP/Register_1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Reg_File_MPP/Register_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 2.587ns (29.162%)  route 6.284ns (70.838%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.091     8.862    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.986 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.647     9.633    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.229 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/O[3]
                         net (fo=3, routed)           0.612    10.841    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_4
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.306    11.147 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15/O
                         net (fo=1, routed)           0.520    11.668    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124    11.792 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.792    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.044 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0/O[0]
                         net (fo=1, routed)           0.595    12.639    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_n_7
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.295    12.934 r  MPP_Circuit/Data_ALU_MPP/led_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.359    13.293    MPP_Circuit/PC_MPP/Register_0_reg[7]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    13.417 r  MPP_Circuit/PC_MPP/led_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           0.593    14.010    MPP_Circuit/Reg_File_MPP/D[7]
    SLICE_X1Y24          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    MPP_Circuit/Reg_File_MPP/CLK
    SLICE_X1Y24          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_2_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.081    14.987    MPP_Circuit/Reg_File_MPP/Register_2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Reg_File_MPP/Register_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 2.587ns (29.120%)  route 6.297ns (70.880%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.091     8.862    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.986 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.647     9.633    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.229 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/O[3]
                         net (fo=3, routed)           0.612    10.841    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_4
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.306    11.147 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15/O
                         net (fo=1, routed)           0.520    11.668    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124    11.792 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.792    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.044 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0/O[0]
                         net (fo=1, routed)           0.595    12.639    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_n_7
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.295    12.934 r  MPP_Circuit/Data_ALU_MPP/led_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.359    13.293    MPP_Circuit/PC_MPP/Register_0_reg[7]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    13.417 r  MPP_Circuit/PC_MPP/led_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           0.606    14.023    MPP_Circuit/Reg_File_MPP/D[7]
    SLICE_X0Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.846    MPP_Circuit/Reg_File_MPP/CLK
    SLICE_X0Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_0_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.067    15.004    MPP_Circuit/Reg_File_MPP/Register_0_reg[7]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Reg_File_MPP/Register_3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 2.587ns (29.325%)  route 6.235ns (70.675%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.091     8.862    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.986 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.647     9.633    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.229 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/O[3]
                         net (fo=3, routed)           0.612    10.841    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_4
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.306    11.147 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15/O
                         net (fo=1, routed)           0.520    11.668    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124    11.792 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.792    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.044 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0/O[0]
                         net (fo=1, routed)           0.595    12.639    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_n_7
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.295    12.934 r  MPP_Circuit/Data_ALU_MPP/led_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.359    13.293    MPP_Circuit/PC_MPP/Register_0_reg[7]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    13.417 r  MPP_Circuit/PC_MPP/led_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           0.544    13.961    MPP_Circuit/Reg_File_MPP/D[7]
    SLICE_X1Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.846    MPP_Circuit/Reg_File_MPP/CLK
    SLICE_X1Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_3_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)       -0.081    14.990    MPP_Circuit/Reg_File_MPP/Register_3_reg[7]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Flags_MPP/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 2.711ns (30.675%)  route 6.127ns (69.325%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.091     8.862    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.986 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.647     9.633    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.229 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/O[3]
                         net (fo=3, routed)           0.612    10.841    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_4
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.306    11.147 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15/O
                         net (fo=1, routed)           0.520    11.668    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124    11.792 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.792    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.044 f  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0/O[0]
                         net (fo=1, routed)           0.595    12.639    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_n_7
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.295    12.934 f  MPP_Circuit/Data_ALU_MPP/led_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.362    13.296    MPP_Circuit/PC_MPP/Register_0_reg[7]_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.124    13.420 f  MPP_Circuit/PC_MPP/Z_i_4/O
                         net (fo=1, routed)           0.433    13.853    MPP_Circuit/PC_MPP/Z_i_4_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I2_O)        0.124    13.977 r  MPP_Circuit/PC_MPP/Z_i_1/O
                         net (fo=1, routed)           0.000    13.977    MPP_Circuit/Flags_MPP/Z_reg_0
    SLICE_X1Y23          FDRE                                         r  MPP_Circuit/Flags_MPP/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.845    MPP_Circuit/Flags_MPP/CLK
    SLICE_X1Y23          FDRE                                         r  MPP_Circuit/Flags_MPP/Z_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.031    15.101    MPP_Circuit/Flags_MPP/Z_reg
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Flags_MPP/N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.711ns (31.087%)  route 6.010ns (68.913%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.091     8.862    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.986 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.647     9.633    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.229 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/O[3]
                         net (fo=3, routed)           0.612    10.841    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_4
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.306    11.147 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15/O
                         net (fo=1, routed)           0.520    11.668    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_15_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124    11.792 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.792    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_i_8_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.044 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0/O[0]
                         net (fo=1, routed)           0.595    12.639    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry__0_n_7
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.295    12.934 r  MPP_Circuit/Data_ALU_MPP/led_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.359    13.293    MPP_Circuit/PC_MPP/Register_0_reg[7]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    13.417 r  MPP_Circuit/PC_MPP/led_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           0.319    13.736    MPP_Circuit/PC_MPP/D[7]
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.124    13.860 r  MPP_Circuit/PC_MPP/N_i_1/O
                         net (fo=1, routed)           0.000    13.860    MPP_Circuit/Flags_MPP/N_reg_0
    SLICE_X1Y23          FDRE                                         r  MPP_Circuit/Flags_MPP/N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.845    MPP_Circuit/Flags_MPP/CLK
    SLICE_X1Y23          FDRE                                         r  MPP_Circuit/Flags_MPP/N_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.029    15.099    MPP_Circuit/Flags_MPP/N_reg
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Reg_File_MPP/Register_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 2.634ns (31.628%)  route 5.694ns (68.372%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.022     8.793    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_4/O
                         net (fo=2, routed)           0.568     9.485    MPP_Circuit/PC_MPP/Register_1_reg[4][0]
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.609 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.609    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.856 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/O[0]
                         net (fo=2, routed)           0.640    10.496    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_7
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.299    10.795 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_i_4/O
                         net (fo=1, routed)           0.000    10.795    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.438 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry/O[3]
                         net (fo=1, routed)           0.469    11.907    MPP_Circuit/PC_MPP/Register_3_reg[6][3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.307    12.214 r  MPP_Circuit/PC_MPP/led_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.443    12.657    MPP_Circuit/PC_MPP/led_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.781 r  MPP_Circuit/PC_MPP/led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.687    13.467    MPP_Circuit/Reg_File_MPP/D[6]
    SLICE_X4Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    14.844    MPP_Circuit/Reg_File_MPP/CLK
    SLICE_X4Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_1_reg[6]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)       -0.081    15.001    MPP_Circuit/Reg_File_MPP/Register_1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Reg_File_MPP/Register_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 2.634ns (32.077%)  route 5.577ns (67.923%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.022     8.793    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_4/O
                         net (fo=2, routed)           0.568     9.485    MPP_Circuit/PC_MPP/Register_1_reg[4][0]
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.609 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.609    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.856 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/O[0]
                         net (fo=2, routed)           0.640    10.496    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_7
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.299    10.795 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_i_4/O
                         net (fo=1, routed)           0.000    10.795    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.438 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry/O[3]
                         net (fo=1, routed)           0.469    11.907    MPP_Circuit/PC_MPP/Register_3_reg[6][3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.307    12.214 r  MPP_Circuit/PC_MPP/led_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.443    12.657    MPP_Circuit/PC_MPP/led_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.781 r  MPP_Circuit/PC_MPP/led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.570    13.351    MPP_Circuit/Reg_File_MPP/D[6]
    SLICE_X1Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.846    MPP_Circuit/Reg_File_MPP/CLK
    SLICE_X1Y22          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_3_reg[6]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)       -0.067    15.004    MPP_Circuit/Reg_File_MPP/Register_3_reg[6]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 MPP_Circuit/PC_MPP/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Reg_File_MPP/Register_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.191ns  (logic 2.634ns (32.157%)  route 5.557ns (67.843%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    MPP_Circuit/PC_MPP/CLK
    SLICE_X6Y22          FDRE                                         r  MPP_Circuit/PC_MPP/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  MPP_Circuit/PC_MPP/Q_reg[2]/Q
                         net (fo=54, routed)          1.151     6.808    MPP_Circuit/PC_MPP/Q[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     7.647    MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  MPP_Circuit/PC_MPP/led_OBUF[2]_inst_i_3/O
                         net (fo=21, routed)          1.022     8.793    MPP_Circuit/PC_MPP/Input_select[2]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_4/O
                         net (fo=2, routed)           0.568     9.485    MPP_Circuit/PC_MPP/Register_1_reg[4][0]
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.609 r  MPP_Circuit/PC_MPP/result_sig0__24_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.609    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.856 r  MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0/O[0]
                         net (fo=2, routed)           0.640    10.496    MPP_Circuit/Data_ALU_MPP/result_sig0__24_carry__0_n_7
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.299    10.795 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_i_4/O
                         net (fo=1, routed)           0.000    10.795    MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.438 r  MPP_Circuit/Data_ALU_MPP/result_sig0__84_carry/O[3]
                         net (fo=1, routed)           0.469    11.907    MPP_Circuit/PC_MPP/Register_3_reg[6][3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.307    12.214 r  MPP_Circuit/PC_MPP/led_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.443    12.657    MPP_Circuit/PC_MPP/led_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.781 r  MPP_Circuit/PC_MPP/led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.550    13.330    MPP_Circuit/Reg_File_MPP/D[6]
    SLICE_X4Y21          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.846    MPP_Circuit/Reg_File_MPP/CLK
    SLICE_X4Y21          FDRE                                         r  MPP_Circuit/Reg_File_MPP/Register_0_reg[6]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.081    15.003    MPP_Circuit/Reg_File_MPP/Register_0_reg[6]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                  1.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PushButton_Debouncer_MPP_Circuit/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PushButton_Debouncer_MPP_Circuit/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.471    PushButton_Debouncer_MPP_Circuit/CLK
    SLICE_X3Y31          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PushButton_Debouncer_MPP_Circuit/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.110     1.722    PushButton_Debouncer_MPP_Circuit/PB_sync_0
    SLICE_X3Y30          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     1.983    PushButton_Debouncer_MPP_Circuit/CLK
    SLICE_X3Y30          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_sync_1_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.075     1.559    PushButton_Debouncer_MPP_Circuit/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 PushButton_Debouncer_MPP_Circuit/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PushButton_Debouncer_MPP_Circuit/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.470    PushButton_Debouncer_MPP_Circuit/CLK
    SLICE_X3Y30          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PushButton_Debouncer_MPP_Circuit/PB_state_reg/Q
                         net (fo=3, routed)           0.123     1.734    PushButton_Debouncer_MPP_Circuit/PB_state_reg_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.779 r  PushButton_Debouncer_MPP_Circuit/PB_state_i_1/O
                         net (fo=1, routed)           0.000     1.779    PushButton_Debouncer_MPP_Circuit/PB_state_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     1.983    PushButton_Debouncer_MPP_Circuit/CLK
    SLICE_X3Y30          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_state_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.091     1.561    PushButton_Debouncer_MPP_Circuit/PB_state_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    sseg_mux_mpp/CLK
    SLICE_X9Y28          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sseg_mux_mpp/cycle_count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.688    sseg_mux_mpp/cycle_count_reg_n_0_[11]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  sseg_mux_mpp/cycle_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    sseg_mux_mpp/cycle_count_reg[8]_i_1_n_4
    SLICE_X9Y28          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.824     1.951    sseg_mux_mpp/CLK
    SLICE_X9Y28          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.105     1.544    sseg_mux_mpp/cycle_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.557     1.440    sseg_mux_mpp/CLK
    SLICE_X9Y29          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sseg_mux_mpp/cycle_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.689    sseg_mux_mpp/cycle_count_reg_n_0_[15]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  sseg_mux_mpp/cycle_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    sseg_mux_mpp/cycle_count_reg[12]_i_1_n_4
    SLICE_X9Y29          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.825     1.952    sseg_mux_mpp/CLK
    SLICE_X9Y29          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[15]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105     1.545    sseg_mux_mpp/cycle_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.554     1.437    sseg_mux_mpp/CLK
    SLICE_X9Y26          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sseg_mux_mpp/cycle_count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.686    sseg_mux_mpp/cycle_count_reg_n_0_[3]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  sseg_mux_mpp/cycle_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    sseg_mux_mpp/cycle_count_reg[0]_i_1_n_4
    SLICE_X9Y26          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.821     1.948    sseg_mux_mpp/CLK
    SLICE_X9Y26          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.105     1.542    sseg_mux_mpp/cycle_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    sseg_mux_mpp/CLK
    SLICE_X9Y27          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sseg_mux_mpp/cycle_count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.688    sseg_mux_mpp/cycle_count_reg_n_0_[7]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  sseg_mux_mpp/cycle_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    sseg_mux_mpp/cycle_count_reg[4]_i_1_n_4
    SLICE_X9Y27          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.823     1.950    sseg_mux_mpp/CLK
    SLICE_X9Y27          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[7]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105     1.544    sseg_mux_mpp/cycle_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.557     1.440    sseg_mux_mpp/CLK
    SLICE_X9Y29          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sseg_mux_mpp/cycle_count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.686    sseg_mux_mpp/cycle_count_reg_n_0_[12]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  sseg_mux_mpp/cycle_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    sseg_mux_mpp/cycle_count_reg[12]_i_1_n_7
    SLICE_X9Y29          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.825     1.952    sseg_mux_mpp/CLK
    SLICE_X9Y29          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[12]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105     1.545    sseg_mux_mpp/cycle_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.558     1.441    sseg_mux_mpp/CLK
    SLICE_X9Y30          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sseg_mux_mpp/cycle_count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.687    sseg_mux_mpp/cycle_count_reg_n_0_[16]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.802 r  sseg_mux_mpp/cycle_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    sseg_mux_mpp/cycle_count_reg[16]_i_1_n_7
    SLICE_X9Y30          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.953    sseg_mux_mpp/CLK
    SLICE_X9Y30          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[16]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     1.546    sseg_mux_mpp/cycle_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    sseg_mux_mpp/CLK
    SLICE_X9Y28          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sseg_mux_mpp/cycle_count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.685    sseg_mux_mpp/cycle_count_reg_n_0_[8]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  sseg_mux_mpp/cycle_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    sseg_mux_mpp/cycle_count_reg[8]_i_1_n_7
    SLICE_X9Y28          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.824     1.951    sseg_mux_mpp/CLK
    SLICE_X9Y28          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.105     1.544    sseg_mux_mpp/cycle_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    sseg_mux_mpp/CLK
    SLICE_X9Y27          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sseg_mux_mpp/cycle_count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.685    sseg_mux_mpp/cycle_count_reg_n_0_[4]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  sseg_mux_mpp/cycle_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    sseg_mux_mpp/cycle_count_reg[4]_i_1_n_7
    SLICE_X9Y27          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.823     1.950    sseg_mux_mpp/CLK
    SLICE_X9Y27          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[4]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105     1.544    sseg_mux_mpp/cycle_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    MPP_Circuit/Flags_MPP/C_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    MPP_Circuit/Flags_MPP/N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    MPP_Circuit/Flags_MPP/Z_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y24    MPP_Circuit/PC_MPP/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y22    MPP_Circuit/PC_MPP/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22    MPP_Circuit/PC_MPP/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y23    MPP_Circuit/PC_MPP/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    MPP_Circuit/Reg_File_MPP/Register_0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y23    MPP_Circuit/Reg_File_MPP/Register_0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    MPP_Circuit/Flags_MPP/C_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    MPP_Circuit/Flags_MPP/C_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    MPP_Circuit/Flags_MPP/N_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    MPP_Circuit/Flags_MPP/N_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    MPP_Circuit/Flags_MPP/Z_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    MPP_Circuit/Flags_MPP/Z_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    MPP_Circuit/PC_MPP/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    MPP_Circuit/PC_MPP/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    MPP_Circuit/PC_MPP/Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    MPP_Circuit/PC_MPP/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    MPP_Circuit/Flags_MPP/C_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    MPP_Circuit/Flags_MPP/C_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    MPP_Circuit/Flags_MPP/N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    MPP_Circuit/Flags_MPP/N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    MPP_Circuit/Flags_MPP/Z_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    MPP_Circuit/Flags_MPP/Z_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    MPP_Circuit/PC_MPP/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    MPP_Circuit/PC_MPP/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    MPP_Circuit/PC_MPP/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    MPP_Circuit/PC_MPP/Q_reg[1]/C



