{"auto_keywords": [{"score": 0.04733190377720633, "phrase": "backend_dielectric_breakdown"}, {"score": 0.00481495049065317, "phrase": "backend_dielectric_reliability_full_chip"}, {"score": 0.0036553070575015344, "phrase": "chip_lifetime"}, {"score": 0.0028857130140890787, "phrase": "parallel_tracks"}, {"score": 0.0027200305495826797, "phrase": "width_effect"}, {"score": 0.0025638362414466278, "phrase": "field_enhancement"}, {"score": 0.0021049977753042253, "phrase": "operating_temperature"}], "paper_keywords": ["Design for manufacture", " dielectric breakdown", " integrated circuit reliability"], "paper_abstract": "Backend dielectric breakdown degrades the reliability of circuits. A methodology to estimate chip lifetime because of backend dielectric breakdown is presented. It incorporates failures because of parallel tracks, the width effect, and field enhancement due to line ends. It also includes the operating temperature and activity.", "paper_title": "Backend Dielectric Reliability Full Chip Simulator", "paper_id": "WOS:000341564700009"}