
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.473818                       # Number of seconds simulated
sim_ticks                                473818282000                       # Number of ticks simulated
final_tick                               1106879560500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133819                       # Simulator instruction rate (inst/s)
host_op_rate                                   140579                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31703057                       # Simulator tick rate (ticks/s)
host_mem_usage                                2289572                       # Number of bytes of host memory used
host_seconds                                 14945.51                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2101029424                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        18240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    162828224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          162846464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        18240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     60174144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60174144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2544191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2544476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        940221                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             940221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        38496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    343651206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             343689702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        38496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            38496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       126998358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            126998358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       126998358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        38496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    343651206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            470688060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2544476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     940221                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2544476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   940221                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              162834944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60172352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               162846464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60174144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            160525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            159353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            157115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            154957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            151985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            157385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            158021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            157090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           159646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           161980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           160661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           160700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           160961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            59388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            59497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59222                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  473815011000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2544476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               940221                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1115073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  633971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  456856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  338390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  52142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  57212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  57289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  58817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  58851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  60065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2442607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.298623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.841146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    89.438014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2135550     87.43%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       136962      5.61%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91032      3.73%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        41274      1.69%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21955      0.90%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14807      0.61%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          744      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          194      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           89      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2442607                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.415319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.849515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.698459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              7      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           190      0.34%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4350      7.76%      8.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         16321     29.13%     37.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47         15175     27.09%     64.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          9032     16.12%     80.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          5946     10.61%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71          3067      5.47%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79          1026      1.83%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           458      0.82%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           206      0.37%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          119      0.21%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           30      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           41      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           10      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            9      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56022                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.782568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.748026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.096416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36099     64.44%     64.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              336      0.60%     65.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15882     28.35%     93.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3108      5.55%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              570      1.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               25      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56022                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  92890307000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            140595857000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                12721480000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     36509.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55259.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       343.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       126.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    343.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   362030                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  679842                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     135970.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    29.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               8645040600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4594925280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              9018077040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2438992800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         37400229360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          35380121730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            810508800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    154754814180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     21005432640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         11509980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           274059652410                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            578.406665                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         394133770500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    375700250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15820752000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     43356750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  54700434500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   63487621500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 339390417000                       # Time in different power states
system.mem_ctrls_1.actEnergy               8795244780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4674768285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              9148196400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2468814660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         37399614720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          35781446760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            806677920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    153276164640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     21908148000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         17824560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           274276900725                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            578.865170                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         393263971750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    350406250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15820504000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     65063750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  57047110250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   64382188500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 336153009250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4503243                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           709396002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4504267                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.494216                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.450869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.549131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1323604143                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1323604143                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    437077824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       437077824                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    217869437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      217869437                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          469                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          469                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          470                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          470                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    654947261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        654947261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    654947261                       # number of overall hits
system.cpu.dcache.overall_hits::total       654947261                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3511498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3511498                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1090751                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1090751                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4602249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4602249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4602249                       # number of overall misses
system.cpu.dcache.overall_misses::total       4602249                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 218035949500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 218035949500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  72395056183                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  72395056183                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 290431005683                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 290431005683                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 290431005683                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 290431005683                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    440589322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    440589322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    218960188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    218960188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    659549510                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    659549510                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    659549510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    659549510                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007970                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004982                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.002128                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002128                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006978                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006978                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006978                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006978                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 62092.004466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62092.004466                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 66371.753208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66371.753208                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 63106.321645                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63106.321645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 63106.321645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63106.321645                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     72584183                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1375538                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.767850                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1704481                       # number of writebacks
system.cpu.dcache.writebacks::total           1704481                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        79938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        79938                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        19069                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19069                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        99007                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99007                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        99007                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99007                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3431560                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3431560                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1071682                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1071682                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4503242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4503242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4503242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4503242                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 213426892500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 213426892500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  71107300329                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  71107300329                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 284534192829                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 284534192829                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 284534192829                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 284534192829                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004894                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004894                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006828                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006828                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006828                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006828                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 62195.296746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62195.296746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 66351.119389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66351.119389                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 63184.299851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63184.299851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 63184.299851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63184.299851                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               478                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1149677153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1161290.053535                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   391.809276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   120.190724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.765252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.234748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         494322660                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        494322660                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    247160556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       247160556                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    247160556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        247160556                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    247160556                       # number of overall hits
system.cpu.icache.overall_hits::total       247160556                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           535                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          535                       # number of overall misses
system.cpu.icache.overall_misses::total           535                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     31215000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31215000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     31215000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31215000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     31215000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31215000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    247161091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    247161091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    247161091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    247161091                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    247161091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    247161091                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 58345.794393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58345.794393                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 58345.794393                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58345.794393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 58345.794393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58345.794393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          478                       # number of writebacks
system.cpu.icache.writebacks::total               478                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           57                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          478                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          478                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     28123500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28123500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     28123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     28123500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28123500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 58835.774059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58835.774059                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 58835.774059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58835.774059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 58835.774059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58835.774059                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   2544985                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     6769394                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2577753                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.626083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       11.586562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        227.862927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.900297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32526.650214                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.992635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        26908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2249                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74604137                       # Number of tag accesses
system.l2.tags.data_accesses                 74604137                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1704481                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1704481                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          468                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              468                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       441490                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                441490                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                191                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1517560                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1517560                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           191                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1959050                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1959241                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          191                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1959050                       # number of overall hits
system.l2.overall_hits::total                 1959241                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       630212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              630212                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              287                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1913981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1913981                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2544193                       # number of demand (read+write) misses
system.l2.demand_misses::total                2544480                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          287                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2544193                       # number of overall misses
system.l2.overall_misses::total               2544480                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  64614602000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   64614602000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     25371500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25371500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 192217159000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 192217159000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     25371500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 256831761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     256857132500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     25371500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 256831761000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    256857132500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1704481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1704481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          468                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          468                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1071702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1071702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst          478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      3431541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3431541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          478                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4503243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4503721                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          478                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4503243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4503721                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.588048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.588048                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.600418                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.600418                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.557761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557761                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.600418                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.564969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564973                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.600418                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.564969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564973                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102528.358711                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102528.358711                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 88402.439024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88402.439024                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 100427.934760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100427.934760                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 88402.439024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 100948.222482                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100946.807403                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 88402.439024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 100948.222482                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100946.807403                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               940221                       # number of writebacks
system.l2.writebacks::total                    940221                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data       630212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         630212                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          285                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          285                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1913979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1913979                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2544191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2544476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2544191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2544476                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  58312482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  58312482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     22418000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22418000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 173077233500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 173077233500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     22418000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 231389715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 231412133500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     22418000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 231389715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 231412133500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.588048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.588048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.596234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.596234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.557761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.557761                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.596234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.564969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.596234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.564969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564972                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 92528.358711                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92528.358711                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 78659.649123                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78659.649123                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 90427.968907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90427.968907                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 78659.649123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 90948.248579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90946.872165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 78659.649123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 90948.248579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90946.872165                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       5088948                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2544477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1914264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       940221                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1604251                       # Transaction distribution
system.membus.trans_dist::ReadExReq            630212                       # Transaction distribution
system.membus.trans_dist::ReadExResp           630212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1914264                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7633424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7633424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    223020608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               223020608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2544476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2544476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2544476                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4424916000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6805458000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          936974                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       896295                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        23759                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       893477                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          850718                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.214314                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           10398                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          442                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits           59                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          383                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          155                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1106879560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                947636565                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    247183385                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1000563689                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              936974                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       861175                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             700392507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           49548                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles          250                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         247161091                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    947600916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.089262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.252276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        452119857     47.71%     47.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        211151025     22.28%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         31955197      3.37%     73.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        252374837     26.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    947600916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.000989                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.055852                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        230148825                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     233986221                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         473521328                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       9920129                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23650                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       848197                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1138                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1031967985                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         67307                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23650                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        235256244                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        61025258                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        19733                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         477933441                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     173341828                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1031878705                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts         34787                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        550615                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents            173                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      118697376                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       50500653                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1750060802                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8937343455                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    907843872                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1395946770                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1749627907                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           432869                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          563                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          558                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          20839739                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    440805442                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    218980320                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        28229                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         7941                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1031853729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1581                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1038597944                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         8014                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       268605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       768215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    947600916                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.096029                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.213582                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    431814806     45.57%     45.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    176610029     18.64%     64.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    192369143     20.30%     84.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    113605704     11.99%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     30009312      3.17%     99.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2993800      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        55575      0.01%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        47557      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        94990      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    947600916                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          667280      3.06%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             60      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71735      0.33%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            1      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       385239      1.77%      5.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       452570      2.08%      7.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc       383094      1.76%      9.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11968234     54.93%     63.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       7860089     36.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     100008991      9.63%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          513      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            19      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    106325094     10.24%     19.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     19.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     19.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     19.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       370478      0.04%     19.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     40610286      3.91%     23.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     58196578      5.60%     29.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     66510339      6.40%     35.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     35.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     87848915      8.46%     44.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     56861101      5.47%     49.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    359752137     34.64%     84.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite    162113493     15.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1038597944                       # Type of FU issued
system.switch_cpus.iq.rate                   1.095988                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            21788302                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020979                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1457542118                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    240509142                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    240176385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1589050997                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    791615825                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    791533339                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      265215202                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       795171044                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       171498                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       100762                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1053                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        19633                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           87                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      7499712                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23650                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           18194                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      36498298                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1031855326                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     440805442                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    218980320                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          561                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              8                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      36483700                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1053                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        17065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         6146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        23211                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1038553903                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     447578944                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        44036                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    16                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            666547351                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           902469                       # Number of branches executed
system.switch_cpus.iew.exec_stores          218968407                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.095941                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1031712083                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1031709724                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         535058188                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1051289847                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.088719                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.508954                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts       239120                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        22635                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    947560152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.088677                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.866757                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    599181670     63.23%     63.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     91979581      9.71%     72.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     96656033     10.20%     83.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54396770      5.74%     88.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     35036893      3.70%     92.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26032994      2.75%     95.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16549516      1.75%     97.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8318457      0.88%     97.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     19408238      2.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    947560152                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1031586698                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              659665364                       # Number of memory references committed
system.switch_cpus.commit.loads             440704678                       # Number of loads committed
system.switch_cpus.commit.membars                 940                       # Number of memory barriers committed
system.switch_cpus.commit.branches             881466                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          791531292                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         797852311                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         4892                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     99908819      9.68%      9.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          450      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           19      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    106324611     10.31%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       370478      0.04%     20.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     40610243      3.94%     23.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     58196376      5.64%     29.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     66510338      6.45%     36.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     83298925      8.07%     44.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     56847193      5.51%     49.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    357405753     34.65%     84.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite    162113493     15.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1031586698                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      19408238                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1959977550                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2063692410                       # The number of ROB writes
system.switch_cpus.timesIdled                     383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   35649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1031586698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.947637                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.947637                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.055257                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.055257                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        914485532                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       242067846                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1395911250                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1248749149                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4437783814                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         27583906                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      6286126788                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      231403683                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      9007442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4503721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            513                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1106879560500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3432019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2644702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4403526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1071702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1071702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3431541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13509729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13511163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    397294336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              397355520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2544985                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60174144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7048706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008921                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7048145     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    561      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7048706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6208680000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            718497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6754866496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
