# RISCV-MYTH
## Course Contents

| Day    | Topic                                    | Subtopic                                           | link                                     |
|--------|------------------------------            |----------------------------------------------------|------------------------------------------|
| DAY 1     | RISC-V ISA & GNU compiler toolchain      | RISC-V Basic Keywords                 |[RISC-V Basic Keywords](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/basic_keywords.md)               |
|           |              | RISC-V software toolchain        | [RISC-V software](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/riscv_software.md)         |
|       |                   |  Integer number Representation              | [Integer representation](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/integer_representation.md)      |
| Day 2     |ABI and Basic Verification Flow              |        ABI Basics                  |[ABI Basics](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/ABI_basics.md)         |
|      |          | ABI Labs             | Descriptive messages recommended         |
| Day 3     | Digital Logic with TL-Verilog in MakerChip IDE                   | Logic gates               | Requires prior `git remote` setup        |
|       |                | Makerchip Platform | Keeps local branch updated               |
|      |             | Cominational Logic                                 | Shows local branches                     |
|      |           | Sequential Logic                              | Doesn’t switch to it automatically       |
|      |        | Pipelined Logic                 | For changing working branch              |
|     |         |Validity       | Resolve conflicts if any                 |
| Day 4    | Coding a RISC-V CPU subset                    | Simple RISC-V Microarchitecture                              | Use `--oneline` for concise view         |
|     |                | Fetch and Decode                                  | Helpful for checking origin              |
|     |      | RISC-V Control Logic                               | Doesn’t delete changes                   |
| Day 5     | Pipelining and completing your CPU               |Understanding CPU Pipelining                 | Use `--cached` to untrack only           |
|      |                   | Solutions to Pipeline Hazards                   | Use when switching branches mid-edit     |
|      |                  | Completing RISC-V Design                         | Eg. user.name, user.email                |
