// Seed: 2465053819
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8,
    input tri0 id_9,
    output wire id_10,
    output wire id_11,
    output wire id_12,
    output wire id_13
);
  assign id_12 = 1;
  always id_3 = 1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  wand id_3,
    input  wire id_4
);
  wire id_6;
  module_0(
      id_3, id_0, id_0, id_2, id_0, id_2, id_4, id_4, id_3, id_1, id_2, id_2, id_2, id_2
  );
  assign id_2 = 1;
  supply1 id_7 = id_3;
endmodule
