;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 3, -20
	JMN @72, #201
	JMN @602, #259
	SUB #72, @201
	ADD 270, 0
	ADD 270, 0
	ADD 270, 0
	SUB -7, <-420
	SUB @121, 103
	CMP @121, 103
	SUB #72, @201
	SLT 670, 30
	SLT 670, 30
	CMP #72, @201
	JMN <127, 100
	SUB <0, @2
	SUB -1, <-20
	SUB <0, @2
	SUB -1, <-20
	SUB -1, <-20
	CMP @127, 100
	SLT 100, 9
	SUB 3, 20
	CMP @127, 106
	CMP @127, 100
	SUB 3, 20
	MOV -7, <-20
	MOV -3, <-20
	SUB @3, 0
	SUB @123, 106
	SUB @127, 106
	DAT #117, #106
	MOV <-1, -20
	DAT #117, #106
	DAT #117, #106
	CMP -7, <-420
	CMP -7, <-420
	MOV -3, <-20
	CMP #72, @201
	CMP -7, <-420
	CMP -7, <-420
	SUB -7, <-420
	CMP -7, <-420
	SPL 0, -202
	MOV -7, <-20
	SUB -7, <-420
