Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Wed Feb  1 23:13:22 2023
| Host             : DESKTOP-R1IN7IV running 64-bit major release  (build 9200)
| Command          : report_power -file Voltimetro_toplevel_power_routed.rpt -pb Voltimetro_toplevel_power_summary_routed.pb -rpx Voltimetro_toplevel_power_routed.rpx
| Design           : Voltimetro_toplevel
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.190        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.118        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        5 |       --- |             --- |
| Slice Logic    |    <0.001 |      374 |       --- |             --- |
|   LUT as Logic |    <0.001 |      162 |     20800 |            0.78 |
|   Register     |    <0.001 |      138 |     41600 |            0.33 |
|   CARRY4       |    <0.001 |        8 |      8150 |            0.10 |
|   F7/F8 Muxes  |    <0.001 |        2 |     32600 |           <0.01 |
|   Others       |     0.000 |       24 |       --- |             --- |
| Signals        |    <0.001 |      267 |       --- |             --- |
| MMCM           |     0.116 |        1 |         5 |           20.00 |
| I/O            |     0.001 |       11 |       210 |            5.24 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.190 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.001 |      0.010 |
| Vccaux    |       1.800 |     0.077 |       0.064 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------+-----------------+
| Clock              | Domain                               | Constraint (ns) |
+--------------------+--------------------------------------+-----------------+
| clk_i              | clk_i                                |            10.0 |
| clk_out1_clk_wiz_0 | clk25MHz_gen/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | clk25MHz_gen/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| Voltimetro_toplevel             |     0.118 |
|   clk25MHz_gen                  |     0.116 |
|     inst                        |     0.116 |
|   genUnos                       |    <0.001 |
|   inst_voltimetro               |    <0.001 |
|     VGA                         |    <0.001 |
|       ffd_sync                  |    <0.001 |
|       ffd_sync2                 |    <0.001 |
|       generador_sync_horizontal |    <0.001 |
|         contador_ventana_pixelX |    <0.001 |
|           ffd_aux               |    <0.001 |
|           reg_contador          |    <0.001 |
|         fft_h_vidon             |    <0.001 |
|         fft_hsync               |    <0.001 |
|       generador_sync_vertical   |    <0.001 |
|         contador_ventana_pixelY |    <0.001 |
|           ffd_aux               |    <0.001 |
|           reg_contador          |    <0.001 |
|         fft_h_vidon             |    <0.001 |
|         fft_vsync               |    <0.001 |
|     contador1_ventana           |    <0.001 |
|       ffd_aux                   |    <0.001 |
|       reg_contador              |    <0.001 |
|     contador_BCD_completo       |    <0.001 |
|       bcd0                      |    <0.001 |
|         ffd0                    |    <0.001 |
|         ffd1                    |    <0.001 |
|         ffd2                    |    <0.001 |
|         ffd3                    |    <0.001 |
|       bcd1__0                   |    <0.001 |
|         ffd0                    |    <0.001 |
|         ffd1                    |    <0.001 |
|         ffd2                    |    <0.001 |
|         ffd3                    |    <0.001 |
|       bcd2__0                   |    <0.001 |
|         ffd0                    |    <0.001 |
|         ffd1                    |    <0.001 |
|         ffd2                    |    <0.001 |
|         ffd3                    |    <0.001 |
|       bcd3__0                   |    <0.001 |
|         ffd0                    |    <0.001 |
|         ffd1                    |    <0.001 |
|         ffd2                    |    <0.001 |
|         ffd3                    |    <0.001 |
|     ffd_externo                 |    <0.001 |
|     logica                      |    <0.001 |
|       contador_pixel_aux_X      |    <0.001 |
|         reg_contador            |    <0.001 |
|       contador_pixel_aux_Y      |    <0.001 |
|         reg_contador            |    <0.001 |
|       ffd_auxX                  |    <0.001 |
|       ffd_auxY                  |    <0.001 |
|       fft_conteo_pantallaX      |    <0.001 |
|       fft_conteo_pantallaY      |    <0.001 |
|     registro_completo           |    <0.001 |
|       reg_bcd1                  |    <0.001 |
|       reg_bcd2                  |    <0.001 |
|       reg_bcd3                  |    <0.001 |
+---------------------------------+-----------+


