

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Fri Oct 15 18:40:37 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
    * Project:        cordiccart2pol
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+--------+----------+---------+------+----------+--------+----+---------+----------+-----+
    |      Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |    |         |          |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|    FF   |    LUT   | URAM|
    +------------------+------+------+---------+--------+----------+---------+------+----------+--------+----+---------+----------+-----+
    |+ cordiccart2pol  |     -|  0.79|        2|  20.000|         -|        3|     -|        no|  8 (2%)|   -|  3 (~0%)|  84 (~0%)|    -|
    +------------------+------+------+---------+--------+----------+---------+------+----------+--------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| r         | ap_none | 6        |
| theta     | ap_none | 6        |
| x         | ap_none | 6        |
| y         | ap_none | 6        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------+
| Argument | Direction | Datatype                            |
+----------+-----------+-------------------------------------+
| x        | in        | ap_fixed<6, 3, AP_TRN, AP_WRAP, 0>  |
| y        | in        | ap_fixed<6, 3, AP_TRN, AP_WRAP, 0>  |
| r        | out       | ap_fixed<6, 3, AP_TRN, AP_WRAP, 0>* |
| theta    | out       | ap_fixed<6, 3, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+-------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Name      | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


