
# RTL-design-and-synthesis
## ðŸ“˜ Workshop Days

- [Day 1 - Introduction to Verilog RTL design and Synthesis](Day1_Intro_Verilog_RTL_Synthesis.md)
- [Day 2 - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles](Day2_TimingLibs_Synthesis.md)
- [Day 3 - Combinational and sequential optimizations](Day3_Optimizations.md)
- [Day 4 - GLS, blocking vs non-blocking and Synthesis-Simulation mismatch](Day4_GLS_Blocking.md)
- [Day 5 - Optimization in synthesis](Day5_FinalOptimizations.md)
