<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_MATH_UNIT_0_0_synth_1" LaunchDir="D:/FPGA/VHDL_ILA/VHDL_ILA.runs/design_1_MATH_UNIT_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_0_0_synth_1" LaunchDir="D:/FPGA/VHDL_ILA/VHDL_ILA.runs/design_1_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vhdlnoclk_0_0_synth_1" LaunchDir="D:/FPGA/VHDL_ILA/VHDL_ILA.runs/design_1_vhdlnoclk_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vio_0_0_synth_1" LaunchDir="D:/FPGA/VHDL_ILA/VHDL_ILA.runs/design_1_vio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA/VHDL_ILA/VHDL_ILA.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_MATH_UNIT_0_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_vhdlnoclk_0_0_synth_1"/>
		<Parent Id="design_1_vio_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/FPGA/VHDL_ILA/VHDL_ILA.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_MATH_UNIT_0_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_vhdlnoclk_0_0_synth_1"/>
		<Parent Id="design_1_vio_0_0_synth_1"/>
	</Run>
</Runs>

