// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s_HH_
#define _relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<3> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<3> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<3> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<3> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<3> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<3> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<3> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<3> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;


    // Module declarations
    relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s(sc_module_name name);
    SC_HAS_PROCESS(relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s);

    ~relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln41_reg_1247;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln41_reg_1247_pp0_iter2_reg;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<7> > i_0_reg_152;
    sc_signal< sc_lv<1> > icmp_ln41_fu_163_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op29;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< sc_logic > io_acc_block_signal_op201;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln41_reg_1247_pp0_iter1_reg;
    sc_signal< sc_lv<7> > i_fu_169_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > tmp_data_V_4_0_reg_1256;
    sc_signal< sc_lv<16> > tmp_data_V_4_1_reg_1265;
    sc_signal< sc_lv<16> > tmp_data_V_4_2_reg_1274;
    sc_signal< sc_lv<16> > tmp_data_V_4_3_reg_1283;
    sc_signal< sc_lv<16> > tmp_data_V_4_4_reg_1292;
    sc_signal< sc_lv<16> > tmp_data_V_4_5_reg_1301;
    sc_signal< sc_lv<16> > tmp_data_V_4_6_reg_1310;
    sc_signal< sc_lv<16> > tmp_data_V_4_7_reg_1319;
    sc_signal< sc_lv<1> > icmp_ln718_fu_211_p2;
    sc_signal< sc_lv<1> > icmp_ln718_reg_1328;
    sc_signal< sc_lv<1> > icmp_ln879_fu_227_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1333;
    sc_signal< sc_lv<1> > icmp_ln768_fu_233_p2;
    sc_signal< sc_lv<1> > icmp_ln768_reg_1338;
    sc_signal< sc_lv<1> > icmp_ln718_1_fu_243_p2;
    sc_signal< sc_lv<1> > icmp_ln718_1_reg_1343;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_259_p2;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_1348;
    sc_signal< sc_lv<1> > icmp_ln768_1_fu_265_p2;
    sc_signal< sc_lv<1> > icmp_ln768_1_reg_1353;
    sc_signal< sc_lv<1> > icmp_ln718_2_fu_275_p2;
    sc_signal< sc_lv<1> > icmp_ln718_2_reg_1358;
    sc_signal< sc_lv<1> > icmp_ln879_2_fu_291_p2;
    sc_signal< sc_lv<1> > icmp_ln879_2_reg_1363;
    sc_signal< sc_lv<1> > icmp_ln768_2_fu_297_p2;
    sc_signal< sc_lv<1> > icmp_ln768_2_reg_1368;
    sc_signal< sc_lv<1> > icmp_ln718_3_fu_307_p2;
    sc_signal< sc_lv<1> > icmp_ln718_3_reg_1373;
    sc_signal< sc_lv<1> > icmp_ln879_3_fu_323_p2;
    sc_signal< sc_lv<1> > icmp_ln879_3_reg_1378;
    sc_signal< sc_lv<1> > icmp_ln768_3_fu_329_p2;
    sc_signal< sc_lv<1> > icmp_ln768_3_reg_1383;
    sc_signal< sc_lv<1> > icmp_ln718_4_fu_339_p2;
    sc_signal< sc_lv<1> > icmp_ln718_4_reg_1388;
    sc_signal< sc_lv<1> > icmp_ln879_4_fu_355_p2;
    sc_signal< sc_lv<1> > icmp_ln879_4_reg_1393;
    sc_signal< sc_lv<1> > icmp_ln768_4_fu_361_p2;
    sc_signal< sc_lv<1> > icmp_ln768_4_reg_1398;
    sc_signal< sc_lv<1> > icmp_ln718_5_fu_371_p2;
    sc_signal< sc_lv<1> > icmp_ln718_5_reg_1403;
    sc_signal< sc_lv<1> > icmp_ln879_5_fu_387_p2;
    sc_signal< sc_lv<1> > icmp_ln879_5_reg_1408;
    sc_signal< sc_lv<1> > icmp_ln768_5_fu_393_p2;
    sc_signal< sc_lv<1> > icmp_ln768_5_reg_1413;
    sc_signal< sc_lv<1> > icmp_ln718_6_fu_403_p2;
    sc_signal< sc_lv<1> > icmp_ln718_6_reg_1418;
    sc_signal< sc_lv<1> > icmp_ln879_6_fu_419_p2;
    sc_signal< sc_lv<1> > icmp_ln879_6_reg_1423;
    sc_signal< sc_lv<1> > icmp_ln768_6_fu_425_p2;
    sc_signal< sc_lv<1> > icmp_ln768_6_reg_1428;
    sc_signal< sc_lv<1> > icmp_ln718_7_fu_435_p2;
    sc_signal< sc_lv<1> > icmp_ln718_7_reg_1433;
    sc_signal< sc_lv<1> > icmp_ln879_7_fu_451_p2;
    sc_signal< sc_lv<1> > icmp_ln879_7_reg_1438;
    sc_signal< sc_lv<1> > icmp_ln768_7_fu_457_p2;
    sc_signal< sc_lv<1> > icmp_ln768_7_reg_1443;
    sc_signal< sc_lv<3> > tmp_data_0_V_fu_553_p3;
    sc_signal< sc_lv<3> > tmp_data_0_V_reg_1448;
    sc_signal< sc_lv<3> > tmp_data_1_V_fu_651_p3;
    sc_signal< sc_lv<3> > tmp_data_1_V_reg_1453;
    sc_signal< sc_lv<3> > tmp_data_2_V_fu_749_p3;
    sc_signal< sc_lv<3> > tmp_data_2_V_reg_1458;
    sc_signal< sc_lv<3> > tmp_data_3_V_fu_847_p3;
    sc_signal< sc_lv<3> > tmp_data_3_V_reg_1463;
    sc_signal< sc_lv<3> > tmp_data_4_V_fu_945_p3;
    sc_signal< sc_lv<3> > tmp_data_4_V_reg_1468;
    sc_signal< sc_lv<3> > tmp_data_5_V_fu_1043_p3;
    sc_signal< sc_lv<3> > tmp_data_5_V_reg_1473;
    sc_signal< sc_lv<3> > tmp_data_6_V_fu_1141_p3;
    sc_signal< sc_lv<3> > tmp_data_6_V_reg_1478;
    sc_signal< sc_lv<3> > tmp_data_7_V_fu_1239_p3;
    sc_signal< sc_lv<3> > tmp_data_7_V_reg_1483;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<7> > trunc_ln718_fu_207_p1;
    sc_signal< sc_lv<5> > p_Result_s_fu_217_p4;
    sc_signal< sc_lv<7> > trunc_ln718_1_fu_239_p1;
    sc_signal< sc_lv<5> > p_Result_10_1_fu_249_p4;
    sc_signal< sc_lv<7> > trunc_ln718_2_fu_271_p1;
    sc_signal< sc_lv<5> > p_Result_10_2_fu_281_p4;
    sc_signal< sc_lv<7> > trunc_ln718_3_fu_303_p1;
    sc_signal< sc_lv<5> > p_Result_10_3_fu_313_p4;
    sc_signal< sc_lv<7> > trunc_ln718_4_fu_335_p1;
    sc_signal< sc_lv<5> > p_Result_10_4_fu_345_p4;
    sc_signal< sc_lv<7> > trunc_ln718_5_fu_367_p1;
    sc_signal< sc_lv<5> > p_Result_10_5_fu_377_p4;
    sc_signal< sc_lv<7> > trunc_ln718_6_fu_399_p1;
    sc_signal< sc_lv<5> > p_Result_10_6_fu_409_p4;
    sc_signal< sc_lv<7> > trunc_ln718_7_fu_431_p1;
    sc_signal< sc_lv<5> > p_Result_10_7_fu_441_p4;
    sc_signal< sc_lv<1> > tmp_46_fu_477_p3;
    sc_signal< sc_lv<1> > or_ln412_fu_491_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_496_p3;
    sc_signal< sc_lv<1> > and_ln415_fu_503_p2;
    sc_signal< sc_lv<3> > zext_ln415_fu_509_p1;
    sc_signal< sc_lv<3> > trunc_ln_fu_468_p4;
    sc_signal< sc_lv<3> > add_ln415_fu_513_p2;
    sc_signal< sc_lv<1> > tmp_49_fu_519_p3;
    sc_signal< sc_lv<1> > tmp_47_fu_484_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_527_p2;
    sc_signal< sc_lv<1> > and_ln416_fu_533_p2;
    sc_signal< sc_lv<1> > select_ln777_fu_539_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_463_p2;
    sc_signal< sc_lv<3> > select_ln340_fu_545_p3;
    sc_signal< sc_lv<1> > tmp_50_fu_575_p3;
    sc_signal< sc_lv<1> > or_ln412_1_fu_589_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_594_p3;
    sc_signal< sc_lv<1> > and_ln415_1_fu_601_p2;
    sc_signal< sc_lv<3> > zext_ln415_1_fu_607_p1;
    sc_signal< sc_lv<3> > trunc_ln708_s_fu_566_p4;
    sc_signal< sc_lv<3> > add_ln415_1_fu_611_p2;
    sc_signal< sc_lv<1> > tmp_53_fu_617_p3;
    sc_signal< sc_lv<1> > tmp_51_fu_582_p3;
    sc_signal< sc_lv<1> > xor_ln416_1_fu_625_p2;
    sc_signal< sc_lv<1> > and_ln416_1_fu_631_p2;
    sc_signal< sc_lv<1> > select_ln777_1_fu_637_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_561_p2;
    sc_signal< sc_lv<3> > select_ln340_1_fu_643_p3;
    sc_signal< sc_lv<1> > tmp_54_fu_673_p3;
    sc_signal< sc_lv<1> > or_ln412_2_fu_687_p2;
    sc_signal< sc_lv<1> > tmp_56_fu_692_p3;
    sc_signal< sc_lv<1> > and_ln415_2_fu_699_p2;
    sc_signal< sc_lv<3> > zext_ln415_2_fu_705_p1;
    sc_signal< sc_lv<3> > trunc_ln708_1_fu_664_p4;
    sc_signal< sc_lv<3> > add_ln415_2_fu_709_p2;
    sc_signal< sc_lv<1> > tmp_57_fu_715_p3;
    sc_signal< sc_lv<1> > tmp_55_fu_680_p3;
    sc_signal< sc_lv<1> > xor_ln416_2_fu_723_p2;
    sc_signal< sc_lv<1> > and_ln416_2_fu_729_p2;
    sc_signal< sc_lv<1> > select_ln777_2_fu_735_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_659_p2;
    sc_signal< sc_lv<3> > select_ln340_2_fu_741_p3;
    sc_signal< sc_lv<1> > tmp_58_fu_771_p3;
    sc_signal< sc_lv<1> > or_ln412_3_fu_785_p2;
    sc_signal< sc_lv<1> > tmp_60_fu_790_p3;
    sc_signal< sc_lv<1> > and_ln415_3_fu_797_p2;
    sc_signal< sc_lv<3> > zext_ln415_3_fu_803_p1;
    sc_signal< sc_lv<3> > trunc_ln708_2_fu_762_p4;
    sc_signal< sc_lv<3> > add_ln415_3_fu_807_p2;
    sc_signal< sc_lv<1> > tmp_61_fu_813_p3;
    sc_signal< sc_lv<1> > tmp_59_fu_778_p3;
    sc_signal< sc_lv<1> > xor_ln416_3_fu_821_p2;
    sc_signal< sc_lv<1> > and_ln416_3_fu_827_p2;
    sc_signal< sc_lv<1> > select_ln777_3_fu_833_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_757_p2;
    sc_signal< sc_lv<3> > select_ln340_3_fu_839_p3;
    sc_signal< sc_lv<1> > tmp_62_fu_869_p3;
    sc_signal< sc_lv<1> > or_ln412_4_fu_883_p2;
    sc_signal< sc_lv<1> > tmp_64_fu_888_p3;
    sc_signal< sc_lv<1> > and_ln415_4_fu_895_p2;
    sc_signal< sc_lv<3> > zext_ln415_4_fu_901_p1;
    sc_signal< sc_lv<3> > trunc_ln708_3_fu_860_p4;
    sc_signal< sc_lv<3> > add_ln415_4_fu_905_p2;
    sc_signal< sc_lv<1> > tmp_65_fu_911_p3;
    sc_signal< sc_lv<1> > tmp_63_fu_876_p3;
    sc_signal< sc_lv<1> > xor_ln416_4_fu_919_p2;
    sc_signal< sc_lv<1> > and_ln416_4_fu_925_p2;
    sc_signal< sc_lv<1> > select_ln777_4_fu_931_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_855_p2;
    sc_signal< sc_lv<3> > select_ln340_4_fu_937_p3;
    sc_signal< sc_lv<1> > tmp_66_fu_967_p3;
    sc_signal< sc_lv<1> > or_ln412_5_fu_981_p2;
    sc_signal< sc_lv<1> > tmp_68_fu_986_p3;
    sc_signal< sc_lv<1> > and_ln415_5_fu_993_p2;
    sc_signal< sc_lv<3> > zext_ln415_5_fu_999_p1;
    sc_signal< sc_lv<3> > trunc_ln708_4_fu_958_p4;
    sc_signal< sc_lv<3> > add_ln415_5_fu_1003_p2;
    sc_signal< sc_lv<1> > tmp_69_fu_1009_p3;
    sc_signal< sc_lv<1> > tmp_67_fu_974_p3;
    sc_signal< sc_lv<1> > xor_ln416_5_fu_1017_p2;
    sc_signal< sc_lv<1> > and_ln416_5_fu_1023_p2;
    sc_signal< sc_lv<1> > select_ln777_5_fu_1029_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_953_p2;
    sc_signal< sc_lv<3> > select_ln340_5_fu_1035_p3;
    sc_signal< sc_lv<1> > tmp_70_fu_1065_p3;
    sc_signal< sc_lv<1> > or_ln412_6_fu_1079_p2;
    sc_signal< sc_lv<1> > tmp_72_fu_1084_p3;
    sc_signal< sc_lv<1> > and_ln415_6_fu_1091_p2;
    sc_signal< sc_lv<3> > zext_ln415_6_fu_1097_p1;
    sc_signal< sc_lv<3> > trunc_ln708_5_fu_1056_p4;
    sc_signal< sc_lv<3> > add_ln415_6_fu_1101_p2;
    sc_signal< sc_lv<1> > tmp_73_fu_1107_p3;
    sc_signal< sc_lv<1> > tmp_71_fu_1072_p3;
    sc_signal< sc_lv<1> > xor_ln416_6_fu_1115_p2;
    sc_signal< sc_lv<1> > and_ln416_6_fu_1121_p2;
    sc_signal< sc_lv<1> > select_ln777_6_fu_1127_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_1051_p2;
    sc_signal< sc_lv<3> > select_ln340_6_fu_1133_p3;
    sc_signal< sc_lv<1> > tmp_74_fu_1163_p3;
    sc_signal< sc_lv<1> > or_ln412_7_fu_1177_p2;
    sc_signal< sc_lv<1> > tmp_76_fu_1182_p3;
    sc_signal< sc_lv<1> > and_ln415_7_fu_1189_p2;
    sc_signal< sc_lv<3> > zext_ln415_7_fu_1195_p1;
    sc_signal< sc_lv<3> > trunc_ln708_6_fu_1154_p4;
    sc_signal< sc_lv<3> > add_ln415_7_fu_1199_p2;
    sc_signal< sc_lv<1> > tmp_77_fu_1205_p3;
    sc_signal< sc_lv<1> > tmp_75_fu_1170_p3;
    sc_signal< sc_lv<1> > xor_ln416_7_fu_1213_p2;
    sc_signal< sc_lv<1> > and_ln416_7_fu_1219_p2;
    sc_signal< sc_lv<1> > select_ln777_7_fu_1225_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_1149_p2;
    sc_signal< sc_lv<3> > select_ln340_7_fu_1231_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_79;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln415_1_fu_611_p2();
    void thread_add_ln415_2_fu_709_p2();
    void thread_add_ln415_3_fu_807_p2();
    void thread_add_ln415_4_fu_905_p2();
    void thread_add_ln415_5_fu_1003_p2();
    void thread_add_ln415_6_fu_1101_p2();
    void thread_add_ln415_7_fu_1199_p2();
    void thread_add_ln415_fu_513_p2();
    void thread_and_ln415_1_fu_601_p2();
    void thread_and_ln415_2_fu_699_p2();
    void thread_and_ln415_3_fu_797_p2();
    void thread_and_ln415_4_fu_895_p2();
    void thread_and_ln415_5_fu_993_p2();
    void thread_and_ln415_6_fu_1091_p2();
    void thread_and_ln415_7_fu_1189_p2();
    void thread_and_ln415_fu_503_p2();
    void thread_and_ln416_1_fu_631_p2();
    void thread_and_ln416_2_fu_729_p2();
    void thread_and_ln416_3_fu_827_p2();
    void thread_and_ln416_4_fu_925_p2();
    void thread_and_ln416_5_fu_1023_p2();
    void thread_and_ln416_6_fu_1121_p2();
    void thread_and_ln416_7_fu_1219_p2();
    void thread_and_ln416_fu_533_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_i_fu_169_p2();
    void thread_icmp_ln1494_1_fu_561_p2();
    void thread_icmp_ln1494_2_fu_659_p2();
    void thread_icmp_ln1494_3_fu_757_p2();
    void thread_icmp_ln1494_4_fu_855_p2();
    void thread_icmp_ln1494_5_fu_953_p2();
    void thread_icmp_ln1494_6_fu_1051_p2();
    void thread_icmp_ln1494_7_fu_1149_p2();
    void thread_icmp_ln1494_fu_463_p2();
    void thread_icmp_ln41_fu_163_p2();
    void thread_icmp_ln718_1_fu_243_p2();
    void thread_icmp_ln718_2_fu_275_p2();
    void thread_icmp_ln718_3_fu_307_p2();
    void thread_icmp_ln718_4_fu_339_p2();
    void thread_icmp_ln718_5_fu_371_p2();
    void thread_icmp_ln718_6_fu_403_p2();
    void thread_icmp_ln718_7_fu_435_p2();
    void thread_icmp_ln718_fu_211_p2();
    void thread_icmp_ln768_1_fu_265_p2();
    void thread_icmp_ln768_2_fu_297_p2();
    void thread_icmp_ln768_3_fu_329_p2();
    void thread_icmp_ln768_4_fu_361_p2();
    void thread_icmp_ln768_5_fu_393_p2();
    void thread_icmp_ln768_6_fu_425_p2();
    void thread_icmp_ln768_7_fu_457_p2();
    void thread_icmp_ln768_fu_233_p2();
    void thread_icmp_ln879_1_fu_259_p2();
    void thread_icmp_ln879_2_fu_291_p2();
    void thread_icmp_ln879_3_fu_323_p2();
    void thread_icmp_ln879_4_fu_355_p2();
    void thread_icmp_ln879_5_fu_387_p2();
    void thread_icmp_ln879_6_fu_419_p2();
    void thread_icmp_ln879_7_fu_451_p2();
    void thread_icmp_ln879_fu_227_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op201();
    void thread_io_acc_block_signal_op29();
    void thread_or_ln412_1_fu_589_p2();
    void thread_or_ln412_2_fu_687_p2();
    void thread_or_ln412_3_fu_785_p2();
    void thread_or_ln412_4_fu_883_p2();
    void thread_or_ln412_5_fu_981_p2();
    void thread_or_ln412_6_fu_1079_p2();
    void thread_or_ln412_7_fu_1177_p2();
    void thread_or_ln412_fu_491_p2();
    void thread_p_Result_10_1_fu_249_p4();
    void thread_p_Result_10_2_fu_281_p4();
    void thread_p_Result_10_3_fu_313_p4();
    void thread_p_Result_10_4_fu_345_p4();
    void thread_p_Result_10_5_fu_377_p4();
    void thread_p_Result_10_6_fu_409_p4();
    void thread_p_Result_10_7_fu_441_p4();
    void thread_p_Result_s_fu_217_p4();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_select_ln340_1_fu_643_p3();
    void thread_select_ln340_2_fu_741_p3();
    void thread_select_ln340_3_fu_839_p3();
    void thread_select_ln340_4_fu_937_p3();
    void thread_select_ln340_5_fu_1035_p3();
    void thread_select_ln340_6_fu_1133_p3();
    void thread_select_ln340_7_fu_1231_p3();
    void thread_select_ln340_fu_545_p3();
    void thread_select_ln777_1_fu_637_p3();
    void thread_select_ln777_2_fu_735_p3();
    void thread_select_ln777_3_fu_833_p3();
    void thread_select_ln777_4_fu_931_p3();
    void thread_select_ln777_5_fu_1029_p3();
    void thread_select_ln777_6_fu_1127_p3();
    void thread_select_ln777_7_fu_1225_p3();
    void thread_select_ln777_fu_539_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_46_fu_477_p3();
    void thread_tmp_47_fu_484_p3();
    void thread_tmp_48_fu_496_p3();
    void thread_tmp_49_fu_519_p3();
    void thread_tmp_50_fu_575_p3();
    void thread_tmp_51_fu_582_p3();
    void thread_tmp_52_fu_594_p3();
    void thread_tmp_53_fu_617_p3();
    void thread_tmp_54_fu_673_p3();
    void thread_tmp_55_fu_680_p3();
    void thread_tmp_56_fu_692_p3();
    void thread_tmp_57_fu_715_p3();
    void thread_tmp_58_fu_771_p3();
    void thread_tmp_59_fu_778_p3();
    void thread_tmp_60_fu_790_p3();
    void thread_tmp_61_fu_813_p3();
    void thread_tmp_62_fu_869_p3();
    void thread_tmp_63_fu_876_p3();
    void thread_tmp_64_fu_888_p3();
    void thread_tmp_65_fu_911_p3();
    void thread_tmp_66_fu_967_p3();
    void thread_tmp_67_fu_974_p3();
    void thread_tmp_68_fu_986_p3();
    void thread_tmp_69_fu_1009_p3();
    void thread_tmp_70_fu_1065_p3();
    void thread_tmp_71_fu_1072_p3();
    void thread_tmp_72_fu_1084_p3();
    void thread_tmp_73_fu_1107_p3();
    void thread_tmp_74_fu_1163_p3();
    void thread_tmp_75_fu_1170_p3();
    void thread_tmp_76_fu_1182_p3();
    void thread_tmp_77_fu_1205_p3();
    void thread_tmp_data_0_V_fu_553_p3();
    void thread_tmp_data_1_V_fu_651_p3();
    void thread_tmp_data_2_V_fu_749_p3();
    void thread_tmp_data_3_V_fu_847_p3();
    void thread_tmp_data_4_V_fu_945_p3();
    void thread_tmp_data_5_V_fu_1043_p3();
    void thread_tmp_data_6_V_fu_1141_p3();
    void thread_tmp_data_7_V_fu_1239_p3();
    void thread_trunc_ln708_1_fu_664_p4();
    void thread_trunc_ln708_2_fu_762_p4();
    void thread_trunc_ln708_3_fu_860_p4();
    void thread_trunc_ln708_4_fu_958_p4();
    void thread_trunc_ln708_5_fu_1056_p4();
    void thread_trunc_ln708_6_fu_1154_p4();
    void thread_trunc_ln708_s_fu_566_p4();
    void thread_trunc_ln718_1_fu_239_p1();
    void thread_trunc_ln718_2_fu_271_p1();
    void thread_trunc_ln718_3_fu_303_p1();
    void thread_trunc_ln718_4_fu_335_p1();
    void thread_trunc_ln718_5_fu_367_p1();
    void thread_trunc_ln718_6_fu_399_p1();
    void thread_trunc_ln718_7_fu_431_p1();
    void thread_trunc_ln718_fu_207_p1();
    void thread_trunc_ln_fu_468_p4();
    void thread_xor_ln416_1_fu_625_p2();
    void thread_xor_ln416_2_fu_723_p2();
    void thread_xor_ln416_3_fu_821_p2();
    void thread_xor_ln416_4_fu_919_p2();
    void thread_xor_ln416_5_fu_1017_p2();
    void thread_xor_ln416_6_fu_1115_p2();
    void thread_xor_ln416_7_fu_1213_p2();
    void thread_xor_ln416_fu_527_p2();
    void thread_zext_ln415_1_fu_607_p1();
    void thread_zext_ln415_2_fu_705_p1();
    void thread_zext_ln415_3_fu_803_p1();
    void thread_zext_ln415_4_fu_901_p1();
    void thread_zext_ln415_5_fu_999_p1();
    void thread_zext_ln415_6_fu_1097_p1();
    void thread_zext_ln415_7_fu_1195_p1();
    void thread_zext_ln415_fu_509_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
