$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
 $upscope $end
 $scope module cpu $end
  $var wire 1 % clk $end
  $var wire 1 & rst_n $end
  $var wire 32 ' pc [31:0] $end
  $var wire 32 ( pc_next [31:0] $end
  $var wire 32 ) instruction [31:0] $end
  $var wire 1 * alu_zero $end
  $var wire 3 + alu_control [2:0] $end
  $var wire 2 , imm_source [1:0] $end
  $var wire 1 - mem_write $end
  $var wire 1 . reg_write $end
  $var wire 5 / source_reg1 [4:0] $end
  $var wire 5 0 source_reg2 [4:0] $end
  $var wire 5 1 dest_reg [4:0] $end
  $var wire 32 2 read_reg1 [31:0] $end
  $var wire 32 3 read_reg2 [31:0] $end
  $var wire 32 4 write_back_data [31:0] $end
  $var wire 25 5 raw_imm [24:0] $end
  $var wire 32 6 immediate [31:0] $end
  $var wire 32 7 alu_result [31:0] $end
  $var wire 32 8 alu_src2 [31:0] $end
  $var wire 32 9 mem_read [31:0] $end
  $scope module alu_inst $end
   $var wire 3 : alu_control [2:0] $end
   $var wire 32 ; src1 [31:0] $end
   $var wire 32 < src2 [31:0] $end
   $var wire 32 = alu_result [31:0] $end
   $var wire 1 > zero $end
  $upscope $end
  $scope module control_unit $end
   $var wire 7 ? op [6:0] $end
   $var wire 3 @ func3 [2:0] $end
   $var wire 7 A func7 [6:0] $end
   $var wire 1 B alu_zero $end
   $var wire 3 C alu_control [2:0] $end
   $var wire 2 D imm_source [1:0] $end
   $var wire 1 E mem_write $end
   $var wire 1 F reg_write $end
   $var wire 2 G alu_op [1:0] $end
  $upscope $end
  $scope module data_memory $end
   $var wire 32 &! WORDS [31:0] $end
   $var wire 144 '! mem_init [143:0] $end
   $var wire 1 H clk $end
   $var wire 32 I address [31:0] $end
   $var wire 32 J write_data [31:0] $end
   $var wire 1 K write_enable $end
   $var wire 1 L rst_n $end
   $var wire 32 M read_data [31:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 N i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module instruction_memory $end
   $var wire 32 &! WORDS [31:0] $end
   $var wire 128 ,! mem_init [127:0] $end
   $var wire 1 O clk $end
   $var wire 32 P address [31:0] $end
   $var wire 32 Q write_data [31:0] $end
   $var wire 1 R write_enable $end
   $var wire 1 S rst_n $end
   $var wire 32 T read_data [31:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 U i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module regfile $end
   $var wire 1 V clk $end
   $var wire 1 W rst_n $end
   $var wire 5 X address1 [4:0] $end
   $var wire 5 Y address2 [4:0] $end
   $var wire 32 Z read_data1 [31:0] $end
   $var wire 32 [ read_data2 [31:0] $end
   $var wire 1 \ write_enable $end
   $var wire 32 ] write_data [31:0] $end
   $var wire 5 ^ address3 [4:0] $end
   $var wire 32 _ registers[0] [31:0] $end
   $var wire 32 ` registers[1] [31:0] $end
   $var wire 32 a registers[2] [31:0] $end
   $var wire 32 b registers[3] [31:0] $end
   $var wire 32 c registers[4] [31:0] $end
   $var wire 32 d registers[5] [31:0] $end
   $var wire 32 e registers[6] [31:0] $end
   $var wire 32 f registers[7] [31:0] $end
   $var wire 32 g registers[8] [31:0] $end
   $var wire 32 h registers[9] [31:0] $end
   $var wire 32 i registers[10] [31:0] $end
   $var wire 32 j registers[11] [31:0] $end
   $var wire 32 k registers[12] [31:0] $end
   $var wire 32 l registers[13] [31:0] $end
   $var wire 32 m registers[14] [31:0] $end
   $var wire 32 n registers[15] [31:0] $end
   $var wire 32 o registers[16] [31:0] $end
   $var wire 32 p registers[17] [31:0] $end
   $var wire 32 q registers[18] [31:0] $end
   $var wire 32 r registers[19] [31:0] $end
   $var wire 32 s registers[20] [31:0] $end
   $var wire 32 t registers[21] [31:0] $end
   $var wire 32 u registers[22] [31:0] $end
   $var wire 32 v registers[23] [31:0] $end
   $var wire 32 w registers[24] [31:0] $end
   $var wire 32 x registers[25] [31:0] $end
   $var wire 32 y registers[26] [31:0] $end
   $var wire 32 z registers[27] [31:0] $end
   $var wire 32 { registers[28] [31:0] $end
   $var wire 32 | registers[29] [31:0] $end
   $var wire 32 } registers[30] [31:0] $end
   $var wire 32 ~ registers[31] [31:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 !! i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module sign_extender $end
   $var wire 25 "! raw_src [24:0] $end
   $var wire 2 #! imm_source [1:0] $end
   $var wire 32 $! immediate [31:0] $end
   $var wire 12 %! gathered_imm [11:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
0&
b00000000000000000000000000000000 '
b00000000000000000000000000000100 (
b00000000100000000010100100000011 )
0*
b000 +
b00 ,
0-
1.
b00000 /
b01000 0
b10010 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b11011110101011011011111011101111 4
b0000000010000000001010010 5
b00000000000000000000000000001000 6
b00000000000000000000000000001000 7
b00000000000000000000000000001000 8
b11011110101011011011111011101111 9
b000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000001000 <
b00000000000000000000000000001000 =
0>
b0000011 ?
b010 @
b0000000 A
0B
b000 C
b00 D
0E
1F
b00 G
1H
b00000000000000000000000000000010 I
b00000000000000000000000000000000 J
0K
1L
b11011110101011011011111011101111 M
b00000000000000000000000000000000 N
1O
b00000000000000000000000000000000 P
b00000000000000000000000000000000 Q
0R
1S
b00000000100000000010100100000011 T
b00000000000000000000000000000000 U
1V
0W
b00000 X
b01000 Y
b00000000000000000000000000000000 Z
b00000000000000000000000000000000 [
1\
b11011110101011011011111011101111 ]
b10010 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
b00000000000000000000000000000000 b
b00000000000000000000000000000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000000000 e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b00000000000000000000000000000000 q
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
b00000000000000000000000000000000 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
b00000000000000000000000000000000 x
b00000000000000000000000000000000 y
b00000000000000000000000000000000 z
b00000000000000000000000000000000 {
b00000000000000000000000000000000 |
b00000000000000000000000000000000 }
b00000000000000000000000000000000 ~
b00000000000000000000000000100000 !!
b0000000010000000001010010 "!
b00 #!
b00000000000000000000000000001000 $!
b000000001000 %!
b00000000000000000000000001000000 &!
b001011100010111101110100011001010111001101110100010111110110010001101101011001010110110101101111011100100111100100101110011010000110010101111000 '!
b01110100011001010111001101110100010111110110100101101101011001010110110101101111011100100111100100101110011010000110010101111000 ,!
#500
0#
0%
0H
0O
0V
#1000
1#
1$
1%
1&
1H
1O
1V
1W
#1500
0#
0%
0H
0O
0V
#2000
1#
1%
b00000000000000000000000000000100 '
b00000000000000000000000000001000 (
b00000001001000000010011000100011 )
b01 ,
1-
0.
b10010 0
b01100 1
b11011110101011011011111011101111 3
b11110010111100101111001011110010 4
b0000000100100000001001100 5
b00000000000000000000000000001100 6
b00000000000000000000000000001100 7
b00000000000000000000000000001100 8
b11110010111100101111001011110010 9
b00000000000000000000000000001100 <
b00000000000000000000000000001100 =
b0100011 ?
b01 D
1E
0F
1H
b00000000000000000000000000000011 I
b11011110101011011011111011101111 J
1K
b11110010111100101111001011110010 M
1O
b00000000000000000000000000000001 P
b00000001001000000010011000100011 T
1V
b10010 Y
b11011110101011011011111011101111 [
0\
b11110010111100101111001011110010 ]
b01100 ^
b11011110101011011011111011101111 q
b0000000100100000001001100 "!
b01 #!
b00000000000000000000000000001100 $!
b000000001100 %!
#2500
0#
0%
0H
0O
0V
#3000
1#
1%
b00000000000000000000000000001000 '
b00000000000000000000000000001100 (
b00000000000000000000000000010011 )
1*
b00 ,
0-
b00000 0
b00000 1
b00000000000000000000000000000000 3
b10101110101011101010111010101110 4
b0000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b10101110101011101010111010101110 9
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
1>
b0010011 ?
b000 @
1B
b00 D
0E
1H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
0K
b10101110101011101010111010101110 M
1O
b00000000000000000000000000000010 P
b00000000000000000000000000010011 T
1V
b00000 Y
b00000000000000000000000000000000 [
b10101110101011101010111010101110 ]
b00000 ^
b0000000000000000000000000 "!
b00 #!
b00000000000000000000000000000000 $!
b000000000000 %!
#3500
0#
0%
0H
0O
0V
#4000
1#
1%
b00000000000000000000000000001100 '
b00000000000000000000000000010000 (
1H
1O
b00000000000000000000000000000011 P
1V
