// Seed: 161712720
module module_0 (
    input supply0 id_0,
    input tri id_1
    , id_8,
    output supply1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wire id_6
);
  wire id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wand id_2
    , id_14,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    output wand id_7,
    input wor id_8,
    input supply0 id_9,
    input wand id_10
    , id_15,
    output logic id_11,
    output wor id_12
);
  always @* id_11 <= -1;
  assign id_12 = -1'd0;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_12,
      id_4,
      id_5,
      id_4,
      id_0
  );
endmodule
