// Seed: 660045386
module module_0 (
    output wand id_0
);
  logic id_2;
  module_2 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output wire id_5
);
  module_0 modCall_1 (id_1);
  wire id_7;
  assign id_5 = id_4;
endmodule
module module_2 (
    output tri0 id_0
);
endmodule
module module_3 (
    output wor id_0,
    input tri id_1,
    input supply0 id_2,
    output supply1 id_3
);
  module_2 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
