Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May  1 10:50:34 2019
| Host         : axel-VirtualBox running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file Calculadora_control_sets_placed.rpt
| Design       : Calculadora
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            3 |
|      5 |            9 |
|      7 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              93 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+------------------+------------------+----------------+
|          Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+------------------+------------------+----------------+
|  op1_reg[2]_i_1_n_1           |               |                  |                1 |              3 |
|  op2_reg[2]_i_1_n_1           |               |                  |                1 |              3 |
|  res_reg[2]_i_1_n_1           |               |                  |                1 |              3 |
|  calc1_reg[4]_i_2_n_1         |               |                  |                2 |              5 |
|  calc2_reg[4]_i_2_n_1         |               |                  |                2 |              5 |
|  n1_reg[4]_i_2_n_1            |               |                  |                3 |              5 |
|  n2_reg[4]_i_1_n_1            |               |                  |                3 |              5 |
|  n3_reg[4]_i_1_n_1            |               |                  |                3 |              5 |
|  n4_reg[4]_i_1_n_1            |               |                  |                2 |              5 |
|  n5_reg[4]_i_1_n_1            |               |                  |                2 |              5 |
|  numeroMostrar_reg[4]_i_2_n_1 |               |                  |                2 |              5 |
|  total_reg[4]_i_2_n_1         |               |                  |                2 |              5 |
|  leds_reg[6]_i_2_n_1          |               |                  |                2 |              7 |
|  n_0_25_BUFG                  |               |                  |               13 |             32 |
+-------------------------------+---------------+------------------+------------------+----------------+


