# Logic_Design
verilog

my logic design homework in NCKU ES
