@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "000" on instance reset_sync_100mhz[2:0].
@N: FX493 |Applying initial value "000" on instance reset_sync_rgmii[2:0].
@N: FX493 |Applying initial value "000" on instance reset_sync_ulpi[2:0].
@N: MO111 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ddr3/ddr3.v":26:17:26:20|Tristate driver CK_P (in view: work.lpddr3(verilog)) on net CK_P (in view: work.lpddr3(verilog)) has its enable tied to GND.
@N: BN362 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_adc/adc.v":91:4:91:9|Removing sequential instance app_data_reg[9:0] (in view: work.adc(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_adc/adc.v":91:4:91:9|Removing sequential instance app_data_valid_reg (in view: work.adc(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ulpi/ulpi.v":47:4:47:9|Removing sequential instance DATA_FROM_PHY[7:0] (in view: work.ulpi(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=56 on top level netlist clk_routing 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
