#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 16 17:17:32 2024
# Process ID: 19948
# Current directory: C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.runs/design_1_axi4_lite_final_outp_0_0_synth_1
# Command line: vivado.exe -log design_1_axi4_lite_final_outp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi4_lite_final_outp_0_0.tcl
# Log file: C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.runs/design_1_axi4_lite_final_outp_0_0_synth_1/design_1_axi4_lite_final_outp_0_0.vds
# Journal file: C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.runs/design_1_axi4_lite_final_outp_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi4_lite_final_outp_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_axi4_lite_final_outp_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 823.164 ; gain = 234.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi4_lite_final_outp_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_1/ip/design_1_axi4_lite_final_outp_0_0/synth/design_1_axi4_lite_final_outp_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_final_output' [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_1/ipshared/b8c9/axi4_lite_final_output.v:1]
ERROR: [Synth 8-524] part-select [6:2] out of range of prefix 's_axil_araddr' [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_1/ipshared/b8c9/axi4_lite_final_output.v:64]
ERROR: [Synth 8-6156] failed synthesizing module 'axi4_lite_final_output' [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_1/ipshared/b8c9/axi4_lite_final_output.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_axi4_lite_final_outp_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_1/ip/design_1_axi4_lite_final_outp_0_0/synth/design_1_axi4_lite_final_outp_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 899.070 ; gain = 310.125
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 17:18:03 2024...
