{
    "DESIGN_NAME": "system",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true,

    "FP_SIZING": "absolute",
    "FP_CORE_UTIL": 80,
    "DIE_AREA": "0 0 10000 10000",
    "PL_TARGET_DENSITY": 0.20,

    "MAGIC_DRC_USE_GDS": false,
    "QUIT_ON_MAGIC_DRC": false,
    "RUN_LAYOUT_XOR": false
}
