
reading lef ...

units:       1000
#layers:     13
#macros:     442
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 10000 nets

design:      picorv32a
die area:    ( 0 0 ) ( 720865 731585 )
trackPts:    12
defvias:     4
#components: 62029
#terminals:  429
#snets:      2
#nets:       18061

reading guide ...
guideIn read 100000 guides

#guides:     131707
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
#unique instances = 395

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 803384
mcon shape region query size = 819155
met1 shape region query size = 166968
via shape region query size = 5220
met2 shape region query size = 2854
via2 shape region query size = 5220
met3 shape region query size = 2775
via3 shape region query size = 5220
met4 shape region query size = 1375
via4 shape region query size = 50
met5 shape region query size = 70


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 600 pins
  complete 700 pins
  complete 800 pins
  complete 900 pins
  complete 1000 pins
  complete 1545 pins
  complete 100 unique inst patterns
  complete 200 unique inst patterns
  complete 300 unique inst patterns
  complete 389 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 16235 groups
Expt1 runtime (pin-level access point gen): 1.78755
Expt2 runtime (design-level access pattern gen): 0.501349
#scanned instances     = 62029
#unique  instances     = 395
#stdCellGenAp          = 9790
#stdCellValidPlanarAp  = 156
#stdCellValidViaAp     = 7114
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 57551
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:09, elapsed time = 00:00:02, memory = 148.50 (MB), peak = 165.46 (MB)

post process guides ...
GCELLGRID X 0 DO 106 STEP 6900 ;
GCELLGRID Y 0 DO 104 STEP 6900 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete 90000 orig guides
  complete 100000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5
  complete 10000 nets

building cmap ... 

init guide query ...
  complete 10000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 47481
mcon guide region query size = 0
met1 guide region query size = 42031
via guide region query size = 0
met2 guide region query size = 23570
via2 guide region query size = 0
met3 guide region query size = 1022
via3 guide region query size = 0
met4 guide region query size = 137
via4 guide region query size = 0
met5 guide region query size = 1

init gr pin query ...


start track assignment
Done with 71188 vertical wires in 3 frboxes and 43054 horizontal wires in 3 frboxes.
Done with 11566 vertical wires in 3 frboxes and 15790 horizontal wires in 3 frboxes.

complete track assignment
cpu time = 00:00:11, elapsed time = 00:00:06, memory = 290.52 (MB), peak = 412.52 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 290.53 (MB), peak = 412.52 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:04, memory = 380.25 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:12, memory = 404.81 (MB)
    completing 30% with 3320 violations
    elapsed time = 00:00:14, memory = 385.48 (MB)
    completing 40% with 3320 violations
    elapsed time = 00:00:22, memory = 397.98 (MB)
    completing 50% with 3320 violations
    elapsed time = 00:00:28, memory = 412.93 (MB)
    completing 60% with 6706 violations
    elapsed time = 00:00:32, memory = 399.04 (MB)
    completing 70% with 6706 violations
    elapsed time = 00:00:42, memory = 433.00 (MB)
    completing 80% with 9947 violations
    elapsed time = 00:00:46, memory = 378.92 (MB)
    completing 90% with 9947 violations
    elapsed time = 00:00:56, memory = 412.69 (MB)
    completing 100% with 13077 violations
    elapsed time = 00:01:02, memory = 284.97 (MB)
  number of violations = 15685
cpu time = 00:04:05, elapsed time = 00:01:02, memory = 671.43 (MB), peak = 671.52 (MB)
total wire length = 1077250 um
total wire length on LAYER li1 = 427 um
total wire length on LAYER met1 = 488199 um
total wire length on LAYER met2 = 477232 um
total wire length on LAYER met3 = 89073 um
total wire length on LAYER met4 = 21943 um
total wire length on LAYER met5 = 375 um
total number of vias = 134132
up-via summary (total 134132):

-------------------------
 FR_MASTERSLICE         0
            li1     56441
           met1     74180
           met2      3189
           met3       320
           met4         2
-------------------------
                   134132


start 1st optimization iteration ...
    completing 10% with 15685 violations
    elapsed time = 00:00:05, memory = 797.59 (MB)
    completing 20% with 15685 violations
    elapsed time = 00:00:13, memory = 808.71 (MB)
    completing 30% with 13234 violations
    elapsed time = 00:00:16, memory = 794.52 (MB)
    completing 40% with 13234 violations
    elapsed time = 00:00:26, memory = 809.92 (MB)
    completing 50% with 13234 violations
    elapsed time = 00:00:31, memory = 813.85 (MB)
    completing 60% with 11400 violations
    elapsed time = 00:00:38, memory = 805.08 (MB)
    completing 70% with 11400 violations
    elapsed time = 00:00:45, memory = 811.18 (MB)
    completing 80% with 9347 violations
    elapsed time = 00:00:49, memory = 795.30 (MB)
    completing 90% with 9347 violations
    elapsed time = 00:00:57, memory = 811.28 (MB)
    completing 100% with 7466 violations
    elapsed time = 00:01:01, memory = 718.61 (MB)
  number of violations = 7468
cpu time = 00:04:00, elapsed time = 00:01:02, memory = 718.61 (MB), peak = 813.85 (MB)
total wire length = 1072241 um
total wire length on LAYER li1 = 409 um
total wire length on LAYER met1 = 484999 um
total wire length on LAYER met2 = 474266 um
total wire length on LAYER met3 = 90186 um
total wire length on LAYER met4 = 22003 um
total wire length on LAYER met5 = 375 um
total number of vias = 134029
up-via summary (total 134029):

-------------------------
 FR_MASTERSLICE         0
            li1     56393
           met1     73907
           met2      3403
           met3       324
           met4         2
-------------------------
                   134029


start 2nd optimization iteration ...
    completing 10% with 7468 violations
    elapsed time = 00:00:05, memory = 798.54 (MB)
    completing 20% with 7468 violations
    elapsed time = 00:00:13, memory = 816.27 (MB)
    completing 30% with 7282 violations
    elapsed time = 00:00:15, memory = 775.20 (MB)
    completing 40% with 7282 violations
    elapsed time = 00:00:23, memory = 801.37 (MB)
    completing 50% with 7282 violations
    elapsed time = 00:00:28, memory = 810.93 (MB)
    completing 60% with 7006 violations
    elapsed time = 00:00:34, memory = 803.68 (MB)
    completing 70% with 7006 violations
    elapsed time = 00:00:42, memory = 807.29 (MB)
    completing 80% with 6787 violations
    elapsed time = 00:00:44, memory = 791.56 (MB)
    completing 90% with 6787 violations
    elapsed time = 00:00:53, memory = 804.33 (MB)
    completing 100% with 6660 violations
    elapsed time = 00:00:56, memory = 757.59 (MB)
  number of violations = 6661
cpu time = 00:03:40, elapsed time = 00:00:57, memory = 757.59 (MB), peak = 816.42 (MB)
total wire length = 1070633 um
total wire length on LAYER li1 = 402 um
total wire length on LAYER met1 = 484228 um
total wire length on LAYER met2 = 473062 um
total wire length on LAYER met3 = 90481 um
total wire length on LAYER met4 = 22083 um
total wire length on LAYER met5 = 375 um
total number of vias = 133851
up-via summary (total 133851):

-------------------------
 FR_MASTERSLICE         0
            li1     56359
           met1     73677
           met2      3491
           met3       322
           met4         2
-------------------------
                   133851


start 3rd optimization iteration ...
    completing 10% with 6661 violations
    elapsed time = 00:00:03, memory = 802.45 (MB)
    completing 20% with 6661 violations
    elapsed time = 00:00:08, memory = 813.01 (MB)
    completing 30% with 5248 violations
    elapsed time = 00:00:10, memory = 789.27 (MB)
    completing 40% with 5248 violations
    elapsed time = 00:00:14, memory = 808.33 (MB)
    completing 50% with 5248 violations
    elapsed time = 00:00:17, memory = 830.47 (MB)
    completing 60% with 3624 violations
    elapsed time = 00:00:21, memory = 803.66 (MB)
    completing 70% with 3624 violations
    elapsed time = 00:00:26, memory = 813.71 (MB)
    completing 80% with 2095 violations
    elapsed time = 00:00:29, memory = 773.70 (MB)
    completing 90% with 2095 violations
    elapsed time = 00:00:33, memory = 829.64 (MB)
    completing 100% with 519 violations
    elapsed time = 00:00:37, memory = 679.34 (MB)
  number of violations = 519
cpu time = 00:02:18, elapsed time = 00:00:37, memory = 679.34 (MB), peak = 833.60 (MB)
total wire length = 1068187 um
total wire length on LAYER li1 = 342 um
total wire length on LAYER met1 = 451823 um
total wire length on LAYER met2 = 470890 um
total wire length on LAYER met3 = 120631 um
total wire length on LAYER met4 = 24124 um
total wire length on LAYER met5 = 375 um
total number of vias = 136983
up-via summary (total 136983):

-------------------------
 FR_MASTERSLICE         0
            li1     56291
           met1     73644
           met2      6545
           met3       501
           met4         2
-------------------------
                   136983


start 4th optimization iteration ...
    completing 10% with 519 violations
    elapsed time = 00:00:01, memory = 791.74 (MB)
    completing 20% with 519 violations
    elapsed time = 00:00:02, memory = 792.49 (MB)
    completing 30% with 308 violations
    elapsed time = 00:00:02, memory = 792.54 (MB)
    completing 40% with 308 violations
    elapsed time = 00:00:03, memory = 793.08 (MB)
    completing 50% with 308 violations
    elapsed time = 00:00:03, memory = 796.45 (MB)
    completing 60% with 233 violations
    elapsed time = 00:00:04, memory = 796.68 (MB)
    completing 70% with 233 violations
    elapsed time = 00:00:06, memory = 811.37 (MB)
    completing 80% with 114 violations
    elapsed time = 00:00:07, memory = 774.27 (MB)
    completing 90% with 114 violations
    elapsed time = 00:00:08, memory = 805.98 (MB)
    completing 100% with 13 violations
    elapsed time = 00:00:10, memory = 762.30 (MB)
  number of violations = 13
cpu time = 00:00:36, elapsed time = 00:00:11, memory = 762.30 (MB), peak = 833.60 (MB)
total wire length = 1068158 um
total wire length on LAYER li1 = 342 um
total wire length on LAYER met1 = 450844 um
total wire length on LAYER met2 = 470814 um
total wire length on LAYER met3 = 121602 um
total wire length on LAYER met4 = 24180 um
total wire length on LAYER met5 = 375 um
total number of vias = 137042
up-via summary (total 137042):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73621
           met2      6618
           met3       511
           met4         2
-------------------------
                   137042


start 5th optimization iteration ...
    completing 10% with 13 violations
    elapsed time = 00:00:00, memory = 775.45 (MB)
    completing 20% with 13 violations
    elapsed time = 00:00:00, memory = 776.00 (MB)
    completing 30% with 8 violations
    elapsed time = 00:00:02, memory = 744.11 (MB)
    completing 40% with 8 violations
    elapsed time = 00:00:02, memory = 761.21 (MB)
    completing 50% with 8 violations
    elapsed time = 00:00:03, memory = 761.52 (MB)
    completing 60% with 7 violations
    elapsed time = 00:00:03, memory = 761.52 (MB)
    completing 70% with 7 violations
    elapsed time = 00:00:04, memory = 761.89 (MB)
    completing 80% with 2 violations
    elapsed time = 00:00:04, memory = 761.89 (MB)
    completing 90% with 2 violations
    elapsed time = 00:00:04, memory = 761.89 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 761.89 (MB)
  number of violations = 1
cpu time = 00:00:17, elapsed time = 00:00:05, memory = 761.89 (MB), peak = 833.60 (MB)
total wire length = 1068181 um
total wire length on LAYER li1 = 341 um
total wire length on LAYER met1 = 450852 um
total wire length on LAYER met2 = 470844 um
total wire length on LAYER met3 = 121613 um
total wire length on LAYER met4 = 24153 um
total wire length on LAYER met5 = 375 um
total number of vias = 137044
up-via summary (total 137044):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73627
           met2      6616
           met3       509
           met4         2
-------------------------
                   137044


start 6th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 761.89 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 761.95 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 762.14 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 762.14 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 762.14 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 762.14 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 762.14 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 762.26 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 762.26 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:03, memory = 762.26 (MB)
  number of violations = 0
cpu time = 00:00:14, elapsed time = 00:00:03, memory = 762.26 (MB), peak = 833.60 (MB)
total wire length = 1068182 um
total wire length on LAYER li1 = 341 um
total wire length on LAYER met1 = 450852 um
total wire length on LAYER met2 = 470845 um
total wire length on LAYER met3 = 121613 um
total wire length on LAYER met4 = 24153 um
total wire length on LAYER met5 = 375 um
total number of vias = 137045
up-via summary (total 137045):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73628
           met2      6616
           met3       509
           met4         2
-------------------------
                   137045


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 762.26 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
  number of violations = 0
cpu time = 00:00:14, elapsed time = 00:00:03, memory = 762.38 (MB), peak = 833.60 (MB)
total wire length = 1068182 um
total wire length on LAYER li1 = 341 um
total wire length on LAYER met1 = 450852 um
total wire length on LAYER met2 = 470845 um
total wire length on LAYER met3 = 121613 um
total wire length on LAYER met4 = 24153 um
total wire length on LAYER met5 = 375 um
total number of vias = 137045
up-via summary (total 137045):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73628
           met2      6616
           met3       509
           met4         2
-------------------------
                   137045


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
  number of violations = 0
cpu time = 00:00:15, elapsed time = 00:00:03, memory = 762.38 (MB), peak = 833.60 (MB)
total wire length = 1068182 um
total wire length on LAYER li1 = 341 um
total wire length on LAYER met1 = 450852 um
total wire length on LAYER met2 = 470845 um
total wire length on LAYER met3 = 121613 um
total wire length on LAYER met4 = 24153 um
total wire length on LAYER met5 = 375 um
total number of vias = 137045
up-via summary (total 137045):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73628
           met2      6616
           met3       509
           met4         2
-------------------------
                   137045


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 762.38 (MB)
  number of violations = 0
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 762.38 (MB), peak = 833.60 (MB)
total wire length = 1068182 um
total wire length on LAYER li1 = 341 um
total wire length on LAYER met1 = 450852 um
total wire length on LAYER met2 = 470845 um
total wire length on LAYER met3 = 121613 um
total wire length on LAYER met4 = 24153 um
total wire length on LAYER met5 = 375 um
total number of vias = 137045
up-via summary (total 137045):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73628
           met2      6616
           met3       509
           met4         2
-------------------------
                   137045


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 762.38 (MB)
  number of violations = 0
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 762.38 (MB), peak = 833.60 (MB)
total wire length = 1068182 um
total wire length on LAYER li1 = 341 um
total wire length on LAYER met1 = 450852 um
total wire length on LAYER met2 = 470845 um
total wire length on LAYER met3 = 121613 um
total wire length on LAYER met4 = 24153 um
total wire length on LAYER met5 = 375 um
total number of vias = 137045
up-via summary (total 137045):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73628
           met2      6616
           met3       509
           met4         2
-------------------------
                   137045


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 762.38 (MB)
  number of violations = 0
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 762.38 (MB), peak = 833.60 (MB)
total wire length = 1068182 um
total wire length on LAYER li1 = 341 um
total wire length on LAYER met1 = 450852 um
total wire length on LAYER met2 = 470845 um
total wire length on LAYER met3 = 121613 um
total wire length on LAYER met4 = 24153 um
total wire length on LAYER met5 = 375 um
total number of vias = 137045
up-via summary (total 137045):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73628
           met2      6616
           met3       509
           met4         2
-------------------------
                   137045


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 762.38 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 762.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 762.38 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 762.38 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 762.38 (MB)
  number of violations = 0
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 762.38 (MB), peak = 833.60 (MB)
total wire length = 1068182 um
total wire length on LAYER li1 = 341 um
total wire length on LAYER met1 = 450852 um
total wire length on LAYER met2 = 470845 um
total wire length on LAYER met3 = 121613 um
total wire length on LAYER met4 = 24153 um
total wire length on LAYER met5 = 375 um
total number of vias = 137045
up-via summary (total 137045):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73628
           met2      6616
           met3       509
           met4         2
-------------------------
                   137045


complete detail routing
total wire length = 1068182 um
total wire length on LAYER li1 = 341 um
total wire length on LAYER met1 = 450852 um
total wire length on LAYER met2 = 470845 um
total wire length on LAYER met3 = 121613 um
total wire length on LAYER met4 = 24153 um
total wire length on LAYER met5 = 375 um
total number of vias = 137045
up-via summary (total 137045):

-------------------------
 FR_MASTERSLICE         0
            li1     56290
           met1     73628
           met2      6616
           met3       509
           met4         2
-------------------------
                   137045

cpu time = 00:16:49, elapsed time = 00:04:25, memory = 762.38 (MB), peak = 833.60 (MB)

post processing ...

Runtime taken (hrt): 276.653
