// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// s_axilite
// 0x000 : reserved
// 0x004 : reserved
// 0x008 : reserved
// 0x00c : reserved
// 0x010 : Data signal of SocketTable_theirIP_0
//         bit 31~0 - SocketTable_theirIP_0[31:0] (Read/Write)
// 0x014 : reserved
// 0x018 : Data signal of SocketTable_theirIP_1
//         bit 31~0 - SocketTable_theirIP_1[31:0] (Read/Write)
// 0x01c : reserved
// 0x020 : Data signal of SocketTable_theirIP_2
//         bit 31~0 - SocketTable_theirIP_2[31:0] (Read/Write)
// 0x024 : reserved
// 0x028 : Data signal of SocketTable_theirIP_3
//         bit 31~0 - SocketTable_theirIP_3[31:0] (Read/Write)
// 0x02c : reserved
// 0x030 : Data signal of SocketTable_theirIP_4
//         bit 31~0 - SocketTable_theirIP_4[31:0] (Read/Write)
// 0x034 : reserved
// 0x038 : Data signal of SocketTable_theirIP_5
//         bit 31~0 - SocketTable_theirIP_5[31:0] (Read/Write)
// 0x03c : reserved
// 0x040 : Data signal of SocketTable_theirIP_6
//         bit 31~0 - SocketTable_theirIP_6[31:0] (Read/Write)
// 0x044 : reserved
// 0x048 : Data signal of SocketTable_theirIP_7
//         bit 31~0 - SocketTable_theirIP_7[31:0] (Read/Write)
// 0x04c : reserved
// 0x050 : Data signal of SocketTable_theirIP_8
//         bit 31~0 - SocketTable_theirIP_8[31:0] (Read/Write)
// 0x054 : reserved
// 0x058 : Data signal of SocketTable_theirIP_9
//         bit 31~0 - SocketTable_theirIP_9[31:0] (Read/Write)
// 0x05c : reserved
// 0x060 : Data signal of SocketTable_theirIP_10
//         bit 31~0 - SocketTable_theirIP_10[31:0] (Read/Write)
// 0x064 : reserved
// 0x068 : Data signal of SocketTable_theirIP_11
//         bit 31~0 - SocketTable_theirIP_11[31:0] (Read/Write)
// 0x06c : reserved
// 0x070 : Data signal of SocketTable_theirIP_12
//         bit 31~0 - SocketTable_theirIP_12[31:0] (Read/Write)
// 0x074 : reserved
// 0x078 : Data signal of SocketTable_theirIP_13
//         bit 31~0 - SocketTable_theirIP_13[31:0] (Read/Write)
// 0x07c : reserved
// 0x080 : Data signal of SocketTable_theirIP_14
//         bit 31~0 - SocketTable_theirIP_14[31:0] (Read/Write)
// 0x084 : reserved
// 0x088 : Data signal of SocketTable_theirIP_15
//         bit 31~0 - SocketTable_theirIP_15[31:0] (Read/Write)
// 0x08c : reserved
// 0x090 : Data signal of SocketTable_theirPort_0
//         bit 15~0 - SocketTable_theirPort_0[15:0] (Read/Write)
//         others   - reserved
// 0x094 : reserved
// 0x098 : Data signal of SocketTable_theirPort_1
//         bit 15~0 - SocketTable_theirPort_1[15:0] (Read/Write)
//         others   - reserved
// 0x09c : reserved
// 0x0a0 : Data signal of SocketTable_theirPort_2
//         bit 15~0 - SocketTable_theirPort_2[15:0] (Read/Write)
//         others   - reserved
// 0x0a4 : reserved
// 0x0a8 : Data signal of SocketTable_theirPort_3
//         bit 15~0 - SocketTable_theirPort_3[15:0] (Read/Write)
//         others   - reserved
// 0x0ac : reserved
// 0x0b0 : Data signal of SocketTable_theirPort_4
//         bit 15~0 - SocketTable_theirPort_4[15:0] (Read/Write)
//         others   - reserved
// 0x0b4 : reserved
// 0x0b8 : Data signal of SocketTable_theirPort_5
//         bit 15~0 - SocketTable_theirPort_5[15:0] (Read/Write)
//         others   - reserved
// 0x0bc : reserved
// 0x0c0 : Data signal of SocketTable_theirPort_6
//         bit 15~0 - SocketTable_theirPort_6[15:0] (Read/Write)
//         others   - reserved
// 0x0c4 : reserved
// 0x0c8 : Data signal of SocketTable_theirPort_7
//         bit 15~0 - SocketTable_theirPort_7[15:0] (Read/Write)
//         others   - reserved
// 0x0cc : reserved
// 0x0d0 : Data signal of SocketTable_theirPort_8
//         bit 15~0 - SocketTable_theirPort_8[15:0] (Read/Write)
//         others   - reserved
// 0x0d4 : reserved
// 0x0d8 : Data signal of SocketTable_theirPort_9
//         bit 15~0 - SocketTable_theirPort_9[15:0] (Read/Write)
//         others   - reserved
// 0x0dc : reserved
// 0x0e0 : Data signal of SocketTable_theirPort_10
//         bit 15~0 - SocketTable_theirPort_10[15:0] (Read/Write)
//         others   - reserved
// 0x0e4 : reserved
// 0x0e8 : Data signal of SocketTable_theirPort_11
//         bit 15~0 - SocketTable_theirPort_11[15:0] (Read/Write)
//         others   - reserved
// 0x0ec : reserved
// 0x0f0 : Data signal of SocketTable_theirPort_12
//         bit 15~0 - SocketTable_theirPort_12[15:0] (Read/Write)
//         others   - reserved
// 0x0f4 : reserved
// 0x0f8 : Data signal of SocketTable_theirPort_13
//         bit 15~0 - SocketTable_theirPort_13[15:0] (Read/Write)
//         others   - reserved
// 0x0fc : reserved
// 0x100 : Data signal of SocketTable_theirPort_14
//         bit 15~0 - SocketTable_theirPort_14[15:0] (Read/Write)
//         others   - reserved
// 0x104 : reserved
// 0x108 : Data signal of SocketTable_theirPort_15
//         bit 15~0 - SocketTable_theirPort_15[15:0] (Read/Write)
//         others   - reserved
// 0x10c : reserved
// 0x110 : Data signal of SocketTable_myPort_0
//         bit 15~0 - SocketTable_myPort_0[15:0] (Read/Write)
//         others   - reserved
// 0x114 : reserved
// 0x118 : Data signal of SocketTable_myPort_1
//         bit 15~0 - SocketTable_myPort_1[15:0] (Read/Write)
//         others   - reserved
// 0x11c : reserved
// 0x120 : Data signal of SocketTable_myPort_2
//         bit 15~0 - SocketTable_myPort_2[15:0] (Read/Write)
//         others   - reserved
// 0x124 : reserved
// 0x128 : Data signal of SocketTable_myPort_3
//         bit 15~0 - SocketTable_myPort_3[15:0] (Read/Write)
//         others   - reserved
// 0x12c : reserved
// 0x130 : Data signal of SocketTable_myPort_4
//         bit 15~0 - SocketTable_myPort_4[15:0] (Read/Write)
//         others   - reserved
// 0x134 : reserved
// 0x138 : Data signal of SocketTable_myPort_5
//         bit 15~0 - SocketTable_myPort_5[15:0] (Read/Write)
//         others   - reserved
// 0x13c : reserved
// 0x140 : Data signal of SocketTable_myPort_6
//         bit 15~0 - SocketTable_myPort_6[15:0] (Read/Write)
//         others   - reserved
// 0x144 : reserved
// 0x148 : Data signal of SocketTable_myPort_7
//         bit 15~0 - SocketTable_myPort_7[15:0] (Read/Write)
//         others   - reserved
// 0x14c : reserved
// 0x150 : Data signal of SocketTable_myPort_8
//         bit 15~0 - SocketTable_myPort_8[15:0] (Read/Write)
//         others   - reserved
// 0x154 : reserved
// 0x158 : Data signal of SocketTable_myPort_9
//         bit 15~0 - SocketTable_myPort_9[15:0] (Read/Write)
//         others   - reserved
// 0x15c : reserved
// 0x160 : Data signal of SocketTable_myPort_10
//         bit 15~0 - SocketTable_myPort_10[15:0] (Read/Write)
//         others   - reserved
// 0x164 : reserved
// 0x168 : Data signal of SocketTable_myPort_11
//         bit 15~0 - SocketTable_myPort_11[15:0] (Read/Write)
//         others   - reserved
// 0x16c : reserved
// 0x170 : Data signal of SocketTable_myPort_12
//         bit 15~0 - SocketTable_myPort_12[15:0] (Read/Write)
//         others   - reserved
// 0x174 : reserved
// 0x178 : Data signal of SocketTable_myPort_13
//         bit 15~0 - SocketTable_myPort_13[15:0] (Read/Write)
//         others   - reserved
// 0x17c : reserved
// 0x180 : Data signal of SocketTable_myPort_14
//         bit 15~0 - SocketTable_myPort_14[15:0] (Read/Write)
//         others   - reserved
// 0x184 : reserved
// 0x188 : Data signal of SocketTable_myPort_15
//         bit 15~0 - SocketTable_myPort_15[15:0] (Read/Write)
//         others   - reserved
// 0x18c : reserved
// 0x190 : Data signal of SocketTable_valid_0
//         bit 0  - SocketTable_valid_0[0] (Read/Write)
//         others - reserved
// 0x194 : reserved
// 0x198 : Data signal of SocketTable_valid_1
//         bit 0  - SocketTable_valid_1[0] (Read/Write)
//         others - reserved
// 0x19c : reserved
// 0x1a0 : Data signal of SocketTable_valid_2
//         bit 0  - SocketTable_valid_2[0] (Read/Write)
//         others - reserved
// 0x1a4 : reserved
// 0x1a8 : Data signal of SocketTable_valid_3
//         bit 0  - SocketTable_valid_3[0] (Read/Write)
//         others - reserved
// 0x1ac : reserved
// 0x1b0 : Data signal of SocketTable_valid_4
//         bit 0  - SocketTable_valid_4[0] (Read/Write)
//         others - reserved
// 0x1b4 : reserved
// 0x1b8 : Data signal of SocketTable_valid_5
//         bit 0  - SocketTable_valid_5[0] (Read/Write)
//         others - reserved
// 0x1bc : reserved
// 0x1c0 : Data signal of SocketTable_valid_6
//         bit 0  - SocketTable_valid_6[0] (Read/Write)
//         others - reserved
// 0x1c4 : reserved
// 0x1c8 : Data signal of SocketTable_valid_7
//         bit 0  - SocketTable_valid_7[0] (Read/Write)
//         others - reserved
// 0x1cc : reserved
// 0x1d0 : Data signal of SocketTable_valid_8
//         bit 0  - SocketTable_valid_8[0] (Read/Write)
//         others - reserved
// 0x1d4 : reserved
// 0x1d8 : Data signal of SocketTable_valid_9
//         bit 0  - SocketTable_valid_9[0] (Read/Write)
//         others - reserved
// 0x1dc : reserved
// 0x1e0 : Data signal of SocketTable_valid_10
//         bit 0  - SocketTable_valid_10[0] (Read/Write)
//         others - reserved
// 0x1e4 : reserved
// 0x1e8 : Data signal of SocketTable_valid_11
//         bit 0  - SocketTable_valid_11[0] (Read/Write)
//         others - reserved
// 0x1ec : reserved
// 0x1f0 : Data signal of SocketTable_valid_12
//         bit 0  - SocketTable_valid_12[0] (Read/Write)
//         others - reserved
// 0x1f4 : reserved
// 0x1f8 : Data signal of SocketTable_valid_13
//         bit 0  - SocketTable_valid_13[0] (Read/Write)
//         others - reserved
// 0x1fc : reserved
// 0x200 : Data signal of SocketTable_valid_14
//         bit 0  - SocketTable_valid_14[0] (Read/Write)
//         others - reserved
// 0x204 : reserved
// 0x208 : Data signal of SocketTable_valid_15
//         bit 0  - SocketTable_valid_15[0] (Read/Write)
//         others - reserved
// 0x20c : reserved
// 0x210 : Data signal of numberSockets
//         bit 15~0 - numberSockets[15:0] (Read)
//         others   - reserved
// 0x214 : Control signal of numberSockets
//         bit 0  - numberSockets_ap_vld (Read/COR)
//         others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_0_DATA    0x010
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_0_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_1_DATA    0x018
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_1_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_2_DATA    0x020
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_2_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_3_DATA    0x028
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_3_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_4_DATA    0x030
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_4_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_5_DATA    0x038
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_5_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_6_DATA    0x040
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_6_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_7_DATA    0x048
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_7_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_8_DATA    0x050
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_8_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_9_DATA    0x058
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_9_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_10_DATA   0x060
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_10_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_11_DATA   0x068
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_11_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_12_DATA   0x070
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_12_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_13_DATA   0x078
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_13_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_14_DATA   0x080
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_14_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRIP_15_DATA   0x088
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRIP_15_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_0_DATA  0x090
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_0_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_1_DATA  0x098
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_1_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_2_DATA  0x0a0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_2_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_3_DATA  0x0a8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_3_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_4_DATA  0x0b0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_4_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_5_DATA  0x0b8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_5_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_6_DATA  0x0c0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_6_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_7_DATA  0x0c8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_7_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_8_DATA  0x0d0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_8_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_9_DATA  0x0d8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_9_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_10_DATA 0x0e0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_10_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_11_DATA 0x0e8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_11_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_12_DATA 0x0f0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_12_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_13_DATA 0x0f8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_13_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_14_DATA 0x100
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_14_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_THEIRPORT_15_DATA 0x108
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_THEIRPORT_15_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_0_DATA     0x110
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_0_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_1_DATA     0x118
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_1_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_2_DATA     0x120
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_2_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_3_DATA     0x128
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_3_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_4_DATA     0x130
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_4_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_5_DATA     0x138
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_5_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_6_DATA     0x140
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_6_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_7_DATA     0x148
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_7_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_8_DATA     0x150
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_8_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_9_DATA     0x158
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_9_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_10_DATA    0x160
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_10_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_11_DATA    0x168
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_11_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_12_DATA    0x170
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_12_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_13_DATA    0x178
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_13_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_14_DATA    0x180
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_14_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_MYPORT_15_DATA    0x188
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_MYPORT_15_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_0_DATA      0x190
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_0_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_1_DATA      0x198
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_1_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_2_DATA      0x1a0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_2_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_3_DATA      0x1a8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_3_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_4_DATA      0x1b0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_4_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_5_DATA      0x1b8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_5_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_6_DATA      0x1c0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_6_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_7_DATA      0x1c8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_7_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_8_DATA      0x1d0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_8_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_9_DATA      0x1d8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_9_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_10_DATA     0x1e0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_10_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_11_DATA     0x1e8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_11_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_12_DATA     0x1f0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_12_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_13_DATA     0x1f8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_13_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_14_DATA     0x200
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_14_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_VALID_15_DATA     0x208
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_VALID_15_DATA     1
#define XUDP_S_AXILITE_ADDR_NUMBERSOCKETS_DATA            0x210
#define XUDP_S_AXILITE_BITS_NUMBERSOCKETS_DATA            16
#define XUDP_S_AXILITE_ADDR_NUMBERSOCKETS_CTRL            0x214

