# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:43:39 on Sep 17,2025
# vlog -reportprogress 300 PISO.v "+acc" 
# -- Compiling module PISO
# ** Error: PISO.v(23): (vlog-2730) Undefined variable: 'pout'.
# -- Compiling module PISO_tb
# End time: 13:43:39 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog PISO.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:43:55 on Sep 17,2025
# vlog -reportprogress 300 PISO.v "+acc" 
# -- Compiling module PISO
# -- Compiling module PISO_tb
# 
# Top level modules:
# 	PISO_tb
# End time: 13:43:55 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim PISO_tb 
# Start time: 13:43:55 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PISO_tb(fast)
# Loading work.PISO(fast)
# clk=0 rst=0 mode=0 pin=1100 sout=0 Time=                   0
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  10
# clk=0 rst=1 mode=0 pin=1100 sout=0 Time=                  20
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  30
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  40
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  50
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  60
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  70
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  80
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  90
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                 100
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                 110
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                 120
# ** Note: $stop    : PISO.v(62)
#    Time: 130 ns  Iteration: 0  Instance: /PISO_tb
# Break in Module PISO_tb at PISO.v line 62
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:44:59 on Sep 17,2025
# vlog -reportprogress 300 PISO.v "+acc" 
# -- Compiling module PISO
# -- Compiling module PISO_tb
# 
# Top level modules:
# 	PISO_tb
# End time: 13:44:59 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:45:02 on Sep 17,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
# vsim PISO_tb 
# Start time: 13:45:02 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PISO_tb(fast)
# Loading work.PISO(fast)
# clk=0 rst=0 mode=0 pin=1100 sout=0 Time=                   0
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  10
# clk=0 rst=1 mode=0 pin=1100 sout=0 Time=                  20
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  30
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  40
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  50
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  60
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  70
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  80
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  90
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                 100
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                 110
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                 120
# ** Note: $stop    : PISO.v(62)
#    Time: 130 ns  Iteration: 0  Instance: /PISO_tb
# Break in Module PISO_tb at PISO.v line 62
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:46:02 on Sep 17,2025
# vlog -reportprogress 300 PISO.v "+acc" 
# -- Compiling module PISO
# -- Compiling module PISO_tb
# 
# Top level modules:
# 	PISO_tb
# End time: 13:46:02 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:46:04 on Sep 17,2025, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim PISO_tb 
# Start time: 13:46:04 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PISO_tb(fast)
# Loading work.PISO(fast)
# clk=0 rst=0 mode=0 pin=1100 sout=0 Time=                   0
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  10
# clk=0 rst=1 mode=0 pin=1100 sout=0 Time=                  20
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  30
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  40
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  50
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  60
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  70
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  80
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  90
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                 100
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                 110
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                 120
# ** Note: $stop    : PISO.v(62)
#    Time: 130 ns  Iteration: 0  Instance: /PISO_tb
# Break in Module PISO_tb at PISO.v line 62
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:47:03 on Sep 17,2025
# vlog -reportprogress 300 PISO.v "+acc" 
# -- Compiling module PISO
# -- Compiling module PISO_tb
# 
# Top level modules:
# 	PISO_tb
# End time: 13:47:03 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:47:05 on Sep 17,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim PISO_tb 
# Start time: 13:47:05 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PISO_tb(fast)
# Loading work.PISO(fast)
# clk=0 rst=0 mode=0 pin=1100 sout=0 Time=                   0
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  10
# clk=0 rst=1 mode=0 pin=1100 sout=0 Time=                  20
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  30
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  40
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  50
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  60
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  70
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  80
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  90
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                 100
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                 110
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                 120
# ** Note: $stop    : PISO.v(62)
#    Time: 130 ns  Iteration: 0  Instance: /PISO_tb
# Break in Module PISO_tb at PISO.v line 62
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:48:40 on Sep 17,2025
# vlog -reportprogress 300 PISO.v "+acc" 
# -- Compiling module PISO
# ** Error: PISO.v(25): (vlog-2730) Undefined variable: 'out'.
# -- Compiling module PISO_tb
# End time: 13:48:40 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog PISO.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:49:03 on Sep 17,2025
# vlog -reportprogress 300 PISO.v "+acc" 
# -- Compiling module PISO
# -- Compiling module PISO_tb
# 
# Top level modules:
# 	PISO_tb
# End time: 13:49:03 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:49:05 on Sep 17,2025, Elapsed time: 0:02:00
# Errors: 4, Warnings: 0
# vsim PISO_tb 
# Start time: 13:49:05 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PISO_tb(fast)
# Loading work.PISO(fast)
# clk=0 rst=0 mode=0 pin=1100 sout=0 Time=                   0
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  10
# clk=0 rst=1 mode=0 pin=1100 sout=0 Time=                  20
# clk=1 rst=1 mode=0 pin=1100 sout=0 Time=                  30
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  40
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  50
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  60
# clk=1 rst=1 mode=1 pin=1100 sout=0 Time=                  70
# clk=0 rst=1 mode=1 pin=1100 sout=0 Time=                  80
# clk=1 rst=1 mode=1 pin=1100 sout=1 Time=                  90
# clk=0 rst=1 mode=1 pin=1100 sout=1 Time=                 100
# clk=1 rst=1 mode=1 pin=1100 sout=1 Time=                 110
# clk=0 rst=1 mode=1 pin=1100 sout=1 Time=                 120
# ** Note: $stop    : PISO.v(65)
#    Time: 130 ns  Iteration: 0  Instance: /PISO_tb
# Break in Module PISO_tb at PISO.v line 65
quit -sim
# End time: 13:49:23 on Sep 17,2025, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
