Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Sun Apr 16 20:24:54 2017
| Host             : wen-work running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file cnn_top_power_routed.rpt -pb cnn_top_power_summary_routed.pb -rpx cnn_top_power_routed.rpx
| Design           : cnn_top
| Device           : xc7k70tfbv676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.655 |
| Dynamic (W)              | 0.565 |
| Device Static (W)        | 0.090 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 83.8  |
| Junction Temperature (C) | 26.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.048 |        3 |       --- |             --- |
| Slice Logic              |     0.061 |    14873 |       --- |             --- |
|   LUT as Logic           |     0.053 |     5293 |     41000 |           12.91 |
|   CARRY4                 |     0.005 |      791 |     10250 |            7.72 |
|   Register               |     0.002 |     6069 |     82000 |            7.40 |
|   LUT as Distributed RAM |     0.001 |      120 |     13400 |            0.90 |
|   LUT as Shift Register  |    <0.001 |        1 |     13400 |           <0.01 |
|   Others                 |     0.000 |      399 |       --- |             --- |
| Signals                  |     0.121 |    12773 |       --- |             --- |
| Block RAM                |     0.251 |      125 |       135 |           92.59 |
| DSPs                     |     0.075 |       46 |       240 |           19.17 |
| I/O                      |     0.011 |      152 |       300 |           50.67 |
| Static Power             |     0.090 |          |           |                 |
| Total                    |     0.655 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.563 |       0.537 |      0.026 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.006 |       0.005 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.024 |       0.019 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             5.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------+-----------+
| Name                                                                      | Power (W) |
+---------------------------------------------------------------------------+-----------+
| cnn_top                                                                   |     0.565 |
|   controller                                                              |     0.022 |
|   m2                                                                      |     0.002 |
|     U0                                                                    |     0.002 |
|       i_mult                                                              |     0.002 |
|         gDSP.gDSP_only.iDSP                                               |     0.002 |
|   m3                                                                      |     0.002 |
|     U0                                                                    |     0.002 |
|       i_mult                                                              |     0.002 |
|         gDSP.gDSP_only.iDSP                                               |     0.002 |
|   m4                                                                      |     0.002 |
|     U0                                                                    |     0.002 |
|       i_mult                                                              |     0.002 |
|         gDSP.gDSP_only.iDSP                                               |     0.002 |
|   para[0].datapath[0].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[0].datapath[0].router                                              |     0.045 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.008 |
|   para[0].datapath[1].convolution                                         |     0.006 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.003 |
|       U0                                                                  |     0.003 |
|         i_mult                                                            |     0.003 |
|           gDSP.gDSP_only.iDSP                                             |     0.003 |
|   para[0].datapath[1].router                                              |     0.023 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.008 |
|   para[0].pa_fifo                                                         |     0.002 |
|     MEMORY                                                                |     0.002 |
|   para[0].pooling                                                         |     0.002 |
|   para[1].datapath[0].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[1].datapath[0].router                                              |     0.019 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.004 |
|   para[1].datapath[1].convolution                                         |     0.006 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[1].datapath[1].router                                              |     0.019 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.004 |
|   para[1].pa_fifo                                                         |     0.002 |
|     MEMORY                                                                |     0.001 |
|   para[1].pooling                                                         |     0.002 |
|   para[2].datapath[0].convolution                                         |     0.006 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.003 |
|       U0                                                                  |     0.003 |
|         i_mult                                                            |     0.003 |
|           gDSP.gDSP_only.iDSP                                             |     0.003 |
|   para[2].datapath[0].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.003 |
|   para[2].datapath[1].convolution                                         |     0.006 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.003 |
|       U0                                                                  |     0.003 |
|         i_mult                                                            |     0.003 |
|           gDSP.gDSP_only.iDSP                                             |     0.003 |
|   para[2].datapath[1].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.003 |
|   para[2].pa_fifo                                                         |     0.002 |
|     MEMORY                                                                |     0.001 |
|   para[2].pooling                                                         |     0.002 |
|   para[3].datapath[0].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[3].datapath[0].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[3].datapath[1].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[3].datapath[1].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[3].pa_fifo                                                         |     0.001 |
|     MEMORY                                                                |     0.001 |
|   para[3].pooling                                                         |     0.002 |
|   para[4].datapath[0].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[4].datapath[0].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[4].datapath[1].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[4].datapath[1].router                                              |     0.016 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[4].pa_fifo                                                         |     0.001 |
|     MEMORY                                                                |     0.001 |
|   para[4].pooling                                                         |     0.002 |
|   para[5].datapath[0].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[5].datapath[0].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[5].datapath[1].convolution                                         |     0.006 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[5].datapath[1].router                                              |     0.016 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[5].pa_fifo                                                         |     0.001 |
|     MEMORY                                                                |     0.001 |
|   para[5].pooling                                                         |     0.002 |
|   para[6].datapath[0].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[6].datapath[0].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[6].datapath[1].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[6].datapath[1].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[6].pa_fifo                                                         |     0.002 |
|     MEMORY                                                                |     0.002 |
|   para[6].pooling                                                         |     0.002 |
|   para[7].datapath[0].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[7].datapath[0].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[7].datapath[1].convolution                                         |     0.006 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[7].datapath[1].router                                              |     0.016 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[7].pa_fifo                                                         |     0.002 |
|     MEMORY                                                                |     0.001 |
|   para[7].pooling                                                         |     0.002 |
|   para[8].datapath[0].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[8].datapath[0].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[8].datapath[1].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[8].datapath[1].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[8].pa_fifo                                                         |     0.002 |
|     MEMORY                                                                |     0.001 |
|   para[8].pooling                                                         |     0.002 |
|   para[9].datapath[0].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[9].datapath[0].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[9].datapath[1].convolution                                         |     0.005 |
|     add1                                                                  |     0.001 |
|       U0                                                                  |     0.001 |
|         xst_addsub                                                        |     0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.001 |
|             addsub_usecase.i_addsub                                       |     0.001 |
|               i_synth_option.i_synth_model                                |     0.001 |
|                 opt_vx7.i_uniwrap                                         |     0.001 |
|     m1                                                                    |     0.002 |
|       U0                                                                  |     0.002 |
|         i_mult                                                            |     0.002 |
|           gDSP.gDSP_only.iDSP                                             |     0.002 |
|   para[9].datapath[1].router                                              |     0.017 |
|     BRAM_1_data                                                           |     0.005 |
|     BRAM_2_data                                                           |     0.004 |
|     BRAM_bias                                                             |    <0.001 |
|       RAM_reg_0_31_0_5                                                    |    <0.001 |
|       RAM_reg_0_31_12_15                                                  |    <0.001 |
|       RAM_reg_0_31_6_11                                                   |    <0.001 |
|     BRAM_weight                                                           |     0.002 |
|   para[9].pa_fifo                                                         |     0.002 |
|     MEMORY                                                                |     0.001 |
|   para[9].pooling                                                         |     0.002 |
+---------------------------------------------------------------------------+-----------+


