/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [23:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [23:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_18z;
  reg [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [27:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_5z ? celloutsig_0_1z : celloutsig_0_5z;
  assign celloutsig_1_3z = in_data[133] ? celloutsig_1_2z[7] : in_data[191];
  assign celloutsig_0_6z = ~(celloutsig_0_3z & celloutsig_0_4z[23]);
  assign celloutsig_0_22z = !(celloutsig_0_16z ? celloutsig_0_3z : celloutsig_0_2z[2]);
  assign celloutsig_1_1z = !(celloutsig_1_0z[3] ? in_data[171] : in_data[102]);
  assign celloutsig_0_5z = celloutsig_0_4z[7] ^ celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_5z ^ celloutsig_0_0z[1];
  assign celloutsig_1_0z = in_data[103:98] / { 1'h1, in_data[151:147] };
  assign celloutsig_0_16z = { celloutsig_0_13z[6:3], celloutsig_0_3z } >= { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_1_11z = celloutsig_1_2z[5] & ~(celloutsig_1_3z);
  assign celloutsig_1_8z = celloutsig_1_5z[14:10] % { 1'h1, celloutsig_1_4z[7:5], celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_13z[21:13], celloutsig_0_1z } % { 1'h1, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_19z[5], celloutsig_0_22z, celloutsig_0_11z } % { 1'h1, celloutsig_0_22z, celloutsig_0_11z[2:1], in_data[0] };
  assign celloutsig_1_7z = celloutsig_1_5z[9:6] % { 1'h1, in_data[149:147] };
  assign celloutsig_1_18z = in_data[137] ? in_data[152:140] : { celloutsig_1_9z[22:11], celloutsig_1_11z };
  assign celloutsig_0_3z = celloutsig_0_0z !== celloutsig_0_2z;
  assign celloutsig_0_1z = in_data[72:69] !== celloutsig_0_0z;
  assign celloutsig_1_6z = celloutsig_1_0z[4:1] !== celloutsig_1_0z[3:0];
  assign celloutsig_0_11z = { celloutsig_0_4z[13:12], celloutsig_0_1z } | { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[190:177] >> { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_2z[8:0], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z } << { celloutsig_1_0z[4:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_14z = celloutsig_1_5z[6:3] << celloutsig_1_4z[3:0];
  assign celloutsig_0_13z = { celloutsig_0_4z[16:2], celloutsig_0_8z, celloutsig_0_0z } << celloutsig_0_4z;
  assign celloutsig_0_2z = celloutsig_0_0z >> celloutsig_0_0z;
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } >> in_data[187:166];
  assign celloutsig_1_4z = { in_data[119:112], celloutsig_1_1z } <<< in_data[123:115];
  assign celloutsig_0_0z = in_data[89:86] >>> in_data[33:30];
  assign celloutsig_0_7z = { in_data[51:39], celloutsig_0_5z, celloutsig_0_2z } >>> { in_data[50:37], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_4z = 24'h000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_4z = { in_data[85:75], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_18z[3:1], celloutsig_1_14z, celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_8z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_7z[7:3];
  assign { out_data[140:128], out_data[103:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
