module PAINP_SEROUP(input clk,load, input [3:0]parallel_in,output reg serial_out);


reg[3:0]shift_register;


always@(posedge clk)begin
if(load)begin
  shift_register<=parallel_in;
  end else begin
  serial_out<=shift_register[0];
  shift_register<=shift_register>>1;
  end
end
endmodule
module PAINP_SEROUP_TB;

reg clk,load;
reg [3:0]parallel_in;
wire serial_out;


PAINP_SEROUP parallelinserialop(clk,load,parallel_in,serial_out);


initial begin
 clk=0;
 forever #5 clk=~clk;
 end
 
 
 initial begin
 $monitor("clk=%b, load=%b, parallel_in=%b,serial_out=%b", clk,load,parallel_in,serial_out);
 
 

 parallel_in=4'b1011;
#10 load=1;
#10 load=0;
 
#40 $finish;
end
endmodule
