/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/wordmuxdual.v:1" *)
module WordMuxDual(A_i, B_i, S_i, Y_o);
  (* intersynth_conntype = "Word" *)
  (* src = "../../verilog/wordmuxdual.v:3" *)
  input [15:0] A_i;
  (* intersynth_conntype = "Word" *)
  (* src = "../../verilog/wordmuxdual.v:5" *)
  input [15:0] B_i;
  (* intersynth_conntype = "Bit" *)
  (* src = "../../verilog/wordmuxdual.v:7" *)
  input S_i;
  (* intersynth_conntype = "Word" *)
  (* src = "../../verilog/wordmuxdual.v:9" *)
  output [15:0] Y_o;
  (* src = "../../verilog/wordmuxdual.v:12" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$ternary$../../verilog/wordmuxdual.v:12$1  (
    .A(A_i),
    .B(B_i),
    .S(S_i),
    .Y(Y_o)
  );
endmodule
