Loading plugins phase: Elapsed time ==> 0s.394ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\ThunderTruck.cyprj -d CY8C5868AXI-LP035 -s U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.101ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.113ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ThunderTruck.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\ThunderTruck.cyprj -dcpsoc3 ThunderTruck.v -verilog
======================================================================

======================================================================
Compiling:  ThunderTruck.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\ThunderTruck.cyprj -dcpsoc3 ThunderTruck.v -verilog
======================================================================

======================================================================
Compiling:  ThunderTruck.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\ThunderTruck.cyprj -dcpsoc3 -verilog ThunderTruck.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Nov 27 11:11:28 2025


======================================================================
Compiling:  ThunderTruck.v
Program  :   vpp
Options  :    -yv2 -q10 ThunderTruck.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Nov 27 11:11:28 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ThunderTruck.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ThunderTruck.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\ThunderTruck.cyprj -dcpsoc3 -verilog ThunderTruck.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Nov 27 11:11:28 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\codegentemp\ThunderTruck.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\codegentemp\ThunderTruck.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ThunderTruck.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\ThunderTruck.cyprj -dcpsoc3 -verilog ThunderTruck.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Nov 27 11:11:29 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\codegentemp\ThunderTruck.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\codegentemp\ThunderTruck.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_33
	Net_41
	\PWM_test:Net_114\
	\UART_test:BUART:reset_sr\
	Net_84
	\UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_78
	\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_test:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_test:BUART:sRX:MODULE_5:lt\
	\UART_test:BUART:sRX:MODULE_5:eq\
	\UART_test:BUART:sRX:MODULE_5:gt\
	\UART_test:BUART:sRX:MODULE_5:gte\
	\UART_test:BUART:sRX:MODULE_5:lte\
	\PWM_all:PWMUDB:km_run\
	\PWM_all:PWMUDB:ctrl_cmpmode2_2\
	\PWM_all:PWMUDB:ctrl_cmpmode2_1\
	\PWM_all:PWMUDB:ctrl_cmpmode2_0\
	\PWM_all:PWMUDB:ctrl_cmpmode1_2\
	\PWM_all:PWMUDB:ctrl_cmpmode1_1\
	\PWM_all:PWMUDB:ctrl_cmpmode1_0\
	\PWM_all:PWMUDB:capt_rising\
	\PWM_all:PWMUDB:capt_falling\
	\PWM_all:PWMUDB:trig_rise\
	\PWM_all:PWMUDB:trig_fall\
	\PWM_all:PWMUDB:sc_kill\
	\PWM_all:PWMUDB:min_kill\
	\PWM_all:PWMUDB:km_tc\
	\PWM_all:PWMUDB:db_tc\
	\PWM_all:PWMUDB:dith_sel\
	\PWM_all:Net_101\
	\PWM_all:Net_96\
	\PWM_all:PWMUDB:MODULE_6:b_31\
	\PWM_all:PWMUDB:MODULE_6:b_30\
	\PWM_all:PWMUDB:MODULE_6:b_29\
	\PWM_all:PWMUDB:MODULE_6:b_28\
	\PWM_all:PWMUDB:MODULE_6:b_27\
	\PWM_all:PWMUDB:MODULE_6:b_26\
	\PWM_all:PWMUDB:MODULE_6:b_25\
	\PWM_all:PWMUDB:MODULE_6:b_24\
	\PWM_all:PWMUDB:MODULE_6:b_23\
	\PWM_all:PWMUDB:MODULE_6:b_22\
	\PWM_all:PWMUDB:MODULE_6:b_21\
	\PWM_all:PWMUDB:MODULE_6:b_20\
	\PWM_all:PWMUDB:MODULE_6:b_19\
	\PWM_all:PWMUDB:MODULE_6:b_18\
	\PWM_all:PWMUDB:MODULE_6:b_17\
	\PWM_all:PWMUDB:MODULE_6:b_16\
	\PWM_all:PWMUDB:MODULE_6:b_15\
	\PWM_all:PWMUDB:MODULE_6:b_14\
	\PWM_all:PWMUDB:MODULE_6:b_13\
	\PWM_all:PWMUDB:MODULE_6:b_12\
	\PWM_all:PWMUDB:MODULE_6:b_11\
	\PWM_all:PWMUDB:MODULE_6:b_10\
	\PWM_all:PWMUDB:MODULE_6:b_9\
	\PWM_all:PWMUDB:MODULE_6:b_8\
	\PWM_all:PWMUDB:MODULE_6:b_7\
	\PWM_all:PWMUDB:MODULE_6:b_6\
	\PWM_all:PWMUDB:MODULE_6:b_5\
	\PWM_all:PWMUDB:MODULE_6:b_4\
	\PWM_all:PWMUDB:MODULE_6:b_3\
	\PWM_all:PWMUDB:MODULE_6:b_2\
	\PWM_all:PWMUDB:MODULE_6:b_1\
	\PWM_all:PWMUDB:MODULE_6:b_0\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_204
	Net_200
	Net_205
	\PWM_all:Net_113\
	\PWM_all:Net_107\
	\PWM_all:Net_114\

    Synthesized names
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_all:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 162 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_40 to zero
Aliasing Net_34 to zero
Aliasing tmpOE__PWM_out_net_0 to \PWM_test:Net_113\
Aliasing one to \PWM_test:Net_113\
Aliasing Net_52 to zero
Aliasing \UART_test:BUART:tx_hd_send_break\ to zero
Aliasing \UART_test:BUART:HalfDuplexSend\ to zero
Aliasing \UART_test:BUART:FinalParityType_1\ to zero
Aliasing \UART_test:BUART:FinalParityType_0\ to zero
Aliasing \UART_test:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_test:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_test:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_test:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_test:BUART:tx_status_6\ to zero
Aliasing \UART_test:BUART:tx_status_5\ to zero
Aliasing \UART_test:BUART:tx_status_4\ to zero
Aliasing \UART_test:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_test:Net_113\
Aliasing \UART_test:BUART:sRX:s23Poll:MODIN2_1\ to \UART_test:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_test:BUART:sRX:s23Poll:MODIN2_0\ to \UART_test:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \PWM_test:Net_113\
Aliasing \UART_test:BUART:sRX:s23Poll:MODIN3_1\ to \UART_test:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_test:BUART:sRX:s23Poll:MODIN3_0\ to \UART_test:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \PWM_test:Net_113\
Aliasing \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_test:BUART:rx_status_1\ to zero
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \PWM_test:Net_113\
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \PWM_test:Net_113\
Aliasing \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \PWM_test:Net_113\
Aliasing tmpOE__Rx_UART_test_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Tx_UART_test_net_0 to \PWM_test:Net_113\
Aliasing \PWM_all:PWMUDB:hwCapture\ to zero
Aliasing \PWM_all:PWMUDB:trig_out\ to \PWM_test:Net_113\
Aliasing Net_273 to zero
Aliasing \PWM_all:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_all:PWMUDB:ltch_kill_reg\\R\ to \PWM_all:PWMUDB:runmode_enable\\R\
Aliasing \PWM_all:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_all:PWMUDB:min_kill_reg\\R\ to \PWM_all:PWMUDB:runmode_enable\\R\
Aliasing \PWM_all:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_all:PWMUDB:final_kill\ to \PWM_test:Net_113\
Aliasing \PWM_all:PWMUDB:dith_count_1\\R\ to \PWM_all:PWMUDB:runmode_enable\\R\
Aliasing \PWM_all:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_all:PWMUDB:dith_count_0\\R\ to \PWM_all:PWMUDB:runmode_enable\\R\
Aliasing \PWM_all:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_all:PWMUDB:status_6\ to zero
Aliasing \PWM_all:PWMUDB:status_4\ to zero
Aliasing \PWM_all:PWMUDB:cmp1_status_reg\\R\ to \PWM_all:PWMUDB:runmode_enable\\R\
Aliasing \PWM_all:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_all:PWMUDB:cmp2_status_reg\\R\ to \PWM_all:PWMUDB:runmode_enable\\R\
Aliasing \PWM_all:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_all:PWMUDB:final_kill_reg\\R\ to \PWM_all:PWMUDB:runmode_enable\\R\
Aliasing \PWM_all:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_all:PWMUDB:cs_addr_0\ to \PWM_all:PWMUDB:runmode_enable\\R\
Aliasing \PWM_all:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_test:Net_113\
Aliasing tmpOE__Pin_PWM2_ava_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_INa2_ava_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_INb2_ava_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_INa1_ava_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_INb1_ava_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_INa3_arr_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_INb3_arr_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_INa4_arr_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_INb4_arr_net_0 to \PWM_test:Net_113\
Aliasing \ADC_Pot:vp_ctl_0\ to zero
Aliasing \ADC_Pot:vp_ctl_2\ to zero
Aliasing \ADC_Pot:vn_ctl_1\ to zero
Aliasing \ADC_Pot:vn_ctl_3\ to zero
Aliasing \ADC_Pot:vp_ctl_1\ to zero
Aliasing \ADC_Pot:vp_ctl_3\ to zero
Aliasing \ADC_Pot:vn_ctl_0\ to zero
Aliasing \ADC_Pot:vn_ctl_2\ to zero
Aliasing \ADC_Pot:soc\ to zero
Aliasing \ADC_Pot:tmpOE__Bypass_net_0\ to \PWM_test:Net_113\
Aliasing \ADC_Pot:Net_383\ to zero
Aliasing tmpOE__Pot_analog_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_PWM3_arr_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_PWM1_ava_net_0 to \PWM_test:Net_113\
Aliasing tmpOE__Pin_PWM4_arr_net_0 to \PWM_test:Net_113\
Aliasing \Wheel_Modes:clk\ to zero
Aliasing \Wheel_Modes:rst\ to zero
Aliasing \UART_test:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_all:PWMUDB:min_kill_reg\\D\ to \PWM_test:Net_113\
Aliasing \PWM_all:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_all:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_all:PWMUDB:ltch_kill_reg\\D\ to \PWM_test:Net_113\
Aliasing \PWM_all:PWMUDB:tc_i_reg\\D\ to \PWM_all:PWMUDB:status_2\
Removing Lhs of wire \PWM_test:Net_107\[2] = zero[4]
Removing Lhs of wire Net_40[5] = zero[4]
Removing Rhs of wire Net_37[9] = \PWM_test:Net_57\[7]
Removing Lhs of wire Net_34[12] = zero[4]
Removing Rhs of wire tmpOE__PWM_out_net_0[15] = \PWM_test:Net_113\[3]
Removing Lhs of wire one[19] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:Net_61\[24] = \UART_test:Net_9\[23]
Removing Lhs of wire Net_52[28] = zero[4]
Removing Lhs of wire \UART_test:BUART:tx_hd_send_break\[29] = zero[4]
Removing Lhs of wire \UART_test:BUART:HalfDuplexSend\[30] = zero[4]
Removing Lhs of wire \UART_test:BUART:FinalParityType_1\[31] = zero[4]
Removing Lhs of wire \UART_test:BUART:FinalParityType_0\[32] = zero[4]
Removing Lhs of wire \UART_test:BUART:FinalAddrMode_2\[33] = zero[4]
Removing Lhs of wire \UART_test:BUART:FinalAddrMode_1\[34] = zero[4]
Removing Lhs of wire \UART_test:BUART:FinalAddrMode_0\[35] = zero[4]
Removing Lhs of wire \UART_test:BUART:tx_ctrl_mark\[36] = zero[4]
Removing Rhs of wire Net_88[43] = \UART_test:BUART:rx_interrupt_out\[44]
Removing Rhs of wire \UART_test:BUART:tx_bitclk_enable_pre\[48] = \UART_test:BUART:tx_bitclk_dp\[84]
Removing Lhs of wire \UART_test:BUART:tx_counter_tc\[94] = \UART_test:BUART:tx_counter_dp\[85]
Removing Lhs of wire \UART_test:BUART:tx_status_6\[95] = zero[4]
Removing Lhs of wire \UART_test:BUART:tx_status_5\[96] = zero[4]
Removing Lhs of wire \UART_test:BUART:tx_status_4\[97] = zero[4]
Removing Lhs of wire \UART_test:BUART:tx_status_1\[99] = \UART_test:BUART:tx_fifo_empty\[62]
Removing Lhs of wire \UART_test:BUART:tx_status_3\[101] = \UART_test:BUART:tx_fifo_notfull\[61]
Removing Lhs of wire \UART_test:BUART:rx_count7_bit8_wire\[161] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[169] = \UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[180]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[171] = \UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[181]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[172] = \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[197]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[173] = \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[211]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[174] = \UART_test:BUART:sRX:s23Poll:MODIN1_1\[175]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODIN1_1\[175] = \UART_test:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[176] = \UART_test:BUART:sRX:s23Poll:MODIN1_0\[177]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODIN1_0\[177] = \UART_test:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[183] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[184] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[185] = \UART_test:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODIN2_1\[186] = \UART_test:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[187] = \UART_test:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODIN2_0\[188] = \UART_test:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[189] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[190] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[191] = \UART_test:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[192] = \UART_test:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[193] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[194] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[199] = \UART_test:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODIN3_1\[200] = \UART_test:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[201] = \UART_test:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODIN3_0\[202] = \UART_test:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[203] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[204] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[205] = \UART_test:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[206] = \UART_test:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[207] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[208] = zero[4]
Removing Lhs of wire \UART_test:BUART:rx_status_1\[215] = zero[4]
Removing Rhs of wire \UART_test:BUART:rx_status_2\[216] = \UART_test:BUART:rx_parity_error_status\[217]
Removing Rhs of wire \UART_test:BUART:rx_status_3\[218] = \UART_test:BUART:rx_stop_bit_error\[219]
Removing Lhs of wire \UART_test:BUART:sRX:cmp_vv_vv_MODGEN_4\[229] = \UART_test:BUART:sRX:MODULE_4:g2:a0:lta_0\[278]
Removing Lhs of wire \UART_test:BUART:sRX:cmp_vv_vv_MODGEN_5\[233] = \UART_test:BUART:sRX:MODULE_5:g1:a0:xneq\[300]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_6\[234] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_5\[235] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_4\[236] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_3\[237] = \UART_test:BUART:sRX:MODIN4_6\[238]
Removing Lhs of wire \UART_test:BUART:sRX:MODIN4_6\[238] = \UART_test:BUART:rx_count_6\[156]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_2\[239] = \UART_test:BUART:sRX:MODIN4_5\[240]
Removing Lhs of wire \UART_test:BUART:sRX:MODIN4_5\[240] = \UART_test:BUART:rx_count_5\[157]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_1\[241] = \UART_test:BUART:sRX:MODIN4_4\[242]
Removing Lhs of wire \UART_test:BUART:sRX:MODIN4_4\[242] = \UART_test:BUART:rx_count_4\[158]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newa_0\[243] = \UART_test:BUART:sRX:MODIN4_3\[244]
Removing Lhs of wire \UART_test:BUART:sRX:MODIN4_3\[244] = \UART_test:BUART:rx_count_3\[159]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_6\[245] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_5\[246] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_4\[247] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_3\[248] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_2\[249] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_1\[250] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:newb_0\[251] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:dataa_6\[252] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:dataa_5\[253] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:dataa_4\[254] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:dataa_3\[255] = \UART_test:BUART:rx_count_6\[156]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:dataa_2\[256] = \UART_test:BUART:rx_count_5\[157]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:dataa_1\[257] = \UART_test:BUART:rx_count_4\[158]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:dataa_0\[258] = \UART_test:BUART:rx_count_3\[159]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:datab_6\[259] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:datab_5\[260] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:datab_4\[261] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:datab_3\[262] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:datab_2\[263] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:datab_1\[264] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_4:g2:a0:datab_0\[265] = zero[4]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_5:g1:a0:newa_0\[280] = \UART_test:BUART:rx_postpoll\[115]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_5:g1:a0:newb_0\[281] = \UART_test:BUART:rx_parity_bit\[232]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_5:g1:a0:dataa_0\[282] = \UART_test:BUART:rx_postpoll\[115]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_5:g1:a0:datab_0\[283] = \UART_test:BUART:rx_parity_bit\[232]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[284] = \UART_test:BUART:rx_postpoll\[115]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[285] = \UART_test:BUART:rx_parity_bit\[232]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[287] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[288] = \UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[286]
Removing Lhs of wire \UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[289] = \UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[286]
Removing Lhs of wire tmpOE__Rx_UART_test_net_0[311] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire tmpOE__Tx_UART_test_net_0[316] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \PWM_all:PWMUDB:ctrl_enable\[336] = \PWM_all:PWMUDB:control_7\[328]
Removing Lhs of wire \PWM_all:PWMUDB:hwCapture\[346] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:hwEnable\[347] = \PWM_all:PWMUDB:control_7\[328]
Removing Lhs of wire \PWM_all:PWMUDB:trig_out\[351] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \PWM_all:PWMUDB:runmode_enable\\R\[353] = zero[4]
Removing Lhs of wire Net_273[354] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:runmode_enable\\S\[355] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:final_enable\[356] = \PWM_all:PWMUDB:runmode_enable\[352]
Removing Lhs of wire \PWM_all:PWMUDB:ltch_kill_reg\\R\[360] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:ltch_kill_reg\\S\[361] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:min_kill_reg\\R\[362] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:min_kill_reg\\S\[363] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:final_kill\[366] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \PWM_all:PWMUDB:add_vi_vv_MODGEN_6_1\[370] = \PWM_all:PWMUDB:MODULE_6:g2:a0:s_1\[610]
Removing Lhs of wire \PWM_all:PWMUDB:add_vi_vv_MODGEN_6_0\[372] = \PWM_all:PWMUDB:MODULE_6:g2:a0:s_0\[611]
Removing Lhs of wire \PWM_all:PWMUDB:dith_count_1\\R\[373] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:dith_count_1\\S\[374] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:dith_count_0\\R\[375] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:dith_count_0\\S\[376] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:status_6\[379] = zero[4]
Removing Rhs of wire \PWM_all:PWMUDB:status_5\[380] = \PWM_all:PWMUDB:final_kill_reg\[395]
Removing Lhs of wire \PWM_all:PWMUDB:status_4\[381] = zero[4]
Removing Rhs of wire \PWM_all:PWMUDB:status_3\[382] = \PWM_all:PWMUDB:fifo_full\[402]
Removing Rhs of wire \PWM_all:PWMUDB:status_1\[384] = \PWM_all:PWMUDB:cmp2_status_reg\[394]
Removing Rhs of wire \PWM_all:PWMUDB:status_0\[385] = \PWM_all:PWMUDB:cmp1_status_reg\[393]
Removing Lhs of wire \PWM_all:PWMUDB:cmp1_status_reg\\R\[396] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:cmp1_status_reg\\S\[397] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:cmp2_status_reg\\R\[398] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:cmp2_status_reg\\S\[399] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:final_kill_reg\\R\[400] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:final_kill_reg\\S\[401] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:cs_addr_2\[403] = \PWM_all:PWMUDB:tc_i\[358]
Removing Lhs of wire \PWM_all:PWMUDB:cs_addr_1\[404] = \PWM_all:PWMUDB:runmode_enable\[352]
Removing Lhs of wire \PWM_all:PWMUDB:cs_addr_0\[405] = zero[4]
Removing Rhs of wire Net_408[449] = \PWM_all:PWMUDB:pwm1_i_reg\[442]
Removing Rhs of wire Net_410[450] = \PWM_all:PWMUDB:pwm2_i_reg\[444]
Removing Lhs of wire \PWM_all:PWMUDB:pwm_temp\[451] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_23\[492] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_22\[493] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_21\[494] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_20\[495] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_19\[496] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_18\[497] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_17\[498] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_16\[499] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_15\[500] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_14\[501] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_13\[502] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_12\[503] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_11\[504] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_10\[505] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_9\[506] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_8\[507] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_7\[508] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_6\[509] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_5\[510] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_4\[511] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_3\[512] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_2\[513] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_1\[514] = \PWM_all:PWMUDB:MODIN5_1\[515]
Removing Lhs of wire \PWM_all:PWMUDB:MODIN5_1\[515] = \PWM_all:PWMUDB:dith_count_1\[369]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:a_0\[516] = \PWM_all:PWMUDB:MODIN5_0\[517]
Removing Lhs of wire \PWM_all:PWMUDB:MODIN5_0\[517] = \PWM_all:PWMUDB:dith_count_0\[371]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[649] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[650] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire tmpOE__Pin_PWM2_ava_net_0[659] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire tmpOE__Pin_INa2_ava_net_0[665] = tmpOE__PWM_out_net_0[15]
Removing Rhs of wire Net_172[666] = \Wheel_Modes:control_out_2\[805]
Removing Rhs of wire Net_172[666] = \Wheel_Modes:control_2\[817]
Removing Lhs of wire tmpOE__Pin_INb2_ava_net_0[672] = tmpOE__PWM_out_net_0[15]
Removing Rhs of wire Net_173[673] = \Wheel_Modes:control_out_3\[806]
Removing Rhs of wire Net_173[673] = \Wheel_Modes:control_3\[816]
Removing Lhs of wire tmpOE__Pin_INa1_ava_net_0[679] = tmpOE__PWM_out_net_0[15]
Removing Rhs of wire Net_170[680] = \Wheel_Modes:control_out_0\[803]
Removing Rhs of wire Net_170[680] = \Wheel_Modes:control_0\[819]
Removing Lhs of wire tmpOE__Pin_INb1_ava_net_0[686] = tmpOE__PWM_out_net_0[15]
Removing Rhs of wire Net_171[687] = \Wheel_Modes:control_out_1\[804]
Removing Rhs of wire Net_171[687] = \Wheel_Modes:control_1\[818]
Removing Lhs of wire tmpOE__Pin_INa3_arr_net_0[693] = tmpOE__PWM_out_net_0[15]
Removing Rhs of wire Net_174[694] = \Wheel_Modes:control_out_4\[807]
Removing Rhs of wire Net_174[694] = \Wheel_Modes:control_4\[815]
Removing Lhs of wire tmpOE__Pin_INb3_arr_net_0[700] = tmpOE__PWM_out_net_0[15]
Removing Rhs of wire Net_175[701] = \Wheel_Modes:control_out_5\[808]
Removing Rhs of wire Net_175[701] = \Wheel_Modes:control_5\[814]
Removing Lhs of wire tmpOE__Pin_INa4_arr_net_0[707] = tmpOE__PWM_out_net_0[15]
Removing Rhs of wire Net_176[708] = \Wheel_Modes:control_out_6\[809]
Removing Rhs of wire Net_176[708] = \Wheel_Modes:control_6\[813]
Removing Lhs of wire tmpOE__Pin_INb4_arr_net_0[714] = tmpOE__PWM_out_net_0[15]
Removing Rhs of wire Net_177[715] = \Wheel_Modes:control_out_7\[810]
Removing Rhs of wire Net_177[715] = \Wheel_Modes:control_7\[812]
Removing Lhs of wire \ADC_Pot:vp_ctl_0\[725] = zero[4]
Removing Lhs of wire \ADC_Pot:vp_ctl_2\[726] = zero[4]
Removing Lhs of wire \ADC_Pot:vn_ctl_1\[727] = zero[4]
Removing Lhs of wire \ADC_Pot:vn_ctl_3\[728] = zero[4]
Removing Lhs of wire \ADC_Pot:vp_ctl_1\[729] = zero[4]
Removing Lhs of wire \ADC_Pot:vp_ctl_3\[730] = zero[4]
Removing Lhs of wire \ADC_Pot:vn_ctl_0\[731] = zero[4]
Removing Lhs of wire \ADC_Pot:vn_ctl_2\[732] = zero[4]
Removing Rhs of wire \ADC_Pot:Net_188\[736] = \ADC_Pot:Net_221\[737]
Removing Lhs of wire \ADC_Pot:soc\[743] = zero[4]
Removing Lhs of wire \ADC_Pot:tmpOE__Bypass_net_0\[761] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \ADC_Pot:Net_383\[776] = zero[4]
Removing Lhs of wire tmpOE__Pot_analog_net_0[778] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire tmpOE__Pin_PWM3_arr_net_0[784] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire tmpOE__Pin_PWM1_ava_net_0[790] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire tmpOE__Pin_PWM4_arr_net_0[796] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \Wheel_Modes:clk\[801] = zero[4]
Removing Lhs of wire \Wheel_Modes:rst\[802] = zero[4]
Removing Lhs of wire \UART_test:BUART:reset_reg\\D\[820] = zero[4]
Removing Lhs of wire \UART_test:BUART:rx_bitclk\\D\[835] = \UART_test:BUART:rx_bitclk_pre\[150]
Removing Lhs of wire \UART_test:BUART:rx_parity_error_pre\\D\[844] = \UART_test:BUART:rx_parity_error_pre\[227]
Removing Lhs of wire \UART_test:BUART:rx_break_status\\D\[845] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:min_kill_reg\\D\[849] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \PWM_all:PWMUDB:prevCapture\\D\[850] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:trig_last\\D\[851] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:ltch_kill_reg\\D\[854] = tmpOE__PWM_out_net_0[15]
Removing Lhs of wire \PWM_all:PWMUDB:prevCompare1\\D\[857] = \PWM_all:PWMUDB:cmp1\[388]
Removing Lhs of wire \PWM_all:PWMUDB:prevCompare2\\D\[858] = \PWM_all:PWMUDB:cmp2\[391]
Removing Lhs of wire \PWM_all:PWMUDB:cmp1_status_reg\\D\[859] = \PWM_all:PWMUDB:cmp1_status\[389]
Removing Lhs of wire \PWM_all:PWMUDB:cmp2_status_reg\\D\[860] = \PWM_all:PWMUDB:cmp2_status\[392]
Removing Lhs of wire \PWM_all:PWMUDB:pwm_i_reg\\D\[862] = \PWM_all:PWMUDB:pwm_i\[441]
Removing Lhs of wire \PWM_all:PWMUDB:pwm1_i_reg\\D\[863] = \PWM_all:PWMUDB:pwm1_i\[443]
Removing Lhs of wire \PWM_all:PWMUDB:pwm2_i_reg\\D\[864] = \PWM_all:PWMUDB:pwm2_i\[445]
Removing Lhs of wire \PWM_all:PWMUDB:tc_i_reg\\D\[865] = \PWM_all:PWMUDB:status_2\[383]

------------------------------------------------------
Aliased 0 equations, 227 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__PWM_out_net_0' (cost = 0):
tmpOE__PWM_out_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_test:BUART:rx_addressmatch\' (cost = 0):
\UART_test:BUART:rx_addressmatch\ <= (\UART_test:BUART:rx_addressmatch2\
	OR \UART_test:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_test:BUART:rx_bitclk_pre\' (cost = 1):
\UART_test:BUART:rx_bitclk_pre\ <= ((not \UART_test:BUART:rx_count_2\ and not \UART_test:BUART:rx_count_1\ and not \UART_test:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_test:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_test:BUART:rx_bitclk_pre16x\ <= ((not \UART_test:BUART:rx_count_2\ and \UART_test:BUART:rx_count_1\ and \UART_test:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_test:BUART:rx_poll_bit1\' (cost = 1):
\UART_test:BUART:rx_poll_bit1\ <= ((not \UART_test:BUART:rx_count_2\ and not \UART_test:BUART:rx_count_1\ and \UART_test:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_test:BUART:rx_poll_bit2\' (cost = 1):
\UART_test:BUART:rx_poll_bit2\ <= ((not \UART_test:BUART:rx_count_2\ and not \UART_test:BUART:rx_count_1\ and not \UART_test:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_test:BUART:pollingrange\' (cost = 4):
\UART_test:BUART:pollingrange\ <= ((not \UART_test:BUART:rx_count_2\ and not \UART_test:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_test:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_test:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_test:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_test:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_test:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_test:BUART:rx_count_6\ and not \UART_test:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_test:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_test:BUART:rx_count_6\ and not \UART_test:BUART:rx_count_4\)
	OR (not \UART_test:BUART:rx_count_6\ and not \UART_test:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_test:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_test:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_test:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_test:BUART:rx_count_6\ and not \UART_test:BUART:rx_count_4\)
	OR (not \UART_test:BUART:rx_count_6\ and not \UART_test:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:compare1\' (cost = 2):
\PWM_all:PWMUDB:compare1\ <= (\PWM_all:PWMUDB:cmp1_less\
	OR \PWM_all:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:compare2\' (cost = 2):
\PWM_all:PWMUDB:compare2\ <= (\PWM_all:PWMUDB:cmp2_less\
	OR \PWM_all:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_all:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_all:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_all:PWMUDB:dith_count_1\ and \PWM_all:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_test:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_test:BUART:pollcount_1\ and not \UART_test:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_test:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_test:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_test:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_test:BUART:pollcount_0\ and \UART_test:BUART:pollcount_1\)
	OR (not \UART_test:BUART:pollcount_1\ and \UART_test:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:cmp1\' (cost = 4):
\PWM_all:PWMUDB:cmp1\ <= (\PWM_all:PWMUDB:cmp1_less\
	OR \PWM_all:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:cmp2\' (cost = 4):
\PWM_all:PWMUDB:cmp2\ <= (\PWM_all:PWMUDB:cmp2_less\
	OR \PWM_all:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_all:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_all:PWMUDB:dith_count_0\ and \PWM_all:PWMUDB:dith_count_1\)
	OR (not \PWM_all:PWMUDB:dith_count_1\ and \PWM_all:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_test:BUART:rx_postpoll\' (cost = 72):
\UART_test:BUART:rx_postpoll\ <= (\UART_test:BUART:pollcount_1\
	OR (Net_54 and \UART_test:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_test:BUART:pollcount_1\ and not Net_54 and not \UART_test:BUART:rx_parity_bit\)
	OR (not \UART_test:BUART:pollcount_1\ and not \UART_test:BUART:pollcount_0\ and not \UART_test:BUART:rx_parity_bit\)
	OR (\UART_test:BUART:pollcount_1\ and \UART_test:BUART:rx_parity_bit\)
	OR (Net_54 and \UART_test:BUART:pollcount_0\ and \UART_test:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_test:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_test:BUART:pollcount_1\ and not Net_54 and not \UART_test:BUART:rx_parity_bit\)
	OR (not \UART_test:BUART:pollcount_1\ and not \UART_test:BUART:pollcount_0\ and not \UART_test:BUART:rx_parity_bit\)
	OR (\UART_test:BUART:pollcount_1\ and \UART_test:BUART:rx_parity_bit\)
	OR (Net_54 and \UART_test:BUART:pollcount_0\ and \UART_test:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 60 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_test:BUART:rx_status_0\ to zero
Aliasing \UART_test:BUART:rx_status_6\ to zero
Aliasing \PWM_all:PWMUDB:final_capture\ to zero
Aliasing \PWM_all:PWMUDB:pwm_i\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_test:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_test:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_test:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_all:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_test:BUART:rx_bitclk_enable\[114] = \UART_test:BUART:rx_bitclk\[162]
Removing Lhs of wire \UART_test:BUART:rx_status_0\[213] = zero[4]
Removing Lhs of wire \UART_test:BUART:rx_status_6\[222] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:final_capture\[407] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:pwm_i\[441] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[620] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[630] = zero[4]
Removing Lhs of wire \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[640] = zero[4]
Removing Lhs of wire \ADC_Pot:Net_188\[736] = \ADC_Pot:Net_385\[734]
Removing Lhs of wire \UART_test:BUART:tx_ctrl_mark_last\\D\[827] = \UART_test:BUART:tx_ctrl_mark_last\[105]
Removing Lhs of wire \UART_test:BUART:rx_markspace_status\\D\[839] = zero[4]
Removing Lhs of wire \UART_test:BUART:rx_parity_error_status\\D\[840] = zero[4]
Removing Lhs of wire \UART_test:BUART:rx_addr_match_status\\D\[842] = zero[4]
Removing Lhs of wire \UART_test:BUART:rx_markspace_pre\\D\[843] = \UART_test:BUART:rx_markspace_pre\[226]
Removing Lhs of wire \UART_test:BUART:rx_parity_bit\\D\[848] = \UART_test:BUART:rx_parity_bit\[232]
Removing Lhs of wire \PWM_all:PWMUDB:runmode_enable\\D\[852] = \PWM_all:PWMUDB:control_7\[328]
Removing Lhs of wire \PWM_all:PWMUDB:final_kill_reg\\D\[861] = zero[4]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_test:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_test:BUART:rx_parity_bit\ and Net_54 and \UART_test:BUART:pollcount_0\)
	OR (not \UART_test:BUART:pollcount_1\ and not \UART_test:BUART:pollcount_0\ and \UART_test:BUART:rx_parity_bit\)
	OR (not \UART_test:BUART:pollcount_1\ and not Net_54 and \UART_test:BUART:rx_parity_bit\)
	OR (not \UART_test:BUART:rx_parity_bit\ and \UART_test:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\ThunderTruck.cyprj -dcpsoc3 ThunderTruck.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.762ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 27 November 2025 11:11:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Thunder_Truck\ThunderTruck.cydsn\ThunderTruck.cyprj -d CY8C5868AXI-LP035 ThunderTruck.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_all:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_test:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_test:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_test:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_test:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_test:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_all:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_all:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_all:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_all:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_Pot_theACLK'. Fanout=2, Signal=\ADC_Pot:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_30
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_121
    Digital Clock 2: Automatic-assigning  clock 'UART_test_IntClock'. Fanout=1, Signal=\UART_test:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_test:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_test_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_test_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_all:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \ADC_Pot:Bypass(0)\, Tx_UART_test(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_test:BUART:rx_parity_bit\, Duplicate of \UART_test:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_test:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_test:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_test:BUART:rx_address_detected\, Duplicate of \UART_test:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_test:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_test:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_test:BUART:rx_parity_error_pre\, Duplicate of \UART_test:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_test:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_test:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_test:BUART:rx_markspace_pre\, Duplicate of \UART_test:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_test:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_test:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_test:BUART:rx_state_1\, Duplicate of \UART_test:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_test:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_test:BUART:rx_state_1\ (fanout=8)

    Removing \UART_test:BUART:tx_parity_bit\, Duplicate of \UART_test:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_test:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_test:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_test:BUART:tx_mark\, Duplicate of \UART_test:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_test:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_test:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out(0)__PA ,
            pin_input => Net_37 ,
            pad => PWM_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_UART_test(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_UART_test(0)__PA ,
            fb => Net_54 ,
            pad => Rx_UART_test(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_UART_test(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_UART_test(0)__PA ,
            pin_input => Net_58 ,
            pad => Tx_UART_test(0)_PAD );

    Pin : Name = Pin_PWM2_ava(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM2_ava(0)__PA ,
            pin_input => Net_408 ,
            pad => Pin_PWM2_ava(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_INa2_ava(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_INa2_ava(0)__PA ,
            pin_input => Net_172 ,
            pad => Pin_INa2_ava(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_INb2_ava(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_INb2_ava(0)__PA ,
            pin_input => Net_173 ,
            pad => Pin_INb2_ava(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_INa1_ava(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_INa1_ava(0)__PA ,
            pin_input => Net_170 ,
            pad => Pin_INa1_ava(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_INb1_ava(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_INb1_ava(0)__PA ,
            pin_input => Net_171 ,
            pad => Pin_INb1_ava(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_INa3_arr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_INa3_arr(0)__PA ,
            pin_input => Net_174 ,
            pad => Pin_INa3_arr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_INb3_arr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_INb3_arr(0)__PA ,
            pin_input => Net_175 ,
            pad => Pin_INb3_arr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_INa4_arr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_INa4_arr(0)__PA ,
            pin_input => Net_176 ,
            pad => Pin_INa4_arr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_INb4_arr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_INb4_arr(0)__PA ,
            pin_input => Net_177 ,
            pad => Pin_INb4_arr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_Pot:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_Pot:Bypass(0)\__PA ,
            analog_term => \ADC_Pot:Net_210\ ,
            pad => \ADC_Pot:Bypass(0)_PAD\ );

    Pin : Name = Pot_analog(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pot_analog(0)__PA ,
            analog_term => Net_179 ,
            pad => Pot_analog(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM3_arr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM3_arr(0)__PA ,
            pin_input => Net_408 ,
            pad => Pin_PWM3_arr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM1_ava(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM1_ava(0)__PA ,
            pin_input => Net_410 ,
            pad => Pin_PWM1_ava(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM4_arr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM4_arr(0)__PA ,
            pin_input => Net_410 ,
            pad => Pin_PWM4_arr(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_58, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:txn\
        );
        Output = Net_58 (fanout=1)

    MacroCell: Name=\UART_test:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\
            + !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_state_2\
        );
        Output = \UART_test:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_test:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_fifo_empty\ * \UART_test:BUART:tx_state_2\
        );
        Output = \UART_test:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_test:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:tx_fifo_notfull\
        );
        Output = \UART_test:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_test:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\
        );
        Output = \UART_test:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_test:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_test:BUART:pollcount_1\
            + Net_54 * \UART_test:BUART:pollcount_0\
        );
        Output = \UART_test:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_test:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_test:BUART:rx_load_fifo\ * \UART_test:BUART:rx_fifofull\
        );
        Output = \UART_test:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_test:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_test:BUART:rx_fifonotempty\ * 
              \UART_test:BUART:rx_state_stop1_reg\
        );
        Output = \UART_test:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_all:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:tc_i\
        );
        Output = \PWM_all:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_test:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_test:BUART:txn\ * \UART_test:BUART:tx_state_1\ * 
              !\UART_test:BUART:tx_bitclk\
            + \UART_test:BUART:txn\ * \UART_test:BUART:tx_state_2\
            + !\UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_shift_out\ * !\UART_test:BUART:tx_state_2\
            + !\UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_state_2\ * !\UART_test:BUART:tx_bitclk\
            + \UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_shift_out\ * !\UART_test:BUART:tx_state_2\ * 
              !\UART_test:BUART:tx_counter_dp\ * \UART_test:BUART:tx_bitclk\
        );
        Output = \UART_test:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_test:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_2\ * 
              \UART_test:BUART:tx_counter_dp\ * \UART_test:BUART:tx_bitclk\
            + \UART_test:BUART:tx_state_0\ * !\UART_test:BUART:tx_state_2\ * 
              \UART_test:BUART:tx_bitclk\
        );
        Output = \UART_test:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_test:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              !\UART_test:BUART:tx_fifo_empty\
            + !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_fifo_empty\ * 
              !\UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_fifo_empty\ * \UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_0\ * !\UART_test:BUART:tx_state_2\ * 
              \UART_test:BUART:tx_bitclk\
        );
        Output = \UART_test:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_test:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_state_2\ * \UART_test:BUART:tx_bitclk\
            + \UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_2\ * 
              \UART_test:BUART:tx_counter_dp\ * \UART_test:BUART:tx_bitclk\
        );
        Output = \UART_test:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_test:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_state_2\
            + !\UART_test:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_test:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_test:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_test:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_test:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              !\UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\ * 
              !\UART_test:BUART:pollcount_1\ * !Net_54
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              !\UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\ * 
              !\UART_test:BUART:pollcount_1\ * !\UART_test:BUART:pollcount_0\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_5\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_4\
        );
        Output = \UART_test:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_test:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\ * !\UART_test:BUART:rx_state_2\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_5\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_4\
        );
        Output = \UART_test:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_test:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_5\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_4\
        );
        Output = \UART_test:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_test:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_2\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !Net_54 * 
              \UART_test:BUART:rx_last\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_5\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_4\
        );
        Output = \UART_test:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_test:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              !\UART_test:BUART:rx_count_0\
        );
        Output = \UART_test:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_test:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * \UART_test:BUART:rx_state_3\ * 
              \UART_test:BUART:rx_state_2\
        );
        Output = \UART_test:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_test:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              !\UART_test:BUART:pollcount_1\ * Net_54 * 
              \UART_test:BUART:pollcount_0\
            + !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              \UART_test:BUART:pollcount_1\ * !Net_54
            + !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              \UART_test:BUART:pollcount_1\ * !\UART_test:BUART:pollcount_0\
        );
        Output = \UART_test:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_test:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              !Net_54 * \UART_test:BUART:pollcount_0\
            + !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              Net_54 * !\UART_test:BUART:pollcount_0\
        );
        Output = \UART_test:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_test:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\ * 
              !\UART_test:BUART:pollcount_1\ * !Net_54
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\ * 
              !\UART_test:BUART:pollcount_1\ * !\UART_test:BUART:pollcount_0\
        );
        Output = \UART_test:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_test:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_54
        );
        Output = \UART_test:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_all:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_all:PWMUDB:control_7\
        );
        Output = \PWM_all:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_all:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_all:PWMUDB:cmp1_eq\ * !\PWM_all:PWMUDB:cmp1_less\
        );
        Output = \PWM_all:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_all:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_all:PWMUDB:cmp2_eq\ * !\PWM_all:PWMUDB:cmp2_less\
        );
        Output = \PWM_all:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_all:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_all:PWMUDB:prevCompare1\ * \PWM_all:PWMUDB:cmp1_eq\
            + !\PWM_all:PWMUDB:prevCompare1\ * \PWM_all:PWMUDB:cmp1_less\
        );
        Output = \PWM_all:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_all:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_all:PWMUDB:prevCompare2\ * \PWM_all:PWMUDB:cmp2_eq\
            + !\PWM_all:PWMUDB:prevCompare2\ * \PWM_all:PWMUDB:cmp2_less\
        );
        Output = \PWM_all:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_408, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:cmp1_eq\
            + \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:cmp1_less\
        );
        Output = Net_408 (fanout=2)

    MacroCell: Name=Net_410, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:cmp2_eq\
            + \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:cmp2_less\
        );
        Output = Net_410 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_test:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_test:Net_9\ ,
            cs_addr_2 => \UART_test:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_test:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_test:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_test:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_test:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_test:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_test:Net_9\ ,
            cs_addr_0 => \UART_test:BUART:counter_load_not\ ,
            ce0_reg => \UART_test:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_test:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_test:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_test:Net_9\ ,
            cs_addr_2 => \UART_test:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_test:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_test:BUART:rx_bitclk_enable\ ,
            route_si => \UART_test:BUART:rx_postpoll\ ,
            f0_load => \UART_test:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_test:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_test:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_all:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_121 ,
            cs_addr_2 => \PWM_all:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_all:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_all:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_all:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_all:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_all:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_all:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_all:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_test:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_test:Net_9\ ,
            status_3 => \UART_test:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_test:BUART:tx_status_2\ ,
            status_1 => \UART_test:BUART:tx_fifo_empty\ ,
            status_0 => \UART_test:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_test:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_test:Net_9\ ,
            status_5 => \UART_test:BUART:rx_status_5\ ,
            status_4 => \UART_test:BUART:rx_status_4\ ,
            status_3 => \UART_test:BUART:rx_status_3\ ,
            interrupt => Net_88 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_all:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_121 ,
            status_3 => \PWM_all:PWMUDB:status_3\ ,
            status_2 => \PWM_all:PWMUDB:status_2\ ,
            status_1 => \PWM_all:PWMUDB:status_1\ ,
            status_0 => \PWM_all:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_all:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_121 ,
            control_7 => \PWM_all:PWMUDB:control_7\ ,
            control_6 => \PWM_all:PWMUDB:control_6\ ,
            control_5 => \PWM_all:PWMUDB:control_5\ ,
            control_4 => \PWM_all:PWMUDB:control_4\ ,
            control_3 => \PWM_all:PWMUDB:control_3\ ,
            control_2 => \PWM_all:PWMUDB:control_2\ ,
            control_1 => \PWM_all:PWMUDB:control_1\ ,
            control_0 => \PWM_all:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Wheel_Modes:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_177 ,
            control_6 => Net_176 ,
            control_5 => Net_175 ,
            control_4 => Net_174 ,
            control_3 => Net_173 ,
            control_2 => Net_172 ,
            control_1 => Net_171 ,
            control_0 => Net_170 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_test:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_test:Net_9\ ,
            load => \UART_test:BUART:rx_counter_load\ ,
            count_6 => \UART_test:BUART:rx_count_6\ ,
            count_5 => \UART_test:BUART:rx_count_5\ ,
            count_4 => \UART_test:BUART:rx_count_4\ ,
            count_3 => \UART_test:BUART:rx_count_3\ ,
            count_2 => \UART_test:BUART:rx_count_2\ ,
            count_1 => \UART_test:BUART:rx_count_1\ ,
            count_0 => \UART_test:BUART:rx_count_0\ ,
            tc => \UART_test:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Interruption_CMD
        PORT MAP (
            interrupt => Net_88 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_Pot:IRQ\
        PORT MAP (
            interrupt => Net_181 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   20 :   52 :   72 : 27.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   33 :  159 :  192 : 17.19 %
  Unique P-terms              :   56 :  328 :  384 : 14.58 %
  Total P-terms               :   65 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 13s.266ms
Tech Mapping phase: Elapsed time ==> 13s.346ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : PWM_out(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Pin_INa1_ava(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_INa2_ava(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Pin_INa3_arr(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Pin_INa4_arr(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_INb1_ava(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_INb2_ava(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Pin_INb3_arr(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Pin_INb4_arr(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Pin_PWM1_ava(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_PWM2_ava(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Pin_PWM3_arr(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Pin_PWM4_arr(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Pot_analog(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_UART_test(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_Pot:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_Pot:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_Pot:vRef_1024\
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : PWM_out(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Pin_INa1_ava(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_INa2_ava(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Pin_INa3_arr(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Pin_INa4_arr(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_INb1_ava(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_INb2_ava(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Pin_INb3_arr(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Pin_INb4_arr(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Pin_PWM1_ava(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_PWM2_ava(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Pin_PWM3_arr(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Pin_PWM4_arr(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Pot_analog(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_UART_test(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_Pot:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_Pot:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_Pot:vRef_1024\

Analog Placement phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_179 {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p6_5
    p6_5
  }
  Net: \ADC_Pot:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_Pot:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_Pot:Net_233\ {
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_179
  agr1_x_sar_1_vplus                               -> Net_179
  agr1                                             -> Net_179
  agl1_x_agr1                                      -> Net_179
  agl1                                             -> Net_179
  agl1_x_p6_5                                      -> Net_179
  p6_5                                             -> Net_179
  sar_1_vrefhi                                     -> \ADC_Pot:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_Pot:Net_126\
  sar_1_vminus                                     -> \ADC_Pot:Net_126\
  p0_2                                             -> \ADC_Pot:Net_210\
  p0_2_exvref                                      -> \ADC_Pot:Net_210\
  common_vref_1024                                 -> \ADC_Pot:Net_233\
  sar_1_vref_1024                                  -> \ADC_Pot:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_Pot:Net_233\
  sar_1_vref                                       -> \ADC_Pot:Net_233\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.08
                   Pterms :            4.92
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       8.29 :       4.71
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_test:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              !\UART_test:BUART:pollcount_1\ * Net_54 * 
              \UART_test:BUART:pollcount_0\
            + !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              \UART_test:BUART:pollcount_1\ * !Net_54
            + !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              \UART_test:BUART:pollcount_1\ * !\UART_test:BUART:pollcount_0\
        );
        Output = \UART_test:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_test:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_state_2\ * \UART_test:BUART:tx_bitclk\
            + \UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_2\ * 
              \UART_test:BUART:tx_counter_dp\ * \UART_test:BUART:tx_bitclk\
        );
        Output = \UART_test:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_test:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_state_2\
            + !\UART_test:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_test:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_test:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_2\ * 
              \UART_test:BUART:tx_counter_dp\ * \UART_test:BUART:tx_bitclk\
            + \UART_test:BUART:tx_state_0\ * !\UART_test:BUART:tx_state_2\ * 
              \UART_test:BUART:tx_bitclk\
        );
        Output = \UART_test:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_test:Net_9\ ,
        cs_addr_0 => \UART_test:BUART:counter_load_not\ ,
        ce0_reg => \UART_test:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_test:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_test:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_test:Net_9\ ,
        load => \UART_test:BUART:rx_counter_load\ ,
        count_6 => \UART_test:BUART:rx_count_6\ ,
        count_5 => \UART_test:BUART:rx_count_5\ ,
        count_4 => \UART_test:BUART:rx_count_4\ ,
        count_3 => \UART_test:BUART:rx_count_3\ ,
        count_2 => \UART_test:BUART:rx_count_2\ ,
        count_1 => \UART_test:BUART:rx_count_1\ ,
        count_0 => \UART_test:BUART:rx_count_0\ ,
        tc => \UART_test:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_test:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_2\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !Net_54 * 
              \UART_test:BUART:rx_last\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_5\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_4\
        );
        Output = \UART_test:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_test:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\ * !\UART_test:BUART:rx_state_2\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_5\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_4\
        );
        Output = \UART_test:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_test:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\ * 
              !\UART_test:BUART:pollcount_1\ * !Net_54
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\ * 
              !\UART_test:BUART:pollcount_1\ * !\UART_test:BUART:pollcount_0\
        );
        Output = \UART_test:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_test:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              !\UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\ * 
              !\UART_test:BUART:pollcount_1\ * !Net_54
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              !\UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\ * 
              !\UART_test:BUART:pollcount_1\ * !\UART_test:BUART:pollcount_0\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_5\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_4\
        );
        Output = \UART_test:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_test:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\
        );
        Output = \UART_test:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_test:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * 
              \UART_test:BUART:rx_bitclk_enable\ * 
              \UART_test:BUART:rx_state_3\ * \UART_test:BUART:rx_state_2\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_5\
            + !\UART_test:BUART:tx_ctrl_mark_last\ * 
              \UART_test:BUART:rx_state_0\ * !\UART_test:BUART:rx_state_3\ * 
              !\UART_test:BUART:rx_state_2\ * !\UART_test:BUART:rx_count_6\ * 
              !\UART_test:BUART:rx_count_4\
        );
        Output = \UART_test:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_test:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_54
        );
        Output = \UART_test:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_test:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_test:Net_9\ ,
        status_5 => \UART_test:BUART:rx_status_5\ ,
        status_4 => \UART_test:BUART:rx_status_4\ ,
        status_3 => \UART_test:BUART:rx_status_3\ ,
        interrupt => Net_88 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_test:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              !Net_54 * \UART_test:BUART:pollcount_0\
            + !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              Net_54 * !\UART_test:BUART:pollcount_0\
        );
        Output = \UART_test:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_test:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_test:BUART:pollcount_1\
            + Net_54 * \UART_test:BUART:pollcount_0\
        );
        Output = \UART_test:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_test:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:rx_count_2\ * !\UART_test:BUART:rx_count_1\ * 
              !\UART_test:BUART:rx_count_0\
        );
        Output = \UART_test:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_test:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_test:BUART:rx_load_fifo\ * \UART_test:BUART:rx_fifofull\
        );
        Output = \UART_test:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_test:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_test:Net_9\ ,
        cs_addr_2 => \UART_test:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_test:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_test:BUART:rx_bitclk_enable\ ,
        route_si => \UART_test:BUART:rx_postpoll\ ,
        f0_load => \UART_test:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_test:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_test:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Wheel_Modes:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_177 ,
        control_6 => Net_176 ,
        control_5 => Net_175 ,
        control_4 => Net_174 ,
        control_3 => Net_173 ,
        control_2 => Net_172 ,
        control_1 => Net_171 ,
        control_0 => Net_170 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_test:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_test:BUART:txn\ * \UART_test:BUART:tx_state_1\ * 
              !\UART_test:BUART:tx_bitclk\
            + \UART_test:BUART:txn\ * \UART_test:BUART:tx_state_2\
            + !\UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_shift_out\ * !\UART_test:BUART:tx_state_2\
            + !\UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_state_2\ * !\UART_test:BUART:tx_bitclk\
            + \UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_shift_out\ * !\UART_test:BUART:tx_state_2\ * 
              !\UART_test:BUART:tx_counter_dp\ * \UART_test:BUART:tx_bitclk\
        );
        Output = \UART_test:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_test:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:tx_fifo_notfull\
        );
        Output = \UART_test:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_test:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              !\UART_test:BUART:tx_fifo_empty\
            + !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_fifo_empty\ * 
              !\UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_1\ * \UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_fifo_empty\ * \UART_test:BUART:tx_state_2\
            + \UART_test:BUART:tx_state_0\ * !\UART_test:BUART:tx_state_2\ * 
              \UART_test:BUART:tx_bitclk\
        );
        Output = \UART_test:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_test:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\ * 
              \UART_test:BUART:tx_fifo_empty\ * \UART_test:BUART:tx_state_2\
        );
        Output = \UART_test:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_test:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              \UART_test:BUART:tx_bitclk_enable_pre\
            + !\UART_test:BUART:tx_state_1\ * !\UART_test:BUART:tx_state_0\ * 
              !\UART_test:BUART:tx_state_2\
        );
        Output = \UART_test:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_test:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_test:Net_9\ ,
        cs_addr_2 => \UART_test:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_test:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_test:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_test:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_test:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_test:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_test:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_test:Net_9\ ,
        status_3 => \UART_test:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_test:BUART:tx_status_2\ ,
        status_1 => \UART_test:BUART:tx_fifo_empty\ ,
        status_0 => \UART_test:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_408, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:cmp1_eq\
            + \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:cmp1_less\
        );
        Output = Net_408 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_all:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_all:PWMUDB:prevCompare1\ * \PWM_all:PWMUDB:cmp1_eq\
            + !\PWM_all:PWMUDB:prevCompare1\ * \PWM_all:PWMUDB:cmp1_less\
        );
        Output = \PWM_all:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_all:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_all:PWMUDB:control_7\
        );
        Output = \PWM_all:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_all:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_all:PWMUDB:cmp1_eq\ * !\PWM_all:PWMUDB:cmp1_less\
        );
        Output = \PWM_all:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_test:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_test:BUART:tx_ctrl_mark_last\ * 
              !\UART_test:BUART:rx_state_0\ * \UART_test:BUART:rx_state_3\ * 
              \UART_test:BUART:rx_state_2\
        );
        Output = \UART_test:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_test:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_test:BUART:rx_fifonotempty\ * 
              \UART_test:BUART:rx_state_stop1_reg\
        );
        Output = \UART_test:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_all:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_121 ,
        control_7 => \PWM_all:PWMUDB:control_7\ ,
        control_6 => \PWM_all:PWMUDB:control_6\ ,
        control_5 => \PWM_all:PWMUDB:control_5\ ,
        control_4 => \PWM_all:PWMUDB:control_4\ ,
        control_3 => \PWM_all:PWMUDB:control_3\ ,
        control_2 => \PWM_all:PWMUDB:control_2\ ,
        control_1 => \PWM_all:PWMUDB:control_1\ ,
        control_0 => \PWM_all:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_test:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_test:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_test:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_58, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_test:BUART:txn\
        );
        Output = Net_58 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_all:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:tc_i\
        );
        Output = \PWM_all:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_all:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_all:PWMUDB:prevCompare2\ * \PWM_all:PWMUDB:cmp2_eq\
            + !\PWM_all:PWMUDB:prevCompare2\ * \PWM_all:PWMUDB:cmp2_less\
        );
        Output = \PWM_all:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_all:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_all:PWMUDB:cmp2_eq\ * !\PWM_all:PWMUDB:cmp2_less\
        );
        Output = \PWM_all:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_410, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:cmp2_eq\
            + \PWM_all:PWMUDB:runmode_enable\ * \PWM_all:PWMUDB:cmp2_less\
        );
        Output = Net_410 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_all:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_121 ,
        cs_addr_2 => \PWM_all:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_all:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_all:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_all:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_all:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_all:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_all:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_all:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_all:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_121 ,
        status_3 => \PWM_all:PWMUDB:status_3\ ,
        status_2 => \PWM_all:PWMUDB:status_2\ ,
        status_1 => \PWM_all:PWMUDB:status_1\ ,
        status_0 => \PWM_all:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Interruption_CMD
        PORT MAP (
            interrupt => Net_88 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_Pot:IRQ\
        PORT MAP (
            interrupt => Net_181 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out(0)__PA ,
        pin_input => Net_37 ,
        pad => PWM_out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_Pot:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_Pot:Bypass(0)\__PA ,
        analog_term => \ADC_Pot:Net_210\ ,
        pad => \ADC_Pot:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_UART_test(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_UART_test(0)__PA ,
        fb => Net_54 ,
        pad => Rx_UART_test(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_PWM2_ava(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM2_ava(0)__PA ,
        pin_input => Net_408 ,
        pad => Pin_PWM2_ava(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_INa2_ava(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_INa2_ava(0)__PA ,
        pin_input => Net_172 ,
        pad => Pin_INa2_ava(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_INb2_ava(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_INb2_ava(0)__PA ,
        pin_input => Net_173 ,
        pad => Pin_INb2_ava(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_INa1_ava(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_INa1_ava(0)__PA ,
        pin_input => Net_170 ,
        pad => Pin_INa1_ava(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_PWM1_ava(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM1_ava(0)__PA ,
        pin_input => Net_410 ,
        pad => Pin_PWM1_ava(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_INb1_ava(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_INb1_ava(0)__PA ,
        pin_input => Net_171 ,
        pad => Pin_INb1_ava(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_INb4_arr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_INb4_arr(0)__PA ,
        pin_input => Net_177 ,
        pad => Pin_INb4_arr(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_INa4_arr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_INa4_arr(0)__PA ,
        pin_input => Net_176 ,
        pad => Pin_INa4_arr(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_PWM4_arr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM4_arr(0)__PA ,
        pin_input => Net_410 ,
        pad => Pin_PWM4_arr(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_INa3_arr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_INa3_arr(0)__PA ,
        pin_input => Net_174 ,
        pad => Pin_INa3_arr(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_INb3_arr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_INb3_arr(0)__PA ,
        pin_input => Net_175 ,
        pad => Pin_INb3_arr(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PWM3_arr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM3_arr(0)__PA ,
        pin_input => Net_408 ,
        pad => Pin_PWM3_arr(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pot_analog(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pot_analog(0)__PA ,
        analog_term => Net_179 ,
        pad => Pot_analog(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = Tx_UART_test(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_UART_test(0)__PA ,
        pin_input => Net_58 ,
        pad => Tx_UART_test(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_Pot:Net_385\ ,
            aclk_0 => \ADC_Pot:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_Pot:Net_381\ ,
            clk_a_dig_0 => \ADC_Pot:Net_381_local\ ,
            dclk_glb_0 => Net_30 ,
            dclk_0 => Net_30_local ,
            dclk_glb_1 => Net_121 ,
            dclk_1 => Net_121_local ,
            dclk_glb_2 => \UART_test:Net_9\ ,
            dclk_2 => \UART_test:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_test:PWMHW\
        PORT MAP (
            clock => Net_30 ,
            enable => __ONE__ ,
            tc => \PWM_test:Net_63\ ,
            cmp => Net_37 ,
            irq => \PWM_test:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_Pot:vRef_1024\
        PORT MAP (
            vout => \ADC_Pot:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_Pot:ADC_SAR\
        PORT MAP (
            vplus => Net_179 ,
            vminus => \ADC_Pot:Net_126\ ,
            ext_pin => \ADC_Pot:Net_210\ ,
            vrefhi_out => \ADC_Pot:Net_126\ ,
            vref => \ADC_Pot:Net_233\ ,
            clock => \ADC_Pot:Net_385\ ,
            pump_clock => \ADC_Pot:Net_385\ ,
            irq => \ADC_Pot:Net_252\ ,
            next => Net_182 ,
            data_out_udb_11 => \ADC_Pot:Net_207_11\ ,
            data_out_udb_10 => \ADC_Pot:Net_207_10\ ,
            data_out_udb_9 => \ADC_Pot:Net_207_9\ ,
            data_out_udb_8 => \ADC_Pot:Net_207_8\ ,
            data_out_udb_7 => \ADC_Pot:Net_207_7\ ,
            data_out_udb_6 => \ADC_Pot:Net_207_6\ ,
            data_out_udb_5 => \ADC_Pot:Net_207_5\ ,
            data_out_udb_4 => \ADC_Pot:Net_207_4\ ,
            data_out_udb_3 => \ADC_Pot:Net_207_3\ ,
            data_out_udb_2 => \ADC_Pot:Net_207_2\ ,
            data_out_udb_1 => \ADC_Pot:Net_207_1\ ,
            data_out_udb_0 => \ADC_Pot:Net_207_0\ ,
            eof_udb => Net_181 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+--------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          PWM_out(0) | In(Net_37)
     |   2 |       |      NONE |      HI_Z_ANALOG | \ADC_Pot:Bypass(0)\ | Analog(\ADC_Pot:Net_210\)
-----+-----+-------+-----------+------------------+---------------------+--------------------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |     Rx_UART_test(0) | FB(Net_54)
     |   7 |     * |      NONE |         CMOS_OUT |     Pin_PWM2_ava(0) | In(Net_408)
-----+-----+-------+-----------+------------------+---------------------+--------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     Pin_INa2_ava(0) | In(Net_172)
     |   2 |     * |      NONE |         CMOS_OUT |     Pin_INb2_ava(0) | In(Net_173)
-----+-----+-------+-----------+------------------+---------------------+--------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |     Pin_INa1_ava(0) | In(Net_170)
     |   1 |     * |      NONE |         CMOS_OUT |     Pin_PWM1_ava(0) | In(Net_410)
     |   2 |     * |      NONE |         CMOS_OUT |     Pin_INb1_ava(0) | In(Net_171)
     |   4 |     * |      NONE |         CMOS_OUT |     Pin_INb4_arr(0) | In(Net_177)
     |   6 |     * |      NONE |         CMOS_OUT |     Pin_INa4_arr(0) | In(Net_176)
     |   7 |     * |      NONE |         CMOS_OUT |     Pin_PWM4_arr(0) | In(Net_410)
-----+-----+-------+-----------+------------------+---------------------+--------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |     Pin_INa3_arr(0) | In(Net_174)
     |   2 |     * |      NONE |         CMOS_OUT |     Pin_INb3_arr(0) | In(Net_175)
     |   4 |     * |      NONE |         CMOS_OUT |     Pin_PWM3_arr(0) | In(Net_408)
-----+-----+-------+-----------+------------------+---------------------+--------------------------
   6 |   5 |     * |      NONE |      HI_Z_ANALOG |       Pot_analog(0) | Analog(Net_179)
-----+-----+-------+-----------+------------------+---------------------+--------------------------
  12 |   3 |       |      NONE |         CMOS_OUT |     Tx_UART_test(0) | In(Net_58)
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 11s.032ms
Digital Placement phase: Elapsed time ==> 12s.953ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ThunderTruck_r.vh2" --pcf-path "ThunderTruck.pco" --des-name "ThunderTruck" --dsf-path "ThunderTruck.dsf" --sdc-path "ThunderTruck.sdc" --lib-path "ThunderTruck_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ThunderTruck_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.731ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 32s.060ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 32s.060ms
API generation phase: Elapsed time ==> 3s.433ms
Dependency generation phase: Elapsed time ==> 0s.063ms
Cleanup phase: Elapsed time ==> 0s.083ms
