m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/simulation/modelsim
Ebit_shift
Z1 w1620023563
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/bit_shift.vhd
Z8 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/bit_shift.vhd
l0
L6
V;kTa`8L=4HjACbDNKEzHj2
!s100 DZKdH2[cmTj@nJ:3d=b6J3
Z9 OV;C;10.5b;63
31
Z10 !s110 1620043101
!i10b 1
Z11 !s108 1620043101.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/bit_shift.vhd|
Z13 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/bit_shift.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
R6
DEx4 work 9 bit_shift 0 22 ;kTa`8L=4HjACbDNKEzHj2
l21
L19
VlfA1OHNckGl;OMfzYPGgY1
!s100 >fia2HJ]W002NKd=_MPW52
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Eclock_divider
R1
R2
R5
R6
R0
Z16 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/Clock_Divider.vhd
Z17 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/Clock_Divider.vhd
l0
L5
V3dO7IG]SAjJ<g<K5ON2dL2
!s100 >=_XHY5SbTP_l6g[KHU8E1
R9
31
R10
!i10b 1
R11
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/Clock_Divider.vhd|
Z19 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/Clock_Divider.vhd|
!i113 1
R14
R15
Abhv
R2
R5
R6
DEx4 work 13 clock_divider 0 22 3dO7IG]SAjJ<g<K5ON2dL2
l15
L10
V1Q:gm4J<Me`ICI<?1H2hA0
!s100 SaFi2eodk1z?=BWZ8ifG62
R9
31
R10
!i10b 1
R11
R18
R19
!i113 1
R14
R15
Ecordic_time
Z20 w1620042559
R2
R3
R4
R5
R6
R0
Z21 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/CORDIC_time.vhd
Z22 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/CORDIC_time.vhd
l0
L9
VRYkGn?o;jhVZ^Men5CIIn2
!s100 V@VhO2c5H3z0?0<T??V3N2
R9
31
Z23 !s110 1620043102
!i10b 1
Z24 !s108 1620043102.000000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/CORDIC_time.vhd|
Z26 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/CORDIC_time.vhd|
!i113 1
R14
R15
Abehave
R2
R3
R4
R5
R6
DEx4 work 11 cordic_time 0 22 RYkGn?o;jhVZ^Men5CIIn2
l203
L26
V>Ah`V7TW3b=TQH>;CPaQh2
!s100 :O4h^bBS^f^4IjIgoGKiO1
R9
31
R23
!i10b 1
R24
R25
R26
!i113 1
R14
R15
Edebounce
R1
R5
R6
R0
Z27 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/Debounce.vhd
Z28 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/Debounce.vhd
l0
L4
Vgg5mmlZFlWUQdAV=Ed9oV2
!s100 Z?9e8=c2c9lko[]Q2_gFc0
R9
31
R23
!i10b 1
R24
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/Debounce.vhd|
Z30 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/Debounce.vhd|
!i113 1
R14
R15
Abehavioral
R5
R6
DEx4 work 8 debounce 0 22 gg5mmlZFlWUQdAV=Ed9oV2
l15
L11
VE:>nRLJm[b4P]hkeEYeU43
!s100 NzNhMeS==V30SzcjN[He<2
R9
31
R23
!i10b 1
R24
R29
R30
!i113 1
R14
R15
Eiteration_counter
Z31 w1620043017
R2
R5
R6
R0
Z32 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/iteration_counter.vhd
Z33 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/iteration_counter.vhd
l0
L8
V46[IY;P4lEnMO^`HIH;3d2
!s100 0d`77>C5<4D`i5VQQRQ?e1
R9
31
R10
!i10b 1
R11
Z34 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/iteration_counter.vhd|
Z35 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/iteration_counter.vhd|
!i113 1
R14
R15
Artl
R2
R5
R6
DEx4 work 17 iteration_counter 0 22 46[IY;P4lEnMO^`HIH;3d2
l27
L26
V1CV1Hkf0TjYOfHz91hV[N3
!s100 iRjcJ[^4e;d]XS_`^[JY`1
R9
31
R10
!i10b 1
R11
R34
R35
!i113 1
R14
R15
Elut_16
Z36 w1620042059
R2
R3
R4
R5
R6
R0
Z37 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_16.vhd
Z38 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_16.vhd
l0
L8
VbAbMARR_R_Y`GCh4O6TC_0
!s100 FUP_OEgDGYR3A7D:=E`Wc2
R9
31
R10
!i10b 1
R11
Z39 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_16.vhd|
Z40 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_16.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 6 lut_16 0 22 bAbMARR_R_Y`GCh4O6TC_0
l52
L16
VBelMTPLE5WjZg8mlWi2b31
!s100 _f`UChWZlOHeNJMM;`G@;0
R9
31
R10
!i10b 1
R11
R39
R40
!i113 1
R14
R15
Elut_x
R1
R2
R3
R4
R5
R6
R0
Z41 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_X.vhd
Z42 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_X.vhd
l0
L8
VX]gIkeBFKHNHKSH>OZkC61
!s100 9L@15khHEd36RAL=<8gkD0
R9
31
R10
!i10b 1
R11
Z43 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_X.vhd|
Z44 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_X.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 5 lut_x 0 22 X]gIkeBFKHNHKSH>OZkC61
l52
L16
VmmNSSWfWeINNH6Q5DLflb3
!s100 Q>2bcc>di6Tf2e<1aMPhP1
R9
31
R10
!i10b 1
R11
R43
R44
!i113 1
R14
R15
Elut_y
R1
R2
R3
R4
R5
R6
R0
Z45 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_Y.vhd
Z46 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_Y.vhd
l0
L8
VK6kAIK4GBIi_[gNO6YFV61
!s100 >@CT5E]4@mGGDLz:klBIg0
R9
31
R10
!i10b 1
R11
Z47 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_Y.vhd|
Z48 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/LUT_Y.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 5 lut_y 0 22 K6kAIK4GBIi_[gNO6YFV61
l52
L16
V]ZVmJI?7^JZd^m[K1kZ5<3
!s100 lSXGdSzVe`j`2lIJe>UNZ2
R9
31
R10
!i10b 1
R11
R47
R48
!i113 1
R14
R15
Esign_inverter
R1
R2
R3
R4
R5
R6
R0
Z49 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/sign_inverter.vhd
Z50 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/sign_inverter.vhd
l0
L6
Vz5mmh]EM]6iG3M;h7U^_>2
!s100 `jT7W2iKScK]_Uz@^f>b20
R9
31
Z51 !s110 1620043100
!i10b 1
Z52 !s108 1620043100.000000
Z53 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/sign_inverter.vhd|
Z54 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/sign_inverter.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 13 sign_inverter 0 22 z5mmh]EM]6iG3M;h7U^_>2
l20
L18
VO?MjnQEe9Za?0Zl7`CWUM2
!s100 dQ4gi7R2D3>cUX3Tc6]k^1
R9
31
R51
!i10b 1
R52
R53
R54
!i113 1
R14
R15
Esigned_adder
R1
R2
R5
R6
R0
Z55 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/signed_adder.vhd
Z56 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/signed_adder.vhd
l0
L8
V_oVZ8KA1c:[CHMlCD]PYT2
!s100 lHmT@nQVWn@Xage:>`@:>2
R9
31
R10
!i10b 1
R11
Z57 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/signed_adder.vhd|
Z58 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Time/signed_adder.vhd|
!i113 1
R14
R15
Artl
R2
R5
R6
DEx4 work 12 signed_adder 0 22 _oVZ8KA1c:[CHMlCD]PYT2
l24
L23
V^8lSllL3aEn3Pl?>JM^;P0
!s100 AQDQHXOJZfgX^Cl_;eZi[1
R9
31
R10
!i10b 1
R11
R57
R58
!i113 1
R14
R15
