C:\lscc\iCEcube2.2017.01\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt"   -part iCE5LP2K  -package SG48    -maxfan 10000 -RWCheckOnRam 0 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synlog\report\template_project_premap.xml"  -oedif  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.edf"  -conchk_prepass  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project_cck.rpt"   -autoconstraint  -freq 1.000   "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synwork\template_project_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synwork\template_project_prem.srd"  -qsap  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.sap"  -devicelib  C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v  -ologparam  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\syntmp\template_project.plg"  -osyn  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synwork\template_project_prem.srd"  -prjdir  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\"  -prjname  template_project_syn  -log  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synlog\template_project_premap.srr" 
rc:0 success:1 runtime:1
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.edf|io:o|time:0|size:0|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project_cck.rpt|io:o|time:1500116116|size:2388|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synwork\template_project_mult.srs|io:i|time:1500116115|size:1900|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synwork\template_project_prem.srd|io:o|time:1500116115|size:2129|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.sap|io:o|time:1500116116|size:117|exec:0
file:C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v|io:i|time:1499011092|size:224837|exec:0
file:"K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\syntmp\template_project.plg"|io:o|time:0|size:0|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synwork\template_project_prem.srd|io:o|time:1500116115|size:2129|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synlog\template_project_premap.srr|io:o|time:1500116116|size:3095|exec:0
file:C:\lscc\iCEcube2.2017.01\synpbase\bin\m_generic.exe|io:i|time:1499011074|size:17853440|exec:1
file:C:\lscc\iCEcube2.2017.01\synpbase\bin64\m_generic.exe|io:i|time:1499011082|size:32355840|exec:1
