// Seed: 1382372346
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output wire id_0,
    input wire id_1,
    output logic id_2,
    input logic id_3,
    id_12,
    input tri id_4,
    output logic id_5,
    output wor id_6,
    output supply1 id_7,
    output logic id_8,
    input logic id_9,
    output tri0 id_10
);
  assign id_0 = id_1;
  assign id_5 = id_9;
  always
  fork
    id_8 = -1;
  join
  assign id_8  = id_3;
  assign id_10 = (-1);
  logic id_13;
  always_latch id_2 <= id_13;
  wire  id_14;
  logic id_15 = id_3;
  assign id_6 = 1;
  assign id_2 = 1;
  assign id_7 = 1'd0;
  assign id_5 = id_13;
  wire  id_16;
  logic id_17;
  always id_8 += 1;
  assign {-1, id_12 ? -1 : id_9, id_3, id_17} = ((id_1)) - ~"";
  id_18(
      id_5, id_12 * -1
  );
  wire id_19;
  wire id_20;
  wire id_21;
  assign id_5 = 1;
  tri id_22;
  module_0 modCall_1 (
      id_20,
      id_12,
      id_20,
      id_19
  );
  supply0 id_23;
  wire id_24, id_25;
  wire id_26;
  wire id_27 = id_25;
  wire id_28;
  tri1 id_29, id_30;
  assign id_22 = 1;
  assign id_22 = 1;
  assign id_2  = -1;
  wire id_31;
endmodule
