00:31:14 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
00:31:20 INFO  : XSDB server has started successfully.
00:31:21 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
09:29:50 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
09:29:54 INFO  : XSDB server has started successfully.
09:29:55 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
09:29:55 INFO  : Checking for hwspec changes in the project n4fpga_hw_platform_0.
11:56:00 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
11:56:06 INFO  : XSDB server has started successfully.
11:56:09 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
11:56:09 INFO  : Checking for hwspec changes in the project n4fpga_hw_platform_0.
11:56:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1494955810833,  Project:1494919824324
11:56:10 INFO  : The hardware specification for project 'n4fpga_hw_platform_0' is different from C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
11:56:10 INFO  : Copied contents of C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf into \n4fpga_hw_platform_0\system.hdf.
11:56:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:56:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/sburkhar/AppData/Local/Temp\msdtadmin"

11:56:15 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

11:56:15 ERROR : Error updating BSP project MSS files.
11:56:15 INFO  : Clearing existing target manager status.
12:07:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:18 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:07:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:18 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:07:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:18 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:07:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:18 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:07:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:49 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:07:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:49 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:07:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:49 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

12:07:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:59 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:07:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:59 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:07:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:59 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:07:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:07:59 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:07:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:13 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:08:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:13 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:08:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:13 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:08:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:13 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:08:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:42 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:08:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:42 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:08:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:42 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:08:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:42 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:08:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:42 ERROR : Failed to closesw "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


12:08:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:55 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
12:08:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

12:08:55 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
12:08:55 ERROR : Failed to closesw "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


12:09:11 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:09:55 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
12:09:59 INFO  : XSDB server has started successfully.
12:10:00 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
12:16:52 INFO  : Successfully generated C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\ece544_proj2_app\src\lscript.ld.
12:16:52 INFO  : Applying linker script to all configurations of project ece544_proj2_app.
12:16:52 INFO  : Setting rebuild state to true for all configurations of project ece544_proj2_app.
12:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:18:53 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
12:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:19:13 INFO  : 'fpga -state' command is executed.
12:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:14 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
12:19:14 INFO  : 'jtag frequency' command is executed.
12:19:14 INFO  : Context for processor 'microblaze_0' is selected.
12:19:14 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
12:19:14 INFO  : Context for processor 'microblaze_0' is selected.
12:19:14 INFO  : Processor reset is completed for 'microblaze_0'.
12:19:14 INFO  : Context for processor 'microblaze_0' is selected.
12:19:15 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
12:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

12:19:15 INFO  : Memory regions updated for context MicroBlaze #0
12:19:15 INFO  : Context for processor 'microblaze_0' is selected.
12:19:15 INFO  : 'con' command is executed.
12:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

12:19:15 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
12:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:38:46 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
12:39:08 INFO  : Disconnected from the channel tcfchan#1.
12:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:39:09 INFO  : 'fpga -state' command is executed.
12:39:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:10 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
12:39:10 INFO  : 'jtag frequency' command is executed.
12:39:10 INFO  : Context for processor 'microblaze_0' is selected.
12:39:10 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
12:39:11 INFO  : Context for processor 'microblaze_0' is selected.
12:39:11 INFO  : Processor reset is completed for 'microblaze_0'.
12:39:11 INFO  : Context for processor 'microblaze_0' is selected.
12:39:12 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
12:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

12:39:12 INFO  : Memory regions updated for context MicroBlaze #0
12:39:13 INFO  : Context for processor 'microblaze_0' is selected.
12:39:13 INFO  : 'con' command is executed.
12:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

12:39:13 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
12:47:17 INFO  : Disconnected from the channel tcfchan#2.
12:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:47:17 INFO  : 'fpga -state' command is executed.
12:47:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
12:47:17 INFO  : 'jtag frequency' command is executed.
12:47:17 INFO  : Context for processor 'microblaze_0' is selected.
12:47:18 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
12:47:18 INFO  : Context for processor 'microblaze_0' is selected.
12:47:18 INFO  : Processor reset is completed for 'microblaze_0'.
12:47:18 INFO  : Context for processor 'microblaze_0' is selected.
12:47:19 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
12:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

12:47:19 INFO  : Memory regions updated for context MicroBlaze #0
12:47:19 INFO  : Context for processor 'microblaze_0' is selected.
12:47:19 INFO  : 'con' command is executed.
12:47:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

12:47:19 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
12:53:10 INFO  : Disconnected from the channel tcfchan#3.
12:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:53:11 INFO  : 'fpga -state' command is executed.
12:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:11 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
12:53:11 INFO  : 'jtag frequency' command is executed.
12:53:11 INFO  : Context for processor 'microblaze_0' is selected.
12:53:12 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
12:53:12 INFO  : Context for processor 'microblaze_0' is selected.
12:53:12 INFO  : Processor reset is completed for 'microblaze_0'.
12:53:12 INFO  : Context for processor 'microblaze_0' is selected.
12:53:13 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
12:53:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

12:53:13 INFO  : Memory regions updated for context MicroBlaze #0
12:53:13 INFO  : Context for processor 'microblaze_0' is selected.
12:53:14 INFO  : 'con' command is executed.
12:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

12:53:14 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
17:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:35:46 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
17:35:59 INFO  : Disconnected from the channel tcfchan#4.
17:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:36:00 INFO  : 'fpga -state' command is executed.
17:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:00 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
17:36:00 INFO  : 'jtag frequency' command is executed.
17:36:00 INFO  : Context for processor 'microblaze_0' is selected.
17:36:01 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
17:36:01 INFO  : Context for processor 'microblaze_0' is selected.
17:36:01 INFO  : Processor reset is completed for 'microblaze_0'.
17:36:01 INFO  : Context for processor 'microblaze_0' is selected.
17:36:02 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
17:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

17:36:02 INFO  : Memory regions updated for context MicroBlaze #0
17:36:02 INFO  : Context for processor 'microblaze_0' is selected.
17:36:02 INFO  : 'con' command is executed.
17:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

17:36:02 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
17:43:20 INFO  : Disconnected from the channel tcfchan#5.
17:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:43:22 INFO  : 'fpga -state' command is executed.
17:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:23 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
17:43:23 INFO  : 'jtag frequency' command is executed.
17:43:24 INFO  : Context for processor 'microblaze_0' is selected.
17:43:24 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
17:43:24 INFO  : Context for processor 'microblaze_0' is selected.
17:43:24 INFO  : Processor reset is completed for 'microblaze_0'.
17:43:25 INFO  : Context for processor 'microblaze_0' is selected.
17:43:28 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
17:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

17:43:28 INFO  : Memory regions updated for context MicroBlaze #0
17:43:28 INFO  : Context for processor 'microblaze_0' is selected.
17:43:28 INFO  : 'con' command is executed.
17:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

17:43:28 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
17:47:37 INFO  : Disconnected from the channel tcfchan#6.
17:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:47:38 INFO  : 'fpga -state' command is executed.
17:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
17:47:44 INFO  : 'jtag frequency' command is executed.
17:47:44 INFO  : Context for processor 'microblaze_0' is selected.
17:47:45 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
17:47:45 INFO  : Context for processor 'microblaze_0' is selected.
17:47:45 INFO  : Processor reset is completed for 'microblaze_0'.
17:47:46 INFO  : Context for processor 'microblaze_0' is selected.
17:47:47 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
17:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

17:47:48 INFO  : Memory regions updated for context MicroBlaze #0
17:47:48 INFO  : Context for processor 'microblaze_0' is selected.
17:47:48 INFO  : 'con' command is executed.
17:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

17:47:48 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
17:49:46 INFO  : Disconnected from the channel tcfchan#7.
17:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:49:47 INFO  : 'fpga -state' command is executed.
17:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
17:49:47 INFO  : 'jtag frequency' command is executed.
17:49:47 INFO  : Context for processor 'microblaze_0' is selected.
17:49:48 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
17:49:48 INFO  : Context for processor 'microblaze_0' is selected.
17:49:48 INFO  : Processor reset is completed for 'microblaze_0'.
17:49:48 INFO  : Context for processor 'microblaze_0' is selected.
17:49:49 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
17:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

17:49:49 INFO  : Memory regions updated for context MicroBlaze #0
17:49:50 INFO  : Context for processor 'microblaze_0' is selected.
17:49:50 INFO  : 'con' command is executed.
17:49:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

17:49:50 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
17:52:38 INFO  : Disconnected from the channel tcfchan#8.
18:18:00 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
18:18:09 INFO  : XSDB server has started successfully.
18:18:10 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
18:18:51 INFO  : Refreshed build settings on project ece544_proj2_app
18:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
18:31:20 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
18:32:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
18:32:15 INFO  : 'fpga -state' command is executed.
18:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:16 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
18:32:16 INFO  : 'jtag frequency' command is executed.
18:32:16 INFO  : Context for processor 'microblaze_0' is selected.
18:32:16 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
18:32:16 INFO  : Context for processor 'microblaze_0' is selected.
18:32:16 INFO  : Processor reset is completed for 'microblaze_0'.
18:32:16 INFO  : Context for processor 'microblaze_0' is selected.
18:32:17 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
18:32:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

18:32:17 INFO  : Memory regions updated for context MicroBlaze #0
18:32:17 INFO  : Context for processor 'microblaze_0' is selected.
18:32:17 INFO  : 'con' command is executed.
18:32:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

18:32:17 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
19:03:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1494986518107,  Project:1494983828461
19:03:01 INFO  : Project n4fpga_hw_platform_0's source hardware specification located at C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:05:16 INFO  : Copied contents of C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf into \n4fpga_hw_platform_0\system.hdf.
19:05:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:05:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/sburkhar/AppData/Local/Temp\msdtadmin"

19:05:23 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

19:05:24 ERROR : Error updating BSP project MSS files.
19:05:26 INFO  : Updating hardware inferred compiler options for ece544_proj2_app.
19:05:26 INFO  : Clearing existing target manager status.
19:05:36 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
19:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

19:05:37 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
19:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

19:05:37 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
19:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

19:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

19:05:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

19:05:38 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
19:05:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

19:05:38 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
19:05:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

19:05:38 ERROR : Failed to closesw "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


19:05:39 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
19:05:40 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
19:05:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:05:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:07:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

19:07:48 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
19:07:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

19:07:54 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
19:07:54 ERROR : Failed to closesw "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


19:08:20 INFO  : Disconnected from the channel tcfchan#1.
19:08:24 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:13:38 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
19:13:50 INFO  : XSDB server has started successfully.
19:13:52 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
19:15:26 INFO  : Refreshed build settings on project ece544_proj2_app
19:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
19:23:31 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
19:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
19:23:56 INFO  : 'fpga -state' command is executed.
19:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:56 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
19:23:56 INFO  : 'jtag frequency' command is executed.
19:23:57 INFO  : Context for processor 'microblaze_0' is selected.
19:23:57 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
19:23:57 INFO  : Context for processor 'microblaze_0' is selected.
19:23:57 INFO  : Processor reset is completed for 'microblaze_0'.
19:23:57 INFO  : Context for processor 'microblaze_0' is selected.
19:23:58 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
19:23:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

19:23:59 INFO  : Memory regions updated for context MicroBlaze #0
19:23:59 INFO  : Context for processor 'microblaze_0' is selected.
19:23:59 INFO  : 'con' command is executed.
19:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

19:23:59 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
19:26:21 INFO  : Disconnected from the channel tcfchan#1.
08:12:33 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
08:12:38 INFO  : XSDB server has started successfully.
08:12:39 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
08:12:39 INFO  : Checking for hwspec changes in the project n4fpga_hw_platform_0.
08:12:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1494992633603,  Project:1494986518107
08:12:40 INFO  : The hardware specification for project 'n4fpga_hw_platform_0' is different from C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
08:12:40 INFO  : Copied contents of C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf into \n4fpga_hw_platform_0\system.hdf.
08:12:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:12:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/sburkhar/AppData/Local/Temp\msdtadmin"

08:12:44 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

08:12:44 ERROR : Error updating BSP project MSS files.
08:12:46 INFO  : Updating hardware inferred compiler options for ece544_proj2_app.
08:12:46 INFO  : Clearing existing target manager status.
08:16:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:16:31 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
08:16:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:16:31 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\standalone_bsp_0\system.mss : null
08:16:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:16:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

08:16:31 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

08:17:56 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:24:28 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
17:24:33 INFO  : XSDB server has started successfully.
17:24:34 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
17:24:34 INFO  : Checking for hwspec changes in the project n4fpga_hw_platform_0.
18:56:57 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
18:57:01 INFO  : XSDB server has started successfully.
18:57:02 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
18:57:28 INFO  : Refreshed build settings on project ece544_proj2_app
19:58:49 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
19:58:53 INFO  : XSDB server has started successfully.
19:58:54 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
19:59:11 INFO  : Refreshed build settings on project ece544_proj2_app
20:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
20:24:43 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
20:25:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
20:25:47 INFO  : 'fpga -state' command is executed.
20:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
20:25:47 INFO  : 'jtag frequency' command is executed.
20:25:47 INFO  : Context for processor 'microblaze_0' is selected.
20:25:48 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
20:25:48 INFO  : Context for processor 'microblaze_0' is selected.
20:25:48 INFO  : Processor reset is completed for 'microblaze_0'.
20:25:48 INFO  : Context for processor 'microblaze_0' is selected.
20:25:49 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
20:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

20:25:49 INFO  : Memory regions updated for context MicroBlaze #0
20:25:49 INFO  : Context for processor 'microblaze_0' is selected.
20:25:49 INFO  : 'con' command is executed.
20:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

20:25:49 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
20:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
20:35:02 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
20:35:29 INFO  : Disconnected from the channel tcfchan#1.
20:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
20:35:30 INFO  : 'fpga -state' command is executed.
20:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:30 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
20:35:30 INFO  : 'jtag frequency' command is executed.
20:35:30 INFO  : Context for processor 'microblaze_0' is selected.
20:35:31 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
20:35:31 INFO  : Context for processor 'microblaze_0' is selected.
20:35:31 INFO  : Processor reset is completed for 'microblaze_0'.
20:35:31 INFO  : Context for processor 'microblaze_0' is selected.
20:35:31 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
20:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

20:35:31 INFO  : Memory regions updated for context MicroBlaze #0
20:35:31 INFO  : Context for processor 'microblaze_0' is selected.
20:35:31 INFO  : 'con' command is executed.
20:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

20:35:31 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
20:59:59 INFO  : Disconnected from the channel tcfchan#2.
21:00:43 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
21:00:48 INFO  : XSDB server has started successfully.
21:00:48 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
21:01:08 INFO  : Refreshed build settings on project ece544_proj2_app
21:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
21:28:21 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
21:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
21:28:36 INFO  : 'fpga -state' command is executed.
21:28:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:36 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
21:28:36 INFO  : 'jtag frequency' command is executed.
21:28:36 INFO  : Context for processor 'microblaze_0' is selected.
21:28:36 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
21:28:36 INFO  : Context for processor 'microblaze_0' is selected.
21:28:37 INFO  : Processor reset is completed for 'microblaze_0'.
21:28:37 INFO  : Context for processor 'microblaze_0' is selected.
21:28:37 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
21:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

21:28:37 INFO  : Memory regions updated for context MicroBlaze #0
21:28:37 INFO  : Context for processor 'microblaze_0' is selected.
21:28:37 INFO  : 'con' command is executed.
21:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

21:28:37 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
21:32:35 INFO  : Disconnected from the channel tcfchan#1.
21:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
21:32:36 INFO  : 'fpga -state' command is executed.
21:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:36 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
21:32:36 INFO  : 'jtag frequency' command is executed.
21:32:36 INFO  : Context for processor 'microblaze_0' is selected.
21:32:36 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
21:32:37 INFO  : Context for processor 'microblaze_0' is selected.
21:32:37 INFO  : Processor reset is completed for 'microblaze_0'.
21:32:37 INFO  : Context for processor 'microblaze_0' is selected.
21:32:38 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
21:32:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

21:32:38 INFO  : Memory regions updated for context MicroBlaze #0
21:32:38 INFO  : Context for processor 'microblaze_0' is selected.
21:32:38 INFO  : 'con' command is executed.
21:32:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

21:32:38 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
21:53:45 INFO  : Disconnected from the channel tcfchan#2.
21:53:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
21:53:46 INFO  : 'fpga -state' command is executed.
21:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:46 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
21:53:46 INFO  : 'jtag frequency' command is executed.
21:53:46 INFO  : Context for processor 'microblaze_0' is selected.
21:53:46 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
21:53:47 INFO  : Context for processor 'microblaze_0' is selected.
21:53:47 INFO  : Processor reset is completed for 'microblaze_0'.
21:53:47 INFO  : Context for processor 'microblaze_0' is selected.
21:53:47 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
21:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

21:53:48 INFO  : Memory regions updated for context MicroBlaze #0
21:53:48 INFO  : Context for processor 'microblaze_0' is selected.
21:53:48 INFO  : 'con' command is executed.
21:53:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

21:53:48 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
21:57:54 INFO  : Disconnected from the channel tcfchan#3.
21:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
21:57:55 INFO  : 'fpga -state' command is executed.
21:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:55 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
21:57:56 INFO  : 'jtag frequency' command is executed.
21:57:56 INFO  : Context for processor 'microblaze_0' is selected.
21:57:56 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
21:57:56 INFO  : Context for processor 'microblaze_0' is selected.
21:57:56 INFO  : Processor reset is completed for 'microblaze_0'.
21:57:56 INFO  : Context for processor 'microblaze_0' is selected.
21:57:57 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
21:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

21:57:57 INFO  : Memory regions updated for context MicroBlaze #0
21:57:57 INFO  : Context for processor 'microblaze_0' is selected.
21:57:57 INFO  : 'con' command is executed.
21:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

21:57:57 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
22:01:16 INFO  : Disconnected from the channel tcfchan#4.
22:01:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
22:01:34 INFO  : 'fpga -state' command is executed.
22:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:34 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
22:01:34 INFO  : 'jtag frequency' command is executed.
22:01:34 INFO  : Context for processor 'microblaze_0' is selected.
22:01:34 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
22:01:34 INFO  : Context for processor 'microblaze_0' is selected.
22:01:34 INFO  : Processor reset is completed for 'microblaze_0'.
22:01:34 INFO  : Context for processor 'microblaze_0' is selected.
22:01:35 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
22:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

22:01:35 INFO  : Memory regions updated for context MicroBlaze #0
22:01:35 INFO  : Context for processor 'microblaze_0' is selected.
22:01:35 INFO  : 'con' command is executed.
22:01:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

22:01:35 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
22:29:43 INFO  : Disconnected from the channel tcfchan#5.
22:30:16 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
22:30:20 INFO  : XSDB server has started successfully.
22:30:21 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
22:31:17 INFO  : Refreshed build settings on project ece544_proj2_app
22:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
22:34:56 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
22:35:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
22:35:12 INFO  : 'fpga -state' command is executed.
22:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:12 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
22:35:12 INFO  : 'jtag frequency' command is executed.
22:35:12 INFO  : Context for processor 'microblaze_0' is selected.
22:35:13 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
22:35:13 INFO  : Context for processor 'microblaze_0' is selected.
22:35:13 INFO  : Processor reset is completed for 'microblaze_0'.
22:35:13 INFO  : Context for processor 'microblaze_0' is selected.
22:35:13 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
22:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

22:35:13 INFO  : Memory regions updated for context MicroBlaze #0
22:35:13 INFO  : Context for processor 'microblaze_0' is selected.
22:35:14 INFO  : 'con' command is executed.
22:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

22:35:14 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
23:04:03 INFO  : Disconnected from the channel tcfchan#1.
23:04:31 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
23:04:36 INFO  : XSDB server has started successfully.
23:04:37 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
23:05:09 INFO  : Refreshed build settings on project ece544_proj2_app
23:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
23:09:08 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
23:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
23:09:24 INFO  : 'fpga -state' command is executed.
23:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:24 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
23:09:24 INFO  : 'jtag frequency' command is executed.
23:09:25 INFO  : Context for processor 'microblaze_0' is selected.
23:09:25 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
23:09:25 INFO  : Context for processor 'microblaze_0' is selected.
23:09:25 INFO  : Processor reset is completed for 'microblaze_0'.
23:09:25 INFO  : Context for processor 'microblaze_0' is selected.
23:09:26 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
23:09:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

23:09:26 INFO  : Memory regions updated for context MicroBlaze #0
23:09:26 INFO  : Context for processor 'microblaze_0' is selected.
23:09:26 INFO  : 'con' command is executed.
23:09:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

23:09:26 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
23:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
23:23:58 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
23:26:11 INFO  : Disconnected from the channel tcfchan#1.
23:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
23:26:11 INFO  : 'fpga -state' command is executed.
23:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:12 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
23:26:12 INFO  : 'jtag frequency' command is executed.
23:26:12 INFO  : Context for processor 'microblaze_0' is selected.
23:26:12 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
23:26:12 INFO  : Context for processor 'microblaze_0' is selected.
23:26:12 INFO  : Processor reset is completed for 'microblaze_0'.
23:26:13 INFO  : Context for processor 'microblaze_0' is selected.
23:26:13 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
23:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

23:26:13 INFO  : Memory regions updated for context MicroBlaze #0
23:26:14 INFO  : Context for processor 'microblaze_0' is selected.
23:26:14 INFO  : 'con' command is executed.
23:26:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

23:26:14 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
23:48:42 INFO  : Disconnected from the channel tcfchan#2.
23:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
23:48:43 INFO  : 'fpga -state' command is executed.
23:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:43 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
23:48:43 INFO  : 'jtag frequency' command is executed.
23:48:43 INFO  : Context for processor 'microblaze_0' is selected.
23:48:44 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
23:48:44 INFO  : Context for processor 'microblaze_0' is selected.
23:48:44 INFO  : Processor reset is completed for 'microblaze_0'.
23:48:44 INFO  : Context for processor 'microblaze_0' is selected.
23:48:44 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
23:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

23:48:44 INFO  : Memory regions updated for context MicroBlaze #0
23:48:45 INFO  : Context for processor 'microblaze_0' is selected.
23:48:45 INFO  : 'con' command is executed.
23:48:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

23:48:45 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
00:01:37 INFO  : Disconnected from the channel tcfchan#3.
00:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
00:01:37 INFO  : 'fpga -state' command is executed.
00:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
00:01:38 INFO  : 'jtag frequency' command is executed.
00:01:38 INFO  : Context for processor 'microblaze_0' is selected.
00:01:38 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
00:01:38 INFO  : Context for processor 'microblaze_0' is selected.
00:01:38 INFO  : Processor reset is completed for 'microblaze_0'.
00:01:38 INFO  : Context for processor 'microblaze_0' is selected.
00:01:40 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
00:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

00:01:40 INFO  : Memory regions updated for context MicroBlaze #0
00:01:40 INFO  : Context for processor 'microblaze_0' is selected.
00:01:40 INFO  : 'con' command is executed.
00:01:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

00:01:40 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
00:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
00:09:03 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
00:09:33 INFO  : Disconnected from the channel tcfchan#4.
00:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
00:09:34 INFO  : 'fpga -state' command is executed.
00:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:34 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
00:09:34 INFO  : 'jtag frequency' command is executed.
00:09:34 INFO  : Context for processor 'microblaze_0' is selected.
00:09:35 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf'.
00:09:35 INFO  : Context for processor 'microblaze_0' is selected.
00:09:35 INFO  : Processor reset is completed for 'microblaze_0'.
00:09:35 INFO  : Context for processor 'microblaze_0' is selected.
00:09:35 INFO  : The application 'C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
00:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

00:09:35 INFO  : Memory regions updated for context MicroBlaze #0
00:09:35 INFO  : Context for processor 'microblaze_0' is selected.
00:09:35 INFO  : 'con' command is executed.
00:09:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

00:09:35 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
00:17:16 INFO  : Disconnected from the channel tcfchan#5.
00:20:09 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
00:20:14 INFO  : XSDB server has started successfully.
00:20:15 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
00:21:12 INFO  : Refreshed build settings on project ece544_proj2_app
00:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
00:25:43 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
00:31:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
00:31:26 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
00:50:40 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_project2_custom\ece544_project2_custom.sdk\temp_xsdb_launch_script.tcl
00:50:46 INFO  : XSDB server has started successfully.
00:50:46 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga.hdf.
00:51:12 INFO  : Refreshed build settings on project ece544_proj2_app
00:55:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
00:55:24 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_project2_custom/ece544_project2_custom.sdk/n4fpga_hw_platform_0/download.bit"
