#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 14:55:55 2021
# Process ID: 5604
# Current directory: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/synth_1/top.vds
# Journal file: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/top.vhd:21]
INFO: [Synth 8-638] synthesizing module 'state_machine' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/state_machine.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-226] default block is never used [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/state_machine.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (2#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/state_machine.vhd:22]
INFO: [Synth 8-638] synthesizing module 'pwm' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/pwm.vhd:16]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 25000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'clk_enable_beep' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clk_enable_4khz.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clk_enable_beep' (3#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clk_enable_4khz.vhd:18]
WARNING: [Synth 8-614] signal 'echo_count_i' is read in the process but is not in the sensitivity list [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/pwm.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'pwm' (4#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/pwm.vhd:16]
INFO: [Synth 8-638] synthesizing module 'LED_bargraph' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/LED_bargraph.vhd:14]
WARNING: [Synth 8-614] signal 'echo_count_i' is read in the process but is not in the sensitivity list [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/LED_bargraph.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'LED_bargraph' (5#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/LED_bargraph.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/top.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.648 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1002.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/constrs_1/new/arty_a7_35t.xdc]
Finished Parsing XDC File [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/constrs_1/new/arty_a7_35t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/constrs_1/new/arty_a7_35t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1018.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.625 ; gain = 15.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.625 ; gain = 15.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.625 ; gain = 15.977
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     def |                               00 |                               00
              trigg_send |                               01 |                               01
              trigg_wait |                               10 |                               10
              echo_count |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.625 ; gain = 15.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 2     
	   4 Input   18 Bit        Muxes := 1     
	   6 Input   18 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1018.625 ; gain = 15.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.625 ; gain = 15.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.625 ; gain = 15.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.625 ; gain = 15.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1019.508 ; gain = 16.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1019.508 ; gain = 16.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1019.508 ; gain = 16.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1019.508 ; gain = 16.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1019.508 ; gain = 16.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1019.508 ; gain = 16.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |     6|
|4     |LUT2   |    25|
|5     |LUT3   |     5|
|6     |LUT4   |    38|
|7     |LUT5   |    46|
|8     |LUT6   |    32|
|9     |FDRE   |   150|
|10    |IBUF   |     3|
|11    |OBUF   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1019.508 ; gain = 16.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.508 ; gain = 0.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1019.508 ; gain = 16.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1031.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1031.570 ; gain = 28.922
INFO: [Common 17-1381] The checkpoint 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  4 14:56:33 2021...
