{
  "totalCount" : 5461,
  "totalCountFiltered" : 5461,
  "duration" : 677,
  "indexDuration" : 242,
  "requestDuration" : 532,
  "searchUid" : "b50d9d93-1540-4846-852a-2a9bf174a2b6",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-3-uyji5s5hghqla2nd3xltagsfxu",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTMtdXlqaTVzNWhnaHFsYTJuZDN4bHRhZ3NmeHU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "ETM11RV Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "excerpt" : "B ... ARM DDI 0233B Contents ... Chapter 3 ... ARM DDI 0233B ... Preface ... About this book ... x Feedback ... xiv ... Introduction ... About the ETM11RV ... 1-2 ETM11RV configuration ... 1-3",
    "firstSentences" : "ETM11RV Revision: r0p1 Technical Reference Manual Copyright © 2002-2003 ARM Limited. All rights reserved. ARM DDI 0233B ii ETM11RV Technical Reference Manual Copyright © 2002-2003 ARM Limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM11RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM11RV Technical Reference Manual ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "6urSg9SMtwhwH74s",
        "urihash" : "6urSg9SMtwhwH74s",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720188000,
        "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a3174",
        "transactionid" : 861312,
        "title" : "ETM11RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720188000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720188005634461,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185735,
        "syssize" : 1838,
        "sysdate" : 1648720188000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720188005634461,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM11RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM11RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM11RV Technical Reference Manual ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "6urSg9SMtwhwH74s",
        "urihash" : "6urSg9SMtwhwH74s",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720188000,
        "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a3174",
        "transactionid" : 861312,
        "title" : "ETM11RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720188000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720188005634461,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185735,
        "syssize" : 1838,
        "sysdate" : 1648720188000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720188005634461,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM11RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Trace port timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "excerpt" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. ... Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% ... Figure B.2.",
      "firstSentences" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% Tohtracedata TRACEDATA output hold ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM11RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM11RV Technical Reference Manual ",
          "document_number" : "ddi0233",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474455",
          "sysurihash" : "6urSg9SMtwhwH74s",
          "urihash" : "6urSg9SMtwhwH74s",
          "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176470857000,
          "topparentid" : 3474455,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369341000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720188000,
          "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e133dfd977155116a3174",
          "transactionid" : 861312,
          "title" : "ETM11RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648720188000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0233:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720188005634461,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1838,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720185735,
          "syssize" : 1838,
          "sysdate" : 1648720188000,
          "haslayout" : "1",
          "topparent" : "3474455",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474455,
          "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720188000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0233/b/?lang=en",
          "modified" : 1638976728000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720188005634461,
          "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM11RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace port timing parameters ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "UCxðWQJvmrOtgpkm",
        "urihash" : "UCxðWQJvmrOtgpkm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "timing parameters ; TRACEREADY input ; ETMEN output ; rising ; Tohtrigger TRIGGER",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3474455,
        "parentitem" : "5e8e133dfd977155116a3174",
        "concepts" : "timing parameters ; TRACEREADY input ; ETMEN output ; rising ; Tohtrigger TRIGGER",
        "documenttype" : "html",
        "isattachment" : "3474455",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720187000,
        "permanentid" : "028ac4fb31e8f748277004c06631f6a3a0a41a134473bf66a95cb84cbd0a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a319c",
        "transactionid" : 861312,
        "title" : "Trace port timing parameters ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720187000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720187966459545,
        "sysisattachment" : "3474455",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474455,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185722,
        "syssize" : 1017,
        "sysdate" : 1648720187000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720187966459545,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Trace port timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "Excerpt" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. ... Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% ... Figure B.2.",
      "FirstSentences" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% Tohtracedata TRACEDATA output hold ..."
    }, {
      "title" : "Control signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "excerpt" : "Control signal timing parameters Table B.5 shows the control signal parameters. ... Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ... Figure B.5.",
      "firstSentences" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ETMPWRUP output hold ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM11RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM11RV Technical Reference Manual ",
          "document_number" : "ddi0233",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474455",
          "sysurihash" : "6urSg9SMtwhwH74s",
          "urihash" : "6urSg9SMtwhwH74s",
          "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176470857000,
          "topparentid" : 3474455,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369341000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720188000,
          "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e133dfd977155116a3174",
          "transactionid" : 861312,
          "title" : "ETM11RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648720188000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0233:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720188005634461,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1838,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720185735,
          "syssize" : 1838,
          "sysdate" : 1648720188000,
          "haslayout" : "1",
          "topparent" : "3474455",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474455,
          "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720188000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0233/b/?lang=en",
          "modified" : 1638976728000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720188005634461,
          "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM11RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Control signal timing parameters ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "EcntpqkEAP1qy1uW",
        "urihash" : "EcntpqkEAP1qy1uW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "control signal ; timing parameters ; shows",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3474455,
        "parentitem" : "5e8e133dfd977155116a3174",
        "concepts" : "control signal ; timing parameters ; shows",
        "documenttype" : "html",
        "isattachment" : "3474455",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720187000,
        "permanentid" : "80f07a6b6c935b93df9df18cb3695edb27f9da2fc1b965c6f6916f243cd5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a319f",
        "transactionid" : 861312,
        "title" : "Control signal timing parameters ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720187000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720187965425501,
        "sysisattachment" : "3474455",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474455,
        "size" : 723,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185735,
        "syssize" : 723,
        "sysdate" : 1648720187000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720187965425501,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Control signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "Excerpt" : "Control signal timing parameters Table B.5 shows the control signal parameters. ... Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ... Figure B.5.",
      "FirstSentences" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ETMPWRUP output hold ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ETM11RV Technical Reference Manual ",
      "document_number" : "ddi0233",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474455",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "aL7P1t1N4lLLe7y5",
      "urihash" : "aL7P1t1N4lLLe7y5",
      "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
      "keywords" : "Embedded Trace Macrocell, ETM11RV",
      "systransactionid" : 861312,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176470857000,
      "topparentid" : 3474455,
      "numberofpages" : 68,
      "sysconcepts" : "ETM ; registers ; scan chain ; controlling ; programming ; ARM ; documentation ; ETM11RV ; manuals ; tracing ; conventions ; corrections ; trigger condition ; JTAG ; external inputs ; coprocessor accesses",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3474455,
      "parentitem" : "5e8e133dfd977155116a3174",
      "concepts" : "ETM ; registers ; scan chain ; controlling ; programming ; ARM ; documentation ; ETM11RV ; manuals ; tracing ; conventions ; corrections ; trigger condition ; JTAG ; external inputs ; coprocessor accesses",
      "documenttype" : "pdf",
      "isattachment" : "3474455",
      "sysindexeddate" : 1648720189000,
      "permanentid" : "3415bb35e8777a44054bf82dd23ea50c8fc98484084930658715e8371bc3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e133dfd977155116a31a7",
      "transactionid" : 861312,
      "title" : "ETM11RV Technical Reference Manual ",
      "subject" : "Embedded Trace Macrocell ",
      "date" : 1648720189000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0233:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720189194968126,
      "sysisattachment" : "3474455",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474455,
      "size" : 798409,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720187316,
      "syssubject" : "Embedded Trace Macrocell ",
      "syssize" : 798409,
      "sysdate" : 1648720189000,
      "topparent" : "3474455",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3474455,
      "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
      "wordcount" : 1288,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720189000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720189194968126,
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
      "syscollection" : "default"
    },
    "Title" : "ETM11RV Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "Excerpt" : "B ... ARM DDI 0233B Contents ... Chapter 3 ... ARM DDI 0233B ... Preface ... About this book ... x Feedback ... xiv ... Introduction ... About the ETM11RV ... 1-2 ETM11RV configuration ... 1-3",
    "FirstSentences" : "ETM11RV Revision: r0p1 Technical Reference Manual Copyright © 2002-2003 ARM Limited. All rights reserved. ARM DDI 0233B ii ETM11RV Technical Reference Manual Copyright © 2002-2003 ARM Limited. All ..."
  }, {
    "title" : "Jazelle Main Configuration Register",
    "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "excerpt" : "Table 5.4. ... Otherwise, call the appropriate handlers in the VM Implementation Table. ... [25:1] ... <Rd>, c2, c0, 0 ; Write JMCR Jazelle Main Configuration Register Cortex-A5",
    "firstSentences" : "Jazelle Main Configuration Register The JMCR characteristics are: Purpose Describes the Jazelle hardware configuration and its behavior. Usage constraints Only accessible in privileged modes.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A5 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
      "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "gpPinfi9XBT7tZME",
        "urihash" : "gpPinfi9XBT7tZME",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083383000,
        "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0888295d1e18d387d5",
        "transactionid" : 863734,
        "title" : "Cortex-A5 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649083383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083383985174602,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1843,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083237075,
        "syssize" : 1843,
        "sysdate" : 1649083383000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083383985174602,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A5 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
      "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
    },
    "childResults" : [ {
      "title" : "TLB Type Register",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "excerpt" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of ... The Cortex-A5 MPCore processor does not implement this feature, so this register always ...",
      "firstSentences" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of lockable entries for the TLB. The Cortex-A5 MPCore processor does not implement this feature, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
          "document_number" : "ddi0434",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4986612",
          "sysurihash" : "gpPinfi9XBT7tZME",
          "urihash" : "gpPinfi9XBT7tZME",
          "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1455116973000,
          "topparentid" : 4986612,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375688000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083383000,
          "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0888295d1e18d387d5",
          "transactionid" : 863734,
          "title" : "Cortex-A5 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649083383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0434:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083383985174602,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1843,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083237075,
          "syssize" : 1843,
          "sysdate" : 1649083383000,
          "haslayout" : "1",
          "topparent" : "4986612",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4986612,
          "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0434/c/?lang=en",
          "modified" : 1639130481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083383985174602,
          "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TLB Type Register ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "6MILWNMuziwecqVA",
        "urihash" : "6MILWNMuziwecqVA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
        "systransactionid" : 861270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "MPCore processor ; RAZ ; register ; feature ; Cortex",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4986612,
        "parentitem" : "5e8e2c0888295d1e18d387d5",
        "concepts" : "MPCore processor ; RAZ ; register ; feature ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4986612",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718135000,
        "permanentid" : "1a5b1f8d571aa0e53294d26631c23248f173702cf955e050e6eb09378afd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0988295d1e18d38861",
        "transactionid" : 861270,
        "title" : "TLB Type Register ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718135409265721,
        "sysisattachment" : "4986612",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4986612,
        "size" : 251,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718121023,
        "syssize" : 251,
        "sysdate" : 1648718135000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718135409265721,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
        "syscollection" : "default"
      },
      "Title" : "TLB Type Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "Excerpt" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of ... The Cortex-A5 MPCore processor does not implement this feature, so this register always ...",
      "FirstSentences" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of lockable entries for the TLB. The Cortex-A5 MPCore processor does not implement this feature, ..."
    }, {
      "title" : "Authentication signals",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "excerpt" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along ... Authentication signals are used to configure the processor so its activity can only ...",
      "firstSentences" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along with their associated debug permissions. Authentication signals are used to configure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
          "document_number" : "ddi0434",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4986612",
          "sysurihash" : "gpPinfi9XBT7tZME",
          "urihash" : "gpPinfi9XBT7tZME",
          "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1455116973000,
          "topparentid" : 4986612,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375688000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083383000,
          "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0888295d1e18d387d5",
          "transactionid" : 863734,
          "title" : "Cortex-A5 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649083383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0434:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083383985174602,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1843,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083237075,
          "syssize" : 1843,
          "sysdate" : 1649083383000,
          "haslayout" : "1",
          "topparent" : "4986612",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4986612,
          "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0434/c/?lang=en",
          "modified" : 1639130481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083383985174602,
          "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Authentication signals ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "FtMjqmMABQpyQ07r",
        "urihash" : "FtMjqmMABQpyQ07r",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
        "systransactionid" : 861270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "Authentication signals ; DBGEN ; security ; Non-secure ; performance counters ; equals b00 ; restrictions SPIDEN ; behavior of the core ; list of the valid",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4986612,
        "parentitem" : "5e8e2c0888295d1e18d387d5",
        "concepts" : "Authentication signals ; DBGEN ; security ; Non-secure ; performance counters ; equals b00 ; restrictions SPIDEN ; behavior of the core ; list of the valid",
        "documenttype" : "html",
        "isattachment" : "4986612",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718135000,
        "permanentid" : "968e1aaa29d2a5179699b92a9f8943a755a26eb488a0feeb695676e89e2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0a88295d1e18d38926",
        "transactionid" : 861270,
        "title" : "Authentication signals ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718135406570390,
        "sysisattachment" : "4986612",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4986612,
        "size" : 1283,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718121289,
        "syssize" : 1283,
        "sysdate" : 1648718135000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718135406570390,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
        "syscollection" : "default"
      },
      "Title" : "Authentication signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "Excerpt" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along ... Authentication signals are used to configure the processor so its activity can only ...",
      "FirstSentences" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along with their associated debug permissions. Authentication signals are used to configure the ..."
    }, {
      "title" : "Data side memory system",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "excerpt" : "O Owned. ... Writing large blocks of data like this can pollute the cache with unnecessary data. ... In parallel to the data cache invalidate, the DCU also sends an invalidate-all request to ...",
      "firstSentences" : "Data side memory system The data side memory system is described in: Data Cache Unit Store Buffer Bus Interface Unit and SCU interface. Data Cache Unit The Data Cache Unit (DCU) consists of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
          "document_number" : "ddi0434",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4986612",
          "sysurihash" : "gpPinfi9XBT7tZME",
          "urihash" : "gpPinfi9XBT7tZME",
          "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1455116973000,
          "topparentid" : 4986612,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375688000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083383000,
          "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0888295d1e18d387d5",
          "transactionid" : 863734,
          "title" : "Cortex-A5 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649083383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0434:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083383985174602,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1843,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083237075,
          "syssize" : 1843,
          "sysdate" : 1649083383000,
          "haslayout" : "1",
          "topparent" : "4986612",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4986612,
          "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0434/c/?lang=en",
          "modified" : 1639130481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083383985174602,
          "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Data side memory system ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "pf255TRSJ3VRkB5w",
        "urihash" : "pf255TRSJ3VRkB5w",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
        "systransactionid" : 861270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "data cache ; DCU ; accesses ; memory ; dirty ; requesting ; RAMs ; A5 MPCore ; SCU interface ; linefills ; local processor ; instructions ; transactions ; L1RSTDISABLE ; functionality ; coherency",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4986612,
        "parentitem" : "5e8e2c0888295d1e18d387d5",
        "concepts" : "data cache ; DCU ; accesses ; memory ; dirty ; requesting ; RAMs ; A5 MPCore ; SCU interface ; linefills ; local processor ; instructions ; transactions ; L1RSTDISABLE ; functionality ; coherency",
        "documenttype" : "html",
        "isattachment" : "4986612",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718135000,
        "permanentid" : "c48c324bb616127df840c9c892a098d78cf0a8ef5fe374b03b0aa7d3126d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0888295d1e18d3881c",
        "transactionid" : 861270,
        "title" : "Data side memory system ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718135396209291,
        "sysisattachment" : "4986612",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4986612,
        "size" : 5260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718121289,
        "syssize" : 5260,
        "sysdate" : 1648718135000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 307,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718135396209291,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
        "syscollection" : "default"
      },
      "Title" : "Data side memory system",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "Excerpt" : "O Owned. ... Writing large blocks of data like this can pollute the cache with unnecessary data. ... In parallel to the data cache invalidate, the DCU also sends an invalidate-all request to ...",
      "FirstSentences" : "Data side memory system The data side memory system is described in: Data Cache Unit Store Buffer Bus Interface Unit and SCU interface. Data Cache Unit The Data Cache Unit (DCU) consists of the ..."
    } ],
    "totalNumberOfChildResults" : 297,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Jazelle Main Configuration Register ",
      "document_number" : "ddi0434",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4986612",
      "sysurihash" : "HVo2tðKqwCanpzTh",
      "urihash" : "HVo2tðKqwCanpzTh",
      "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
      "systransactionid" : 861270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1455116973000,
      "topparentid" : 4986612,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375688000,
      "sysconcepts" : "assignments ; shows ; object field ; Jazelle state ; floating-point opcodes ; handlers ; array operations ; register summary",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4986612,
      "parentitem" : "5e8e2c0888295d1e18d387d5",
      "concepts" : "assignments ; shows ; object field ; Jazelle state ; floating-point opcodes ; handlers ; array operations ; register summary",
      "documenttype" : "html",
      "isattachment" : "4986612",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718135000,
      "permanentid" : "6552fcdc76fa82546937c2ca05347224f62ac82888022512bc04aab11fce",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c0988295d1e18d38898",
      "transactionid" : 861270,
      "title" : "Jazelle Main Configuration Register ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648718135000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0434:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718135434778246,
      "sysisattachment" : "4986612",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4986612,
      "size" : 2524,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718121195,
      "syssize" : 2524,
      "sysdate" : 1648718135000,
      "haslayout" : "1",
      "topparent" : "4986612",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4986612,
      "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
      "wordcount" : 143,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718135000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
      "modified" : 1639130481000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718135434778246,
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
      "syscollection" : "default"
    },
    "Title" : "Jazelle Main Configuration Register",
    "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "Excerpt" : "Table 5.4. ... Otherwise, call the appropriate handlers in the VM Implementation Table. ... [25:1] ... <Rd>, c2, c0, 0 ; Write JMCR Jazelle Main Configuration Register Cortex-A5",
    "FirstSentences" : "Jazelle Main Configuration Register The JMCR characteristics are: Purpose Describes the Jazelle hardware configuration and its behavior. Usage constraints Only accessible in privileged modes."
  }, {
    "title" : "Programmers model",
    "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "excerpt" : "Reading from the TIMERXLOAD register at any time after the two writes have occurred ... Figure 4.9. ... Table 4.10. ... [7] Timer Enable Enable bit: 0 Timer disabled, default. ... Table 4.11.",
    "firstSentences" : "Programmers model Table 4.9 shows the timer registers. Table 4.9. Timer memory map Name Base offset Type Width Reset value Description TIMER1LOAD 0x00 RW 32 0x00000000 See LOAD register.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
      "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "FOx72KHCsH3ZUYLA",
        "urihash" : "FOx72KHCsH3ZUYLA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083350000,
        "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224a7100066a414f7727",
        "transactionid" : 863734,
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1649083350000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083350277391210,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4162,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083223814,
        "syssize" : 4162,
        "sysdate" : 1649083350000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083350000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083350277391210,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
      "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Limitations",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "excerpt" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not ... Limitations Cortex-M System Design Kit",
      "firstSentences" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not selected. Limitations Cortex-M System Design Kit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "document_number" : "ddi0479",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4886451",
          "sysurihash" : "FOx72KHCsH3ZUYLA",
          "urihash" : "FOx72KHCsH3ZUYLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1510004889000,
          "topparentid" : 4886451,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586438730000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083350000,
          "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f224a7100066a414f7727",
          "transactionid" : 863734,
          "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "products" : [ "Cortex-M System Design Kit" ],
          "date" : 1649083350000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0479:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083350277391210,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4162,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083223814,
          "syssize" : 4162,
          "sysdate" : 1649083350000,
          "haslayout" : "1",
          "topparent" : "4886451",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4886451,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083350000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0479/d/?lang=en",
          "modified" : 1639134142000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083350277391210,
          "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Limitations ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "iirkSVYpNPZTplnT",
        "urihash" : "iirkSVYpNPZTplnT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
        "systransactionid" : 861269,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "limitations ; downstream slave ; AHB bit-band",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "attachmentparentid" : 4886451,
        "parentitem" : "5e8f224a7100066a414f7727",
        "concepts" : "limitations ; downstream slave ; AHB bit-band",
        "documenttype" : "html",
        "isattachment" : "4886451",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718124000,
        "permanentid" : "633b7c0beed3c269541ec36b92c5b12ef1bb372b77a46285a896b0e3221b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224b7100066a414f7757",
        "transactionid" : 861269,
        "title" : "Limitations ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1648718124000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718124742873063,
        "sysisattachment" : "4886451",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4886451,
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718113405,
        "syssize" : 194,
        "sysdate" : 1648718124000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718124000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718124742873063,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
        "syscollection" : "default"
      },
      "Title" : "Limitations",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "Excerpt" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not ... Limitations Cortex-M System Design Kit",
      "FirstSentences" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not selected. Limitations Cortex-M System Design Kit"
    }, {
      "title" : "Reset requirements",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "excerpt" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master ... The slave reset must be asserted for at least two slave clock cycles.",
      "firstSentences" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master resets must become asserted together, from not asserted. The slave reset must be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "document_number" : "ddi0479",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4886451",
          "sysurihash" : "FOx72KHCsH3ZUYLA",
          "urihash" : "FOx72KHCsH3ZUYLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1510004889000,
          "topparentid" : 4886451,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586438730000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083350000,
          "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f224a7100066a414f7727",
          "transactionid" : 863734,
          "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "products" : [ "Cortex-M System Design Kit" ],
          "date" : 1649083350000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0479:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083350277391210,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4162,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083223814,
          "syssize" : 4162,
          "sysdate" : 1649083350000,
          "haslayout" : "1",
          "topparent" : "4886451",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4886451,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083350000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0479/d/?lang=en",
          "modified" : 1639134142000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083350277391210,
          "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reset requirements ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "TdzxcPdDðk9hXkmO",
        "urihash" : "TdzxcPdDðk9hXkmO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
        "systransactionid" : 861269,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "reset ; deasserted synchronously ; clock cycles ; AHB ; asynchronous bridge ; shows",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "attachmentparentid" : 4886451,
        "parentitem" : "5e8f224a7100066a414f7727",
        "concepts" : "reset ; deasserted synchronously ; clock cycles ; AHB ; asynchronous bridge ; shows",
        "documenttype" : "html",
        "isattachment" : "4886451",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718123000,
        "permanentid" : "6d9355abecdc48ee02817f6de7d9b5a1657b339a81baea0dd4a0862d5fb7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224b7100066a414f778a",
        "transactionid" : 861269,
        "title" : "Reset requirements ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1648718123000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718123964502654,
        "sysisattachment" : "4886451",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4886451,
        "size" : 617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718113468,
        "syssize" : 617,
        "sysdate" : 1648718123000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718123000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718123964502654,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
        "syscollection" : "default"
      },
      "Title" : "Reset requirements",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "Excerpt" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master ... The slave reset must be asserted for at least two slave clock cycles.",
      "FirstSentences" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master resets must become asserted together, from not asserted. The slave reset must be ..."
    }, {
      "title" : "AHB default slave",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "excerpt" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus ... A zero wait state OKAY response is generated for IDLE or BUSY transfers, and an ERROR ...",
      "firstSentences" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus master accesses an undefined address. A zero wait state OKAY response is generated for IDLE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "document_number" : "ddi0479",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4886451",
          "sysurihash" : "FOx72KHCsH3ZUYLA",
          "urihash" : "FOx72KHCsH3ZUYLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1510004889000,
          "topparentid" : 4886451,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586438730000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083350000,
          "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f224a7100066a414f7727",
          "transactionid" : 863734,
          "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "products" : [ "Cortex-M System Design Kit" ],
          "date" : 1649083350000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0479:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083350277391210,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4162,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083223814,
          "syssize" : 4162,
          "sysdate" : 1649083350000,
          "haslayout" : "1",
          "topparent" : "4886451",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4886451,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083350000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0479/d/?lang=en",
          "modified" : 1639134142000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083350277391210,
          "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB default slave ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "U3xULNJV0SzIPdL5",
        "urihash" : "U3xULNJV0SzIPdL5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
        "systransactionid" : 861269,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "ahb ; slave module ; transfers ; response ; shows ; state OKAY ; undefined address ; master accesses",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "attachmentparentid" : 4886451,
        "parentitem" : "5e8f224a7100066a414f7727",
        "concepts" : "ahb ; slave module ; transfers ; response ; shows ; state OKAY ; undefined address ; master accesses",
        "documenttype" : "html",
        "isattachment" : "4886451",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718123000,
        "permanentid" : "81d4d994c2a13e1c265490e7005e7349fdde7b0ac4182169443d7ea4206c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224a7100066a414f7743",
        "transactionid" : 861269,
        "title" : "AHB default slave ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1648718123000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718123926837260,
        "sysisattachment" : "4886451",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4886451,
        "size" : 631,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718113405,
        "syssize" : 631,
        "sysdate" : 1648718123000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718123000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718123926837260,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
        "syscollection" : "default"
      },
      "Title" : "AHB default slave",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "Excerpt" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus ... A zero wait state OKAY response is generated for IDLE or BUSY transfers, and an ERROR ...",
      "FirstSentences" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus master accesses an undefined address. A zero wait state OKAY response is generated for IDLE ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Programmers model ",
      "document_number" : "ddi0479",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4886451",
      "sysurihash" : "KzEeHzðNnfxVFypq",
      "urihash" : "KzEeHzðNnfxVFypq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
      "systransactionid" : 861269,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1510004889000,
      "topparentid" : 4886451,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586438730000,
      "sysconcepts" : "registers ; timers ; shows ; integration test ; assignments ; stages of prescale ; count ; rising edge ; decrementing ; Background Load ; alternative method ; Programmers model",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
      "attachmentparentid" : 4886451,
      "parentitem" : "5e8f224a7100066a414f7727",
      "concepts" : "registers ; timers ; shows ; integration test ; assignments ; stages of prescale ; count ; rising edge ; decrementing ; Background Load ; alternative method ; Programmers model",
      "documenttype" : "html",
      "isattachment" : "4886451",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718124000,
      "permanentid" : "42a4dc339a2fcc6990dfbf47ca2585ef953dc6d8402bcea158a94a452120",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f224b7100066a414f7764",
      "transactionid" : 861269,
      "title" : "Programmers model ",
      "products" : [ "Cortex-M System Design Kit" ],
      "date" : 1648718124000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0479:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718124745867273,
      "sysisattachment" : "4886451",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4886451,
      "size" : 7562,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718113437,
      "syssize" : 7562,
      "sysdate" : 1648718124000,
      "haslayout" : "1",
      "topparent" : "4886451",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4886451,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
      "wordcount" : 276,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718124000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
      "modified" : 1639134142000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718124745867273,
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
      "syscollection" : "default"
    },
    "Title" : "Programmers model",
    "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "Excerpt" : "Reading from the TIMERXLOAD register at any time after the two writes have occurred ... Figure 4.9. ... Table 4.10. ... [7] Timer Enable Enable bit: 0 Timer disabled, default. ... Table 4.11.",
    "FirstSentences" : "Programmers model Table 4.9 shows the timer registers. Table 4.9. Timer memory map Name Base offset Type Width Reset value Description TIMER1LOAD 0x00 RW 32 0x00000000 See LOAD register."
  }, {
    "title" : "Product revisions",
    "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "excerpt" : "Product revisions This section describes the differences in functionality between product ... r0p1 There are no differences in functionality for this release. ... Product revisions Cortex-M23",
    "firstSentences" : "Product revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p1 There are no differences in functionality for this release. Product ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
      "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "0044Lectm2aWEPuW",
        "urihash" : "0044Lectm2aWEPuW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "systransactionid" : 863733,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083321000,
        "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762029",
        "transactionid" : 863733,
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
        "products" : [ "Cortex-M23" ],
        "date" : 1649083321000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083321220177574,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083116768,
        "syssize" : 4026,
        "sysdate" : 1649083321000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 267,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083321000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083321220177574,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
      "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
    },
    "childResults" : [ {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "excerpt" : "Intended audience This book is written for: Designers of development tools providing ... Implementation-specific behavior is described in this document. ... Intended audience Cortex-M23",
      "firstSentences" : "Intended audience This book is written for: Designers of development tools providing support for ETM functionality. Implementation-specific behavior is described in this document. You can find ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "document_number" : "ddi0563",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523805",
          "sysurihash" : "0044Lectm2aWEPuW",
          "urihash" : "0044Lectm2aWEPuW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "systransactionid" : 863733,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763489000,
          "topparentid" : 3523805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083321000,
          "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762029",
          "transactionid" : 863733,
          "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649083321000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0563:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083321220177574,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083116768,
          "syssize" : 4026,
          "sysdate" : 1649083321000,
          "haslayout" : "1",
          "topparent" : "3523805",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523805,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083321000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0563/c/?lang=en",
          "modified" : 1639140948000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083321220177574,
          "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "pZOWBze4YZez00TN",
        "urihash" : "pZOWBze4YZez00TN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
        "systransactionid" : 861267,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "macrocell ; M23 processor ; software engineers ; complementary information ; Implementation-specific behavior ; ETM functionality ; development tools ; Intended audience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3523805,
        "parentitem" : "5e90936ec8052b1608762029",
        "concepts" : "macrocell ; M23 processor ; software engineers ; complementary information ; Implementation-specific behavior ; ETM functionality ; development tools ; Intended audience",
        "documenttype" : "html",
        "isattachment" : "3523805",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718039000,
        "permanentid" : "4594a7de7344d69fd10c7fcc6c1b3c352af60e431b7563fadb6d2b6c523e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b160876202e",
        "transactionid" : 861267,
        "title" : "Intended audience ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648718039000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718039294512350,
        "sysisattachment" : "3523805",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523805,
        "size" : 431,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718028654,
        "syssize" : 431,
        "sysdate" : 1648718039000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718039000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718039294512350,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "Excerpt" : "Intended audience This book is written for: Designers of development tools providing ... Implementation-specific behavior is described in this document. ... Intended audience Cortex-M23",
      "FirstSentences" : "Intended audience This book is written for: Designers of development tools providing support for ETM functionality. Implementation-specific behavior is described in this document. You can find ..."
    }, {
      "title" : "Product revision status",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "excerpt" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, ... p n Identifies the minor revision or modification status of the product.",
      "firstSentences" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, where: r n Identifies the major revision of the product. p n Identifies the minor ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "document_number" : "ddi0563",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523805",
          "sysurihash" : "0044Lectm2aWEPuW",
          "urihash" : "0044Lectm2aWEPuW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "systransactionid" : 863733,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763489000,
          "topparentid" : 3523805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083321000,
          "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762029",
          "transactionid" : 863733,
          "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649083321000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0563:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083321220177574,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083116768,
          "syssize" : 4026,
          "sysdate" : 1649083321000,
          "haslayout" : "1",
          "topparent" : "3523805",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523805,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083321000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0563/c/?lang=en",
          "modified" : 1639140948000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083321220177574,
          "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product revision status ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "BRuhaPiBnrVUShFZ",
        "urihash" : "BRuhaPiBnrVUShFZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
        "systransactionid" : 861267,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "identifier",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3523805,
        "parentitem" : "5e90936ec8052b1608762029",
        "concepts" : "identifier",
        "documenttype" : "html",
        "isattachment" : "3523805",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718036000,
        "permanentid" : "200aa9754fe55124ded0954ea8adf36e28828f39c18ef0c4501e26cafc8d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b160876202d",
        "transactionid" : 861267,
        "title" : "Product revision status ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648718036000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718036727112982,
        "sysisattachment" : "3523805",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523805,
        "size" : 277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718028654,
        "syssize" : 277,
        "sysdate" : 1648718036000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718036000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718036727112982,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
        "syscollection" : "default"
      },
      "Title" : "Product revision status",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "Excerpt" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, ... p n Identifies the minor revision or modification status of the product.",
      "FirstSentences" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, where: r n Identifies the major revision of the product. p n Identifies the minor ..."
    }, {
      "title" : "Configurable options",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "excerpt" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum ... Whether the system supports the FIFOFULL mechanism for stalling the processor, see Table ...",
      "firstSentences" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum number of external inputs, see External inputs. Whether the system supports the FIFOFULL ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "document_number" : "ddi0563",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523805",
          "sysurihash" : "0044Lectm2aWEPuW",
          "urihash" : "0044Lectm2aWEPuW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "systransactionid" : 863733,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763489000,
          "topparentid" : 3523805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083321000,
          "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762029",
          "transactionid" : 863733,
          "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649083321000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0563:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083321220177574,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083116768,
          "syssize" : 4026,
          "sysdate" : 1649083321000,
          "haslayout" : "1",
          "topparent" : "3523805",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523805,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083321000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0563/c/?lang=en",
          "modified" : 1639140948000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083321220177574,
          "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configurable options ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "XQXtdpyPlUEtCq4M",
        "urihash" : "XQXtdpyPlUEtCq4M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
        "systransactionid" : 861267,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "external inputs ; configuration ; FIFOFULL mechanism ; M23 macrocell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3523805,
        "parentitem" : "5e90936ec8052b1608762029",
        "concepts" : "external inputs ; configuration ; FIFOFULL mechanism ; M23 macrocell",
        "documenttype" : "html",
        "isattachment" : "3523805",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718036000,
        "permanentid" : "ff9e7962a033b4230826bced81dc9c361d27b31166e25011c277db8d60e5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762042",
        "transactionid" : 861267,
        "title" : "Configurable options ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648718036000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718036241277701,
        "sysisattachment" : "3523805",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523805,
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718028654,
        "syssize" : 273,
        "sysdate" : 1648718036000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718036000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/introduction/configurable-options?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718036241277701,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
        "syscollection" : "default"
      },
      "Title" : "Configurable options",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "Excerpt" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum ... Whether the system supports the FIFOFULL mechanism for stalling the processor, see Table ...",
      "FirstSentences" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum number of external inputs, see External inputs. Whether the system supports the FIFOFULL ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Product revisions ",
      "document_number" : "ddi0563",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3523805",
      "sysurihash" : "tD2N3NmM4UñuvHAA",
      "urihash" : "tD2N3NmM4UñuvHAA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
      "systransactionid" : 861267,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1479763489000,
      "topparentid" : 3523805,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533230000,
      "sysconcepts" : "product revisions ; release ; functionality ; r0p0 First ; r0p1",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "attachmentparentid" : 3523805,
      "parentitem" : "5e90936ec8052b1608762029",
      "concepts" : "product revisions ; release ; functionality ; r0p0 First ; r0p1",
      "documenttype" : "html",
      "isattachment" : "3523805",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718041000,
      "permanentid" : "040ff4a96842c5d59db0202299fb8097240958788021c7ba2e0ebf3a3419",
      "syslanguage" : [ "English" ],
      "itemid" : "5e90936ec8052b160876205e",
      "transactionid" : 861267,
      "title" : "Product revisions ",
      "products" : [ "Cortex-M23" ],
      "date" : 1648718041000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0563:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718041238525517,
      "sysisattachment" : "3523805",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3523805,
      "size" : 214,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718028654,
      "syssize" : 214,
      "sysdate" : 1648718041000,
      "haslayout" : "1",
      "topparent" : "3523805",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3523805,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718041000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0563/c/introduction/product-revisions?lang=en",
      "modified" : 1639140948000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718041238525517,
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
      "syscollection" : "default"
    },
    "Title" : "Product revisions",
    "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "Excerpt" : "Product revisions This section describes the differences in functionality between product ... r0p1 There are no differences in functionality for this release. ... Product revisions Cortex-M23",
    "FirstSentences" : "Product revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p1 There are no differences in functionality for this release. Product ..."
  }, {
    "title" : "ARM11 MPCore Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "excerpt" : "ii ... The product described in this document is subject to continuous developments and ... Some material in this document is based on IEEE Standard for Binary Floating-Point ... Std 754-1985.",
    "firstSentences" : "ARM11 MPCore Processor Revision: r2p0 Technical Reference Manual Copyright © 2005, 2006, 2008. All rights reserved. ARM DDI 0360F ii ARM11 MPCore Processor Technical Reference Manual Copyright © ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM11 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
      "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
      "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "3aoOYAmbUws4Mcq3",
        "urihash" : "3aoOYAmbUws4Mcq3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "systransactionid" : 861262,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717819000,
        "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1dfd88295d1e18d365e5",
        "transactionid" : 861262,
        "title" : "ARM11 MPCore Processor Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648717819000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717819666791194,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2632,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 2632,
        "sysdate" : 1648717819000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717819000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717819666791194,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM11 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
      "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
      "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "excerpt" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. ... All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK.",
      "firstSentences" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK. The Distributed Interrupt Controller, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM11 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0360",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483309",
          "sysurihash" : "3aoOYAmbUws4Mcq3",
          "urihash" : "3aoOYAmbUws4Mcq3",
          "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "systransactionid" : 861262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1225577716000,
          "topparentid" : 3483309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372093000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717819000,
          "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1dfd88295d1e18d365e5",
          "transactionid" : 861262,
          "title" : "ARM11 MPCore Processor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648717819000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0360:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717819666791194,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717793165,
          "syssize" : 2632,
          "sysdate" : 1648717819000,
          "haslayout" : "1",
          "topparent" : "3483309",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483309,
          "content_description" : "This book is for the ARM11 MPCore Processor.",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717819000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0360/f/?lang=en",
          "modified" : 1639048365000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717819666791194,
          "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM11 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "wVkwGUPfLilfJGZu",
        "urihash" : "wVkwGUPfLilfJGZu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
        "systransactionid" : 861263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "private timers ; MP11 CPUs ; cycle ; ic ; watchdog ; Controller ; SCU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3483309,
        "parentitem" : "5e8e1dfd88295d1e18d365e5",
        "concepts" : "private timers ; MP11 CPUs ; cycle ; ic ; watchdog ; Controller ; SCU",
        "documenttype" : "html",
        "isattachment" : "3483309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717829000,
        "permanentid" : "be9142f7632d748ad7f3b8bd1528ed968ee3aef1906365c3272ff9c59e11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e0088295d1e18d36707",
        "transactionid" : 861263,
        "title" : "Clocking ",
        "products" : [ "Arm11" ],
        "date" : 1648717829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717829553270667,
        "sysisattachment" : "3483309",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483309,
        "size" : 346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 346,
        "sysdate" : 1648717829000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717829553270667,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
        "syscollection" : "default"
      },
      "Title" : "Clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "Excerpt" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. ... All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK.",
      "FirstSentences" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK. The Distributed Interrupt Controller, and ..."
    }, {
      "title" : "Synchronous clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "excerpt" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. ... So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.",
      "firstSentences" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK. The fact ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM11 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0360",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483309",
          "sysurihash" : "3aoOYAmbUws4Mcq3",
          "urihash" : "3aoOYAmbUws4Mcq3",
          "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "systransactionid" : 861262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1225577716000,
          "topparentid" : 3483309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372093000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717819000,
          "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1dfd88295d1e18d365e5",
          "transactionid" : 861262,
          "title" : "ARM11 MPCore Processor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648717819000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0360:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717819666791194,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717793165,
          "syssize" : 2632,
          "sysdate" : 1648717819000,
          "haslayout" : "1",
          "topparent" : "3483309",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483309,
          "content_description" : "This book is for the ARM11 MPCore Processor.",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717819000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0360/f/?lang=en",
          "modified" : 1639048365000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717819666791194,
          "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM11 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronous clocking ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "C2quzMz0oYB3BCjR",
        "urihash" : "C2quzMz0oYB3BCjR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
        "systransactionid" : 861263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "clock domain ; AXI bus ; MPCore processor ; signals ; core ; run ; interfaces ; higher speeds ; Controller ; Distributed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3483309,
        "parentitem" : "5e8e1dfd88295d1e18d365e5",
        "concepts" : "clock domain ; AXI bus ; MPCore processor ; signals ; core ; run ; interfaces ; higher speeds ; Controller ; Distributed",
        "documenttype" : "html",
        "isattachment" : "3483309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717829000,
        "permanentid" : "0ee189b55fb833e7f0ad350788feaa316089381860a352a20ea2567837a4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e0088295d1e18d36708",
        "transactionid" : 861263,
        "title" : "Synchronous clocking ",
        "products" : [ "Arm11" ],
        "date" : 1648717829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717829426015898,
        "sysisattachment" : "3483309",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483309,
        "size" : 646,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 646,
        "sysdate" : 1648717829000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717829426015898,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
        "syscollection" : "default"
      },
      "Title" : "Synchronous clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "Excerpt" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. ... So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.",
      "FirstSentences" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK. The fact ..."
    }, {
      "title" : "Shutdown mode",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "excerpt" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, ... The part is returned to the run state by the assertion of reset. ... Shutdown mode Arm11",
      "firstSentences" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, must be saved externally by software. The part is returned to the run state by the assertion of reset.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM11 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0360",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483309",
          "sysurihash" : "3aoOYAmbUws4Mcq3",
          "urihash" : "3aoOYAmbUws4Mcq3",
          "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "systransactionid" : 861262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1225577716000,
          "topparentid" : 3483309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372093000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717819000,
          "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1dfd88295d1e18d365e5",
          "transactionid" : 861262,
          "title" : "ARM11 MPCore Processor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648717819000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0360:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717819666791194,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717793165,
          "syssize" : 2632,
          "sysdate" : 1648717819000,
          "haslayout" : "1",
          "topparent" : "3483309",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483309,
          "content_description" : "This book is for the ARM11 MPCore Processor.",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717819000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0360/f/?lang=en",
          "modified" : 1639048365000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717819666791194,
          "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM11 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Shutdown mode ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "PjFRDiN457So4IoK",
        "urihash" : "PjFRDiN457So4IoK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
        "systransactionid" : 861263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "Shutdown mode ; entering dormant ; power controller ; MP11 CPU ; Memory Barrier ; assertion of reset ; manner ; run",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3483309,
        "parentitem" : "5e8e1dfd88295d1e18d365e5",
        "concepts" : "Shutdown mode ; entering dormant ; power controller ; MP11 CPU ; Memory Barrier ; assertion of reset ; manner ; run",
        "documenttype" : "html",
        "isattachment" : "3483309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717829000,
        "permanentid" : "b1961f98100b42f08b2e96813a8d2e64f12667ed512c1273b21126786bfe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e0088295d1e18d36715",
        "transactionid" : 861263,
        "title" : "Shutdown mode ",
        "products" : [ "Arm11" ],
        "date" : 1648717829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717829415869891,
        "sysisattachment" : "3483309",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483309,
        "size" : 481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 481,
        "sysdate" : 1648717829000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717829415869891,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
        "syscollection" : "default"
      },
      "Title" : "Shutdown mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "Excerpt" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, ... The part is returned to the run state by the assertion of reset. ... Shutdown mode Arm11",
      "FirstSentences" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, must be saved externally by software. The part is returned to the run state by the assertion of reset."
    } ],
    "totalNumberOfChildResults" : 380,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
      "document_number" : "ddi0360",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3483309",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "PykHiitYS4vd6tW3",
      "urihash" : "PykHiitYS4vd6tW3",
      "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
      "keywords" : "ARM, ARM11MPCore, reference, manual, processor, registers, programming, instruction, cycle, timing, interlocks, level one memory system, level two memory system, caches, TLBs, AXI, transfers, MPCore",
      "systransactionid" : 861263,
      "copyright" : "Copyright ©€2005, 2006, 2008. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1225577716000,
      "topparentid" : 3483309,
      "numberofpages" : 728,
      "sysconcepts" : "instructions ; registers ; exceptions ; MP11 CPUs ; MPCore processor ; controls ; VFP11 coprocessor ; shows ; translations ; memory ; Unpredictable ; support code ; watchpoints ; accesses ; destination ; little-endian",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3483309,
      "parentitem" : "5e8e1dfd88295d1e18d365e5",
      "concepts" : "instructions ; registers ; exceptions ; MP11 CPUs ; MPCore processor ; controls ; VFP11 coprocessor ; shows ; translations ; memory ; Unpredictable ; support code ; watchpoints ; accesses ; destination ; little-endian",
      "documenttype" : "pdf",
      "isattachment" : "3483309",
      "sysindexeddate" : 1648717831000,
      "permanentid" : "7992559d10558f59e39f9c4e538f0bdf09372a964d3ed093670ede010292",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1e0388295d1e18d368b2",
      "transactionid" : 861263,
      "title" : "ARM11 MPCore Processor Technical Reference Manual ",
      "subject" : "ARM11 MPCore Technical Reference Manual. Available in PDF. This manual gives reference documentation for the ARM11 MPCore processor. It describes registers and programming details, level one memory system, level two memory system, caches, TLBs, AXI transfers.",
      "date" : 1648717831000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0360:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717831203733634,
      "sysisattachment" : "3483309",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3483309,
      "size" : 4530848,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717799736,
      "syssubject" : "ARM11 MPCore Technical Reference Manual. Available in PDF. This manual gives reference documentation for the ARM11 MPCore processor. It describes registers and programming details, level one memory system, level two memory system, caches, TLBs, AXI transfers.",
      "syssize" : 4530848,
      "sysdate" : 1648717831000,
      "topparent" : "3483309",
      "author" : "ARM Limited",
      "label_version" : "r2p0",
      "systopparentid" : 3483309,
      "content_description" : "This book is for the ARM11 MPCore Processor.",
      "wordcount" : 5351,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717831000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717831203733634,
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM11 MPCore Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "Excerpt" : "ii ... The product described in this document is subject to continuous developments and ... Some material in this document is based on IEEE Standard for Binary Floating-Point ... Std 754-1985.",
    "FirstSentences" : "ARM11 MPCore Processor Revision: r2p0 Technical Reference Manual Copyright © 2005, 2006, 2008. All rights reserved. ARM DDI 0360F ii ARM11 MPCore Processor Technical Reference Manual Copyright © ..."
  }, {
    "title" : "ATB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "excerpt" : "ATB interface This block reads up to four or eight bytes of packet information from the FIFO and sends them over the ATB interface. ... ATB interface Cortex-R7",
    "firstSentences" : "ATB interface This block reads up to four or eight bytes of packet information from the FIFO and sends them over the ATB interface. ATB interface Cortex-R7",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "Sh18ñCA9JCAsqQdL",
        "urihash" : "Sh18ñCA9JCAsqQdL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a00694476",
        "transactionid" : 864245,
        "title" : "CoreSight ETM-R7 Technical Reference Manual ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086372726523,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147909021,
        "syssize" : 1835,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086372726523,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Parallel instruction execution",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "excerpt" : "Parallel instruction execution The Cortex-R7 MPCore processor supports parallel instruction execution. ... This means the macrocell is capable of tracing two instructions per cycle.",
      "firstSentences" : "Parallel instruction execution The Cortex-R7 MPCore processor supports parallel instruction execution. This means the macrocell is capable of tracing two instructions per cycle. Although the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Parallel instruction execution ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "MkvUWPc3u4HyURVN",
        "urihash" : "MkvUWPc3u4HyURVN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
        "systransactionid" : 861261,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "instructions ; ViewData ; macrocell ; multiple load ; core ; store ; ViewInst ; cycle",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "concepts" : "instructions ; ViewData ; macrocell ; multiple load ; core ; store ; ViewInst ; cycle",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717712000,
        "permanentid" : "e31ae4bb471fc46c1b7f1e3f2d3e5a81466a0aa296411aa95b5d31f0f7c5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a006944a5",
        "transactionid" : 861261,
        "title" : "Parallel instruction execution ",
        "products" : [ "Cortex-R7" ],
        "date" : 1648717710000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717710161031552,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 704,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717693954,
        "syssize" : 704,
        "sysdate" : 1648717710000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717710161031552,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
        "syscollection" : "default"
      },
      "Title" : "Parallel instruction execution",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "Excerpt" : "Parallel instruction execution The Cortex-R7 MPCore processor supports parallel instruction execution. ... This means the macrocell is capable of tracing two instructions per cycle.",
      "FirstSentences" : "Parallel instruction execution The Cortex-R7 MPCore processor supports parallel instruction execution. This means the macrocell is capable of tracing two instructions per cycle. Although the ..."
    }, {
      "title" : "CPU PMU connectivity",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "excerpt" : "CPU PMU connectivity Table 2.1 shows the connection of the ETMEVENT inputs. ... These come from the CTI, the processor Performance Monitoring Unit (PMU), and ECC monitoring logic, if present.",
      "firstSentences" : "CPU PMU connectivity Table 2.1 shows the connection of the ETMEVENT inputs. These come from the CTI, the processor Performance Monitoring Unit (PMU), and ECC monitoring logic, if present. Table 2.1.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPU PMU connectivity ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "JF8TQ3107hdZkIdM",
        "urihash" : "JF8TQ3107hdZkIdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
        "systransactionid" : 861261,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "monitor events ; connectivity ; PMU ; present ; shows ; ETM ; CTI ; output resources ; Technical Reference Manual ; R7 MPCore ; regardless",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "concepts" : "monitor events ; connectivity ; PMU ; present ; shows ; ETM ; CTI ; output resources ; Technical Reference Manual ; R7 MPCore ; regardless",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717712000,
        "permanentid" : "c8a963cdd94a39f9b725d1776a7434429916835bfb89a324ca4d558958db",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a0069449c",
        "transactionid" : 861261,
        "title" : "CPU PMU connectivity ",
        "products" : [ "Cortex-R7" ],
        "date" : 1648717710000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717710128958343,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 1106,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717693954,
        "syssize" : 1106,
        "sysdate" : 1648717710000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 85,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717710128958343,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
        "syscollection" : "default"
      },
      "Title" : "CPU PMU connectivity",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "Excerpt" : "CPU PMU connectivity Table 2.1 shows the connection of the ETMEVENT inputs. ... These come from the CTI, the processor Performance Monitoring Unit (PMU), and ECC monitoring logic, if present.",
      "FirstSentences" : "CPU PMU connectivity Table 2.1 shows the connection of the ETMEVENT inputs. These come from the CTI, the processor Performance Monitoring Unit (PMU), and ECC monitoring logic, if present. Table 2.1."
    }, {
      "title" : "Cycle counter",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "excerpt" : "Cycle counter The cycle counter is a 12 bit counter. ... It does not count when non-invasive debug is disabled, or when the processor is in a low power state. ... Cycle counter Cortex-R7",
      "firstSentences" : "Cycle counter The cycle counter is a 12 bit counter. It does not count when non-invasive debug is disabled, or when the processor is in a low power state. Cycle counter Cortex-R7",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cycle counter ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "xzX44IRgeurhñTvP",
        "urihash" : "xzX44IRgeurhñTvP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
        "systransactionid" : 861260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "cycle ; power state",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "concepts" : "cycle ; power state",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717704000,
        "permanentid" : "c397f7014191a35be6000c962b80b08a39ce33216999015e803241453981",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a006944ae",
        "transactionid" : 861260,
        "title" : "Cycle counter ",
        "products" : [ "Cortex-R7" ],
        "date" : 1648717704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717704500693850,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717693954,
        "syssize" : 178,
        "sysdate" : 1648717704000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717704500693850,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
        "syscollection" : "default"
      },
      "Title" : "Cycle counter",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "Excerpt" : "Cycle counter The cycle counter is a 12 bit counter. ... It does not count when non-invasive debug is disabled, or when the processor is in a low power state. ... Cycle counter Cortex-R7",
      "FirstSentences" : "Cycle counter The cycle counter is a 12 bit counter. It does not count when non-invasive debug is disabled, or when the processor is in a low power state. Cycle counter Cortex-R7"
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ATB interface ",
      "document_number" : "ddi0459",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508588",
      "sysurihash" : "cbWSZaFñAcDpXWYN",
      "urihash" : "cbWSZaFñAcDpXWYN",
      "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
      "systransactionid" : 861261,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1508259994000,
      "topparentid" : 3508588,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586419423000,
      "sysconcepts" : "ATB interface ; packet information ; FIFO",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
      "attachmentparentid" : 3508588,
      "parentitem" : "5e8ed6dfc5ee7d4a00694476",
      "concepts" : "ATB interface ; packet information ; FIFO",
      "documenttype" : "html",
      "isattachment" : "3508588",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717712000,
      "permanentid" : "78fa4c5d947e7dfb2f47af486f9edb754d51a309a5e8e768fc9f3fc425b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8ed6dfc5ee7d4a00694498",
      "transactionid" : 861261,
      "title" : "ATB interface ",
      "products" : [ "Cortex-R7" ],
      "date" : 1648717710000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0459:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717710210320118,
      "sysisattachment" : "3508588",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508588,
      "size" : 155,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717693954,
      "syssize" : 155,
      "sysdate" : 1648717710000,
      "haslayout" : "1",
      "topparent" : "3508588",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508588,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717712000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
      "modified" : 1639131897000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717710210320118,
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
      "syscollection" : "default"
    },
    "Title" : "ATB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "Excerpt" : "ATB interface This block reads up to four or eight bytes of packet information from the FIFO and sends them over the ATB interface. ... ATB interface Cortex-R7",
    "FirstSentences" : "ATB interface This block reads up to four or eight bytes of packet information from the FIFO and sends them over the ATB interface. ATB interface Cortex-R7"
  }, {
    "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® Cortex®-A32 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "BzghwQLzlf9SAHwo",
        "urihash" : "BzghwQLzlf9SAHwo",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614c8",
        "transactionid" : 861258,
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555605477484,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 4366,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 288,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555605477484,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "BzghwQLzlf9SAHwo",
        "urihash" : "BzghwQLzlf9SAHwo",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614c8",
        "transactionid" : 861258,
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555605477484,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 4366,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 288,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555605477484,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "About the Advanced SIMD and floating-point support",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "excerpt" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the ... The Cortex-A32 floating-point implementation: Does not generate floating-point ... Flush-to-zero.",
      "firstSentences" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the Advanced SIMD and floating-point instructions in the A32 and T32 instruction sets. The Cortex-A32 floating- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100243",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444450",
          "sysurihash" : "BzghwQLzlf9SAHwo",
          "urihash" : "BzghwQLzlf9SAHwo",
          "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549009358000,
          "topparentid" : 3444450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302190000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717555000,
          "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dcaaea3736a0d2e8614c8",
          "transactionid" : 861258,
          "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1648717555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100243:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717555605477484,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4366,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717553786,
          "syssize" : 4366,
          "sysdate" : 1648717555000,
          "haslayout" : "1",
          "topparent" : "3444450",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444450,
          "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100243/0100/?lang=en",
          "modified" : 1636123267000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717555605477484,
          "uri" : "https://developer.arm.com/documentation/100243/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the Advanced SIMD and floating-point support ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "UYK1TeFðZrxzBPOð",
        "urihash" : "UYK1TeFðZrxzBPOð",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "Advanced SIMD ; A32 ; floating-point ; instructions ; Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3444450,
        "parentitem" : "5e7dcaaea3736a0d2e8614c8",
        "concepts" : "Advanced SIMD ; A32 ; floating-point ; instructions ; Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "documenttype" : "html",
        "isattachment" : "3444450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "814e883123683f1ddeb2da7f87bb036c5b2fbb8ef1deeb6645918b2e4004",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614ce",
        "transactionid" : 861258,
        "title" : "About the Advanced SIMD and floating-point support ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555568351857,
        "sysisattachment" : "3444450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444450,
        "size" : 472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 472,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555568351857,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
        "syscollection" : "default"
      },
      "Title" : "About the Advanced SIMD and floating-point support",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "Excerpt" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the ... The Cortex-A32 floating-point implementation: Does not generate floating-point ... Flush-to-zero.",
      "FirstSentences" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the Advanced SIMD and floating-point instructions in the A32 and T32 instruction sets. The Cortex-A32 floating- ..."
    }, {
      "title" : "Accessing the AArch32 feature identification registers",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "excerpt" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and ... You can access the feature identification registers in the AArch32 execution state using ...",
      "firstSentences" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and floating-point features using the feature identification registers in the AArch32 execution state.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100243",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444450",
          "sysurihash" : "BzghwQLzlf9SAHwo",
          "urihash" : "BzghwQLzlf9SAHwo",
          "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549009358000,
          "topparentid" : 3444450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302190000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717555000,
          "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dcaaea3736a0d2e8614c8",
          "transactionid" : 861258,
          "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1648717555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100243:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717555605477484,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4366,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717553786,
          "syssize" : 4366,
          "sysdate" : 1648717555000,
          "haslayout" : "1",
          "topparent" : "3444450",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444450,
          "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100243/0100/?lang=en",
          "modified" : 1636123267000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717555605477484,
          "uri" : "https://developer.arm.com/documentation/100243/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Accessing the AArch32 feature identification registers ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "qHH4rLFk6ATIVMk2",
        "urihash" : "qHH4rLFk6ATIVMk2",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "feature identification ; AArch32 ; See Media ; execution state ; Advanced SIMD ; registers Software",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3444450,
        "parentitem" : "5e7dcaaea3736a0d2e8614c8",
        "concepts" : "feature identification ; AArch32 ; See Media ; execution state ; Advanced SIMD ; registers Software",
        "documenttype" : "html",
        "isattachment" : "3444450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "f07f85e4ab15601be99d792a38909924786148ed403b06fddf0a712c2ad8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614d0",
        "transactionid" : 861258,
        "title" : "Accessing the AArch32 feature identification registers ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555565037191,
        "sysisattachment" : "3444450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444450,
        "size" : 841,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 841,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555565037191,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Accessing the AArch32 feature identification registers",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "Excerpt" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and ... You can access the feature identification registers in the AArch32 execution state using ...",
      "FirstSentences" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and floating-point features using the feature identification registers in the AArch32 execution state."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
      "document_number" : "100243",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3444450",
      "sysauthor" : "ARM",
      "sysurihash" : "T8dEgIHLJSs77ORH",
      "urihash" : "T8dEgIHLJSs77ORH",
      "sysuri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1549009358000,
      "topparentid" : 3444450,
      "numberofpages" : 28,
      "sysconcepts" : "Advanced SIMD ; floating-point support ; documentation ; AArch32 execution ; arm ; feature identification ; written agreement ; export laws ; third party ; implementations ; conflicting ; applications ; floating-point ; register ; hardware ; cumulative exception",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 3444450,
      "parentitem" : "5e7dcaaea3736a0d2e8614c8",
      "concepts" : "Advanced SIMD ; floating-point support ; documentation ; AArch32 execution ; arm ; feature identification ; written agreement ; export laws ; third party ; implementations ; conflicting ; applications ; floating-point ; register ; hardware ; cumulative exception",
      "documenttype" : "pdf",
      "isattachment" : "3444450",
      "sysindexeddate" : 1648717555000,
      "permanentid" : "cff27401109914cd36f4de19debb6e5c0886cdad959118e9cd7170ed0201",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dcaaea3736a0d2e8614db",
      "transactionid" : 861258,
      "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
      "subject" : "This book is for the Cortex®‑A32 processor Advanced SIMD and floating-point support.",
      "date" : 1648717555000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100243:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717555809889659,
      "sysisattachment" : "3444450",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3444450,
      "size" : 414436,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717555131,
      "syssubject" : "This book is for the Cortex®‑A32 processor Advanced SIMD and floating-point support.",
      "syssize" : 414436,
      "sysdate" : 1648717555000,
      "topparent" : "3444450",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3444450,
      "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
      "wordcount" : 832,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717555000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717555809889659,
      "uri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "Excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® Cortex®-A32 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved."
  }, {
    "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "excerpt" : "Date ... Change history ... Third issue of TRM that relates to r0p0\\ First issue of TRM that relates to r1p0 ... Second issue of TRM that relates to r2p0 ... THIS DOCUMENT IS PROVIDED “AS IS”.",
    "firstSentences" : "Juno r2 ARM Development Platform SoC Revision: r2p0 Technical Reference Manual Copyright © 2014-2016. All rights reserved. ARM DDI 0515F (ID052716) ARM DDI 0515F ID052716 Juno r2 ARM Development ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "document_number" : "ddi0515",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5022737",
        "sysurihash" : "Z5Cbñf0w3W0LI5Rh",
        "urihash" : "Z5Cbñf0w3W0LI5Rh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1464310861000,
        "topparentid" : 5022737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590760499000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717528000,
        "permanentid" : "fefbda29a238570d341d9e10f3c8cf6c6c7e2723fd7e1fa9ddc56b0cecfd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11433ca06a95ce53f8ece",
        "transactionid" : 861258,
        "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1648717528000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0515:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717528979087000,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717527248,
        "syssize" : 224,
        "sysdate" : 1648717528000,
        "haslayout" : "1",
        "topparent" : "5022737",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022737,
        "content_description" : "This book is for the Juno r2 ARM Development Platform (ADP) SoC. It provides a high-level overview of the ADP. It describes all architectural information, and as such, facilitates the creation of ADP software.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717528000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0515/f/?lang=en",
        "modified" : 1639138720000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717528979087000,
        "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "syscollection" : "default"
      },
      "Title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "Excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "document_number" : "ddi0515",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5022737",
        "sysurihash" : "Z5Cbñf0w3W0LI5Rh",
        "urihash" : "Z5Cbñf0w3W0LI5Rh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1464310861000,
        "topparentid" : 5022737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590760499000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717528000,
        "permanentid" : "fefbda29a238570d341d9e10f3c8cf6c6c7e2723fd7e1fa9ddc56b0cecfd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11433ca06a95ce53f8ece",
        "transactionid" : 861258,
        "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1648717528000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0515:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717528979087000,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717527248,
        "syssize" : 224,
        "sysdate" : 1648717528000,
        "haslayout" : "1",
        "topparent" : "5022737",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022737,
        "content_description" : "This book is for the Juno r2 ARM Development Platform (ADP) SoC. It provides a high-level overview of the ADP. It describes all architectural information, and as such, facilitates the creation of ADP software.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717528000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0515/f/?lang=en",
        "modified" : 1639138720000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717528979087000,
        "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "syscollection" : "default"
      },
      "Title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "Excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
      "document_number" : "ddi0515",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5022737",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "W999k4Vf2Sñ7DO1A",
      "urihash" : "W999k4Vf2Sñ7DO1A",
      "sysuri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
      "keywords" : "Cortex-A72, Cortex-A53, Cortex-M3, CCI-400, CoreLink 400, TrustZone, On-chip Debug & Trace, Dynamic Memory, Interconnect, CoreSight, ARMv8, big.LITTLE",
      "systransactionid" : 861258,
      "copyright" : "Copyright ©€2014-2016. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1464310861000,
      "topparentid" : 5022737,
      "numberofpages" : 223,
      "sysconcepts" : "shows ; registers ; assignments ; usage constraints ; controllers ; transactions ; configurations ; ADP ; cross references ; peripherals ; memory map ; signals ; interfaces ; frame buffer ; programmers model ; address translation",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 5022737,
      "parentitem" : "5ed11433ca06a95ce53f8ece",
      "concepts" : "shows ; registers ; assignments ; usage constraints ; controllers ; transactions ; configurations ; ADP ; cross references ; peripherals ; memory map ; signals ; interfaces ; frame buffer ; programmers model ; address translation",
      "documenttype" : "pdf",
      "isattachment" : "5022737",
      "sysindexeddate" : 1648717530000,
      "permanentid" : "14f2fdae4f308800294fc757f42c77d232d5a3b08f13d94cd10f20751830",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11433ca06a95ce53f8ed0",
      "transactionid" : 861258,
      "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
      "subject" : "Juno ARM Development Platform (ADP) SoC Technical Reference Manual. This Guide provides programming information for the big.LITTLE v8 system that contains Cortex-A72, Cortex-A53, Cortex-M3 processors, Mali-T600 Series GPU, interconnects and other fabric system IP delivered as PDF documentation.",
      "date" : 1648717529000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0515:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717529694501069,
      "sysisattachment" : "5022737",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5022737,
      "size" : 1706918,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717528697,
      "syssubject" : "Juno ARM Development Platform (ADP) SoC Technical Reference Manual. This Guide provides programming information for the big.LITTLE v8 system that contains Cortex-A72, Cortex-A53, Cortex-M3 processors, Mali-T600 Series GPU, interconnects and other fabric system IP delivered as PDF documentation.",
      "syssize" : 1706918,
      "sysdate" : 1648717529000,
      "topparent" : "5022737",
      "author" : "ARM Limited",
      "label_version" : "r2p0",
      "systopparentid" : 5022737,
      "content_description" : "This book is for the Juno r2 ARM Development Platform (ADP) SoC. It provides a high-level overview of the ADP. It describes all architectural information, and as such, facilitates the creation of ADP software.",
      "wordcount" : 3528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717530000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717529694501069,
      "uri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "Excerpt" : "Date ... Change history ... Third issue of TRM that relates to r0p0\\ First issue of TRM that relates to r1p0 ... Second issue of TRM that relates to r2p0 ... THIS DOCUMENT IS PROVIDED “AS IS”.",
    "FirstSentences" : "Juno r2 ARM Development Platform SoC Revision: r2p0 Technical Reference Manual Copyright © 2014-2016. All rights reserved. ARM DDI 0515F (ID052716) ARM DDI 0515F ID052716 Juno r2 ARM Development ..."
  }, {
    "title" : "AMBA ASB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "excerpt" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read ... AMBA ASB interface Static Memory Controllers",
    "firstSentences" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read and write transfers to registers from the AMBA ASB.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SC054 ASB Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
      "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SC054 ASB Technical Reference Manual ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "in8bJWhPKGdcG3Dð",
        "urihash" : "in8bJWhPKGdcG3Dð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
        "documenttype" : "html",
        "sysindexeddate" : 1648717492000,
        "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a8591",
        "transactionid" : 861257,
        "title" : "SC054 ASB Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717492000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717492066339586,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2385,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 2385,
        "sysdate" : 1648717492000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717492000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717492066339586,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "syscollection" : "default"
      },
      "Title" : "SC054 ASB Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
      "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "Bus response state machine",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "excerpt" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from ... Bus response state machine Static Memory Controllers",
      "firstSentences" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from other blocks. Bus response state machine Static Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SC054 ASB Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SC054 ASB Technical Reference Manual ",
          "document_number" : "ddi0176",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987481",
          "sysurihash" : "in8bJWhPKGdcG3Dð",
          "urihash" : "in8bJWhPKGdcG3Dð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368127000,
          "topparentid" : 4987481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377649000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1648717492000,
          "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e33b1fd977155116a8591",
          "transactionid" : 861257,
          "title" : "SC054 ASB Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648717492000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0176:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717492066339586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717476359,
          "syssize" : 2385,
          "sysdate" : 1648717492000,
          "haslayout" : "1",
          "topparent" : "4987481",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987481,
          "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717492000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0176/d/?lang=en",
          "modified" : 1645013517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717492066339586,
          "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "syscollection" : "default"
        },
        "Title" : "SC054 ASB Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Bus response state machine ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "wefNUn10GDToejDb",
        "urihash" : "wefNUn10GDToejDb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "bus response ; control information ; BLAST ; BWAIT",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4987481,
        "parentitem" : "5e8e33b1fd977155116a8591",
        "concepts" : "bus response ; control information ; BLAST ; BWAIT",
        "documenttype" : "html",
        "isattachment" : "4987481",
        "sysindexeddate" : 1648717494000,
        "permanentid" : "d9d925c88ed2a8279e64b0994cc3f474f33717f9683d4c50f284911c2171",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a85a4",
        "transactionid" : 861257,
        "title" : "Bus response state machine ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717494846494148,
        "sysisattachment" : "4987481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987481,
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 200,
        "sysdate" : 1648717494000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717494846494148,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
        "syscollection" : "default"
      },
      "Title" : "Bus response state machine",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "Excerpt" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from ... Bus response state machine Static Memory Controllers",
      "FirstSentences" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from other blocks. Bus response state machine Static Memory ..."
    }, {
      "title" : "External bus request interface",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "excerpt" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus ... It raises a request signal (SMBUSREQ) when it requires access to the external bus.",
      "firstSentences" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus architectures. It raises a request signal (SMBUSREQ) when it requires access to the external bus.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SC054 ASB Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SC054 ASB Technical Reference Manual ",
          "document_number" : "ddi0176",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987481",
          "sysurihash" : "in8bJWhPKGdcG3Dð",
          "urihash" : "in8bJWhPKGdcG3Dð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368127000,
          "topparentid" : 4987481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377649000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1648717492000,
          "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e33b1fd977155116a8591",
          "transactionid" : 861257,
          "title" : "SC054 ASB Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648717492000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0176:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717492066339586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717476359,
          "syssize" : 2385,
          "sysdate" : 1648717492000,
          "haslayout" : "1",
          "topparent" : "4987481",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987481,
          "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717492000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0176/d/?lang=en",
          "modified" : 1645013517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717492066339586,
          "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "syscollection" : "default"
        },
        "Title" : "SC054 ASB Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External bus request interface ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "WD3c14BnRmðvGVzp",
        "urihash" : "WD3c14BnRmðvGVzp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "external bus ; request interface ; accesses ; EBRI ; signals ; taken LOW ; shared memory",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4987481,
        "parentitem" : "5e8e33b1fd977155116a8591",
        "concepts" : "external bus ; request interface ; accesses ; EBRI ; signals ; taken LOW ; shared memory",
        "documenttype" : "html",
        "isattachment" : "4987481",
        "sysindexeddate" : 1648717494000,
        "permanentid" : "f8ccff646ae1c46b2f01602c2b4a94fc2b0f5486c2c9a39da7c4043aae04",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a85a7",
        "transactionid" : 861257,
        "title" : "External bus request interface ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717494148144745,
        "sysisattachment" : "4987481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987481,
        "size" : 502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 502,
        "sysdate" : 1648717494000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717494148144745,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
        "syscollection" : "default"
      },
      "Title" : "External bus request interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "Excerpt" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus ... It raises a request signal (SMBUSREQ) when it requires access to the external bus.",
      "FirstSentences" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus architectures. It raises a request signal (SMBUSREQ) when it requires access to the external bus."
    }, {
      "title" : "External memory control logic",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "excerpt" : "External memory control logic External memory banks control logic gets the asynchronous wait input during ... External memory banks control logic generates the following control signals: chip ...",
      "firstSentences" : "External memory control logic External memory banks control logic gets the asynchronous wait input during the external wait control mode. External memory banks control logic generates the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SC054 ASB Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SC054 ASB Technical Reference Manual ",
          "document_number" : "ddi0176",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987481",
          "sysurihash" : "in8bJWhPKGdcG3Dð",
          "urihash" : "in8bJWhPKGdcG3Dð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368127000,
          "topparentid" : 4987481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377649000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1648717492000,
          "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e33b1fd977155116a8591",
          "transactionid" : 861257,
          "title" : "SC054 ASB Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648717492000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0176:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717492066339586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717476359,
          "syssize" : 2385,
          "sysdate" : 1648717492000,
          "haslayout" : "1",
          "topparent" : "4987481",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987481,
          "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717492000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0176/d/?lang=en",
          "modified" : 1645013517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717492066339586,
          "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "syscollection" : "default"
        },
        "Title" : "SC054 ASB Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External memory control logic ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "qXñdR3T14vxrCP1L",
        "urihash" : "qXñdR3T14vxrCP1L",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "external memory ; control logic ; wait ; internal buffers ; chip",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4987481,
        "parentitem" : "5e8e33b1fd977155116a8591",
        "concepts" : "external memory ; control logic ; wait ; internal buffers ; chip",
        "documenttype" : "html",
        "isattachment" : "4987481",
        "sysindexeddate" : 1648717493000,
        "permanentid" : "1886d9f8367bfa7fcb2cbabe05f6cd3e3733dc59d200340348ed3bbf0993",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a85a5",
        "transactionid" : 861257,
        "title" : "External memory control logic ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717493000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717493915576696,
        "sysisattachment" : "4987481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987481,
        "size" : 608,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 608,
        "sysdate" : 1648717493000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717493000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717493915576696,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
        "syscollection" : "default"
      },
      "Title" : "External memory control logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "Excerpt" : "External memory control logic External memory banks control logic gets the asynchronous wait input during ... External memory banks control logic generates the following control signals: chip ...",
      "FirstSentences" : "External memory control logic External memory banks control logic gets the asynchronous wait input during the external wait control mode. External memory banks control logic generates the ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA ASB interface ",
      "document_number" : "ddi0176",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4987481",
      "sysurihash" : "XeT4IVñ1YX5Vl7TE",
      "urihash" : "XeT4IVñ1YX5Vl7TE",
      "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1183368127000,
      "topparentid" : 4987481,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377649000,
      "sysconcepts" : "banks ; controls read ; configuration registers ; external memory",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 4987481,
      "parentitem" : "5e8e33b1fd977155116a8591",
      "concepts" : "banks ; controls read ; configuration registers ; external memory",
      "documenttype" : "html",
      "isattachment" : "4987481",
      "sysindexeddate" : 1648717495000,
      "permanentid" : "15fd7cf3b7bb4e3d9f9bd6f792972fc9fd0284dee71679eb4be990383465",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e33b1fd977155116a85a1",
      "transactionid" : 861257,
      "title" : "AMBA ASB interface ",
      "products" : [ "Static Memory Controllers" ],
      "date" : 1648717495000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0176:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717495111913391,
      "sysisattachment" : "4987481",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4987481,
      "size" : 237,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717476359,
      "syssize" : 237,
      "sysdate" : 1648717495000,
      "haslayout" : "1",
      "topparent" : "4987481",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4987481,
      "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717495000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
      "modified" : 1645013517000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717495111913391,
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA ASB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "Excerpt" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read ... AMBA ASB interface Static Memory Controllers",
    "FirstSentences" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read and write transfers to registers from the AMBA ASB."
  }, {
    "title" : "Configuration environment",
    "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "clickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "excerpt" : "NOR flash on the Motherboard Express, V2M-P1. ... Configuration files. ... Updating motherboard firmware. ... MCC command-line interface. ... Configuration environment Logictile Express",
    "firstSentences" : "Configuration environment This section describes the configuration environment and hardware of the Versatile Express system using the Motherboard Express \\u03BCATX and CoreTile Express and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "CuhhmFaTbKWgmwAb",
        "urihash" : "CuhhmFaTbKWgmwAb",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de2314",
        "transactionid" : 861256,
        "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433790932672,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 3468,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 262,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433790932672,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "excerpt" : "Chapter 2. ... Hardware Description This chapter describes the hardware on the Motherboard Express \\ ... It contains the following sections: Motherboard architecture and buses Power up, on\\/ ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\u00B5ATX. It contains the following sections: Motherboard architecture and buses Power up, on\\/off ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "document_number" : "dui0447",
          "document_version" : "j",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489212",
          "sysurihash" : "CuhhmFaTbKWgmwAb",
          "urihash" : "CuhhmFaTbKWgmwAb",
          "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "systransactionid" : 861256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355988000,
          "topparentid" : 4489212,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394247000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717433000,
          "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db6c79931941038de2314",
          "transactionid" : 861256,
          "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648717433000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0447:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717433790932672,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3468,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717418352,
          "syssize" : 3468,
          "sysdate" : 1648717433000,
          "haslayout" : "1",
          "topparent" : "4489212",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489212,
          "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
          "wordcount" : 262,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717433000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0447/j/?lang=en",
          "modified" : 1641902272000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717433790932672,
          "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "oem3T0ekfELm3acV",
        "urihash" : "oem3T0ekfELm3acV",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "motherboard ; architecture ; hardware ; signals ; test connectors ; Power Peripherals ; interfaces ; buses",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489212,
        "parentitem" : "5e9db6c79931941038de2314",
        "concepts" : "motherboard ; architecture ; hardware ; signals ; test connectors ; Power Peripherals ; interfaces ; buses",
        "documenttype" : "html",
        "isattachment" : "4489212",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "2dddf6bebf8cceaf0d9088a36673f43c00042bb2283cae364cde964d4ea0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de2327",
        "transactionid" : 861256,
        "title" : "Hardware Description ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434633055366,
        "sysisattachment" : "4489212",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489212,
        "size" : 378,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 378,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/hardware-description?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434633055366,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "Excerpt" : "Chapter 2. ... Hardware Description This chapter describes the hardware on the Motherboard Express \\ ... It contains the following sections: Motherboard architecture and buses Power up, on\\/ ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\u00B5ATX. It contains the following sections: Motherboard architecture and buses Power up, on\\/off ..."
    }, {
      "title" : "Configuration",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "excerpt" : "Chapter 3. ... Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any ... It contains the following section: Configuration environment.",
      "firstSentences" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any attached daughterboards. It contains the following section: Configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "document_number" : "dui0447",
          "document_version" : "j",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489212",
          "sysurihash" : "CuhhmFaTbKWgmwAb",
          "urihash" : "CuhhmFaTbKWgmwAb",
          "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "systransactionid" : 861256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355988000,
          "topparentid" : 4489212,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394247000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717433000,
          "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db6c79931941038de2314",
          "transactionid" : 861256,
          "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648717433000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0447:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717433790932672,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3468,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717418352,
          "syssize" : 3468,
          "sysdate" : 1648717433000,
          "haslayout" : "1",
          "topparent" : "4489212",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489212,
          "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
          "wordcount" : 262,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717433000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0447/j/?lang=en",
          "modified" : 1641902272000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717433790932672,
          "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuration ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "fðJoz5mvQieOfzPf",
        "urihash" : "fðJoz5mvQieOfzPf",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "configuration ; Motherboard Express ; daughterboards ; u00B5ATX",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489212,
        "parentitem" : "5e9db6c79931941038de2314",
        "concepts" : "configuration ; Motherboard Express ; daughterboards ; u00B5ATX",
        "documenttype" : "html",
        "isattachment" : "4489212",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e6e23fe5176dd94df818d4c185ae72d9b46578ade2a8eb7bc25a42efa720",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de233a",
        "transactionid" : 861256,
        "title" : "Configuration ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433855303940,
        "sysisattachment" : "4489212",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489212,
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 239,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/configuration?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433855303940,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
        "syscollection" : "default"
      },
      "Title" : "Configuration",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "Excerpt" : "Chapter 3. ... Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any ... It contains the following section: Configuration environment.",
      "FirstSentences" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any attached daughterboards. It contains the following section: Configuration ..."
    }, {
      "title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "CuhhmFaTbKWgmwAb",
        "urihash" : "CuhhmFaTbKWgmwAb",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de2314",
        "transactionid" : 861256,
        "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433790932672,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 3468,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 262,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433790932672,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    } ],
    "totalNumberOfChildResults" : 48,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configuration environment ",
      "document_number" : "dui0447",
      "document_version" : "j",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4489212",
      "sysurihash" : "CCSNvSCsñmVqgiaS",
      "urihash" : "CCSNvSCsñmVqgiaS",
      "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1401355988000,
      "topparentid" : 4489212,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1587394247000,
      "sysconcepts" : "Express daughterboards ; configuration environment ; P1 ; V2M ; hardware ; Technical Reference Manuals ; Power-on sequence ; HDRY headers",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 4489212,
      "parentitem" : "5e9db6c79931941038de2314",
      "concepts" : "Express daughterboards ; configuration environment ; P1 ; V2M ; hardware ; Technical Reference Manuals ; Power-on sequence ; HDRY headers",
      "documenttype" : "html",
      "isattachment" : "4489212",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717435000,
      "permanentid" : "5bc02a9c0f04c009e79c9e37a092a13798e17f9a0631e18a85e127901573",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9db6c79931941038de233b",
      "transactionid" : 861256,
      "title" : "Configuration environment ",
      "products" : [ "Logictile Express" ],
      "date" : 1648717435000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0447:j:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717435597317852,
      "sysisattachment" : "4489212",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4489212,
      "size" : 1687,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717418352,
      "syssize" : 1687,
      "sysdate" : 1648717435000,
      "haslayout" : "1",
      "topparent" : "4489212",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4489212,
      "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
      "wordcount" : 82,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "j",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717435000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0447/j/configuration/configuration-environment?lang=en",
      "modified" : 1641902272000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717435597317852,
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
      "syscollection" : "default"
    },
    "Title" : "Configuration environment",
    "Uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "Excerpt" : "NOR flash on the Motherboard Express, V2M-P1. ... Configuration files. ... Updating motherboard firmware. ... MCC command-line interface. ... Configuration environment Logictile Express",
    "FirstSentences" : "Configuration environment This section describes the configuration environment and hardware of the Versatile Express system using the Motherboard Express \\u03BCATX and CoreTile Express and ..."
  }, {
    "title" : "MOVE interface",
    "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "excerpt" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. ... All other system connectivity, such as AMBA or interrupts, are handled using the ARM ...",
    "firstSentences" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM processor.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "MOVE Coprocessor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. ... MOVE Coprocessor Technical Reference Manual Arm9",
      "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MOVE Coprocessor Technical Reference Manual ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "4BfW8UKcdHbQxR8b",
        "urihash" : "4BfW8UKcdHbQxR8b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "systransactionid" : 861255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717418000,
        "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e08",
        "transactionid" : 861255,
        "title" : "MOVE Coprocessor Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648717418000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717418529714705,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1863,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 1863,
        "sysdate" : 1648717418000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717418000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717418529714705,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "syscollection" : "default"
      },
      "Title" : "MOVE Coprocessor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. ... MOVE Coprocessor Technical Reference Manual Arm9",
      "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "excerpt" : "Intended audience This manual has been written for hardware and software engineers implementing System ... It provides information to enable designers to integrate the peripheral into a target ...",
      "firstSentences" : "Intended audience This manual has been written for hardware and software engineers implementing System-on-Chip designs. It provides information to enable designers to integrate the peripheral into ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MOVE Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. ... MOVE Coprocessor Technical Reference Manual Arm9",
        "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MOVE Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0235",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472404",
          "sysurihash" : "4BfW8UKcdHbQxR8b",
          "urihash" : "4BfW8UKcdHbQxR8b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176304489000,
          "topparentid" : 3472404,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369603000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717418000,
          "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e144388295d1e18d34e08",
          "transactionid" : 861255,
          "title" : "MOVE Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648717418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0235:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717418529714705,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1863,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717400886,
          "syssize" : 1863,
          "sysdate" : 1648717418000,
          "haslayout" : "1",
          "topparent" : "3472404",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472404,
          "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0235/c/?lang=en",
          "modified" : 1638976881000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717418529714705,
          "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "syscollection" : "default"
        },
        "Title" : "MOVE Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. ... MOVE Coprocessor Technical Reference Manual Arm9",
        "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "OFseQERBJkfamGZq",
        "urihash" : "OFseQERBJkfamGZq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "designers ; target system ; software engineers ; Intended audience ; hardware",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3472404,
        "parentitem" : "5e8e144388295d1e18d34e08",
        "concepts" : "designers ; target system ; software engineers ; Intended audience ; hardware",
        "documenttype" : "html",
        "isattachment" : "3472404",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "f69d8c880ee149a0f2940d1e58c7ca3c34e393c0f8a1c53eb6b8c9b62463",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e0c",
        "transactionid" : 861256,
        "title" : "Intended audience ",
        "products" : [ "Arm9" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434596550717,
        "sysisattachment" : "3472404",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472404,
        "size" : 259,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 259,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434596550717,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "Excerpt" : "Intended audience This manual has been written for hardware and software engineers implementing System ... It provides information to enable designers to integrate the peripheral into a target ...",
      "FirstSentences" : "Intended audience This manual has been written for hardware and software engineers implementing System-on-Chip designs. It provides information to enable designers to integrate the peripheral into ..."
    }, {
      "title" : "Feedback on this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
      "firstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MOVE Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. ... MOVE Coprocessor Technical Reference Manual Arm9",
        "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MOVE Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0235",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472404",
          "sysurihash" : "4BfW8UKcdHbQxR8b",
          "urihash" : "4BfW8UKcdHbQxR8b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176304489000,
          "topparentid" : 3472404,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369603000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717418000,
          "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e144388295d1e18d34e08",
          "transactionid" : 861255,
          "title" : "MOVE Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648717418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0235:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717418529714705,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1863,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717400886,
          "syssize" : 1863,
          "sysdate" : 1648717418000,
          "haslayout" : "1",
          "topparent" : "3472404",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472404,
          "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0235/c/?lang=en",
          "modified" : 1638976881000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717418529714705,
          "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "syscollection" : "default"
        },
        "Title" : "MOVE Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. ... MOVE Coprocessor Technical Reference Manual Arm9",
        "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback on this manual ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "Uðg4eeiPHWAQEnOS",
        "urihash" : "Uðg4eeiPHWAQEnOS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3472404,
        "parentitem" : "5e8e144388295d1e18d34e08",
        "concepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
        "documenttype" : "html",
        "isattachment" : "3472404",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "e7b670a4a5a8fd957393b2798350e9f83c1e30bea54b26dbd0aae4084333",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e12",
        "transactionid" : 861256,
        "title" : "Feedback on this manual ",
        "products" : [ "Arm9" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434290975738,
        "sysisattachment" : "3472404",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472404,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 326,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434290975738,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
        "syscollection" : "default"
      },
      "Title" : "Feedback on this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "Excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
      "FirstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ..."
    }, {
      "title" : "Using this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "excerpt" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction ... Functional Description Read this chapter for a description of the major functional ...",
      "firstSentences" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction to the MOVE coprocessor and its features. Functional Description Read this chapter for a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MOVE Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. ... MOVE Coprocessor Technical Reference Manual Arm9",
        "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MOVE Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0235",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472404",
          "sysurihash" : "4BfW8UKcdHbQxR8b",
          "urihash" : "4BfW8UKcdHbQxR8b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176304489000,
          "topparentid" : 3472404,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369603000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717418000,
          "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e144388295d1e18d34e08",
          "transactionid" : 861255,
          "title" : "MOVE Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648717418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0235:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717418529714705,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1863,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717400886,
          "syssize" : 1863,
          "sysdate" : 1648717418000,
          "haslayout" : "1",
          "topparent" : "3472404",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472404,
          "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0235/c/?lang=en",
          "modified" : 1638976881000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717418529714705,
          "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "syscollection" : "default"
        },
        "Title" : "MOVE Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. ... MOVE Coprocessor Technical Reference Manual Arm9",
        "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using this manual ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "w1xorSYRcTñgZXlZ",
        "urihash" : "w1xorSYRcTñgZXlZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "MOVE coprocessor ; signals ; System Connectivity ; Programmer ; features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3472404,
        "parentitem" : "5e8e144388295d1e18d34e08",
        "concepts" : "MOVE coprocessor ; signals ; System Connectivity ; Programmer ; features",
        "documenttype" : "html",
        "isattachment" : "3472404",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "b9e2078689d667146c1637d96af9b6f8706506065e91d9a430fd042021a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e0d",
        "transactionid" : 861256,
        "title" : "Using this manual ",
        "products" : [ "Arm9" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434072122452,
        "sysisattachment" : "3472404",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472404,
        "size" : 495,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 495,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434072122452,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
        "syscollection" : "default"
      },
      "Title" : "Using this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "Excerpt" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction ... Functional Description Read this chapter for a description of the major functional ...",
      "FirstSentences" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction to the MOVE coprocessor and its features. Functional Description Read this chapter for a ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MOVE interface ",
      "document_number" : "ddi0235",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3472404",
      "sysurihash" : "8ggQ4VrfpoHz0bðF",
      "urihash" : "8ggQ4VrfpoHz0bðF",
      "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176304489000,
      "topparentid" : 3472404,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369603000,
      "sysconcepts" : "ARM processor ; coprocessor interface ; connectivity ; MOVE ; AMBA",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3472404,
      "parentitem" : "5e8e144388295d1e18d34e08",
      "concepts" : "ARM processor ; coprocessor interface ; connectivity ; MOVE ; AMBA",
      "documenttype" : "html",
      "isattachment" : "3472404",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717434000,
      "permanentid" : "9455dd787e87ede6e894e716c1b224e985b612efd7541233c5a7021e132d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e144388295d1e18d34e16",
      "transactionid" : 861256,
      "title" : "MOVE interface ",
      "products" : [ "Arm9" ],
      "date" : 1648717434000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0235:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717434660407896,
      "sysisattachment" : "3472404",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3472404,
      "size" : 398,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717400886,
      "syssize" : 398,
      "sysdate" : 1648717434000,
      "haslayout" : "1",
      "topparent" : "3472404",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3472404,
      "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
      "wordcount" : 41,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717434000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0235/c/introduction/move-interface?lang=en",
      "modified" : 1638976881000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717434660407896,
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
      "syscollection" : "default"
    },
    "Title" : "MOVE interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "Excerpt" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. ... All other system connectivity, such as AMBA or interrupts, are handled using the ARM ...",
    "FirstSentences" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM processor."
  }, {
    "title" : "Determining the core and system state",
    "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "excerpt" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core ... Before you can examine the core and system state, the debugger must determine whether ...",
    "firstSentences" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core and system state by forcing the load and store multiples into the instruction pipeline. Before ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
      "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "WqwiVG0ðFxE2wnyn",
        "urihash" : "WqwiVG0ðFxE2wnyn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082778000,
        "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a7557",
        "transactionid" : 863721,
        "title" : "ARM966E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649082778000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082778850511051,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1782,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082607966,
        "syssize" : 1782,
        "sysdate" : 1649082778000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082778000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082778850511051,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
      "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Monitor mode debug",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "excerpt" : "The vector catching hardware may be used but must not be configured to catch the ... In the event that the watchpoint registers are written to during an access, all ... Monitor mode debug Arm9",
      "firstSentences" : "Monitor mode debug The ARM9E-S within ARM966E-S contains logic which allows the debugging of a system without stopping the core entirely. This allows the continued servicing of critical interrupt ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0164",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497874",
          "sysurihash" : "WqwiVG0ðFxE2wnyn",
          "urihash" : "WqwiVG0ðFxE2wnyn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389486000,
          "topparentid" : 3497874,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376347000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082778000,
          "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9bfd977155116a7557",
          "transactionid" : 863721,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649082778000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0164:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082778850511051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082607966,
          "syssize" : 1782,
          "sysdate" : 1649082778000,
          "haslayout" : "1",
          "topparent" : "3497874",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497874,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082778000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0164/a/?lang=en",
          "modified" : 1638974614000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082778850511051,
          "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Monitor mode debug ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "MsvXesiH84lzyIn0",
        "urihash" : "MsvXesiH84lzyIn0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
        "systransactionid" : 861251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "monitor mode ; watchpoints ; registers ; breakpoints ; core ; ARM9E ; prefetch ; ARM ; real-time ; debugging ; unpredictable behavior ; functionality ; external memory ; use of the range ; coprocessor ; exceptions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497874,
        "parentitem" : "5e8e2e9bfd977155116a7557",
        "concepts" : "monitor mode ; watchpoints ; registers ; breakpoints ; core ; ARM9E ; prefetch ; ARM ; real-time ; debugging ; unpredictable behavior ; functionality ; external memory ; use of the range ; coprocessor ; exceptions",
        "documenttype" : "html",
        "isattachment" : "3497874",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717176000,
        "permanentid" : "83065d09f4ba9fe53d686ce01c3506dbf2f5839f035709c7e3ba96ff5289",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9cfd977155116a7648",
        "transactionid" : 861251,
        "title" : "Monitor mode debug ",
        "products" : [ "Arm9" ],
        "date" : 1648717176000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717176192794928,
        "sysisattachment" : "3497874",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497874,
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717171492,
        "syssize" : 2504,
        "sysdate" : 1648717176000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 188,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717176000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717176192794928,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
        "syscollection" : "default"
      },
      "Title" : "Monitor mode debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "Excerpt" : "The vector catching hardware may be used but must not be configured to catch the ... In the event that the watchpoint registers are written to during an access, all ... Monitor mode debug Arm9",
      "FirstSentences" : "Monitor mode debug The ARM9E-S within ARM966E-S contains logic which allows the debugging of a system without stopping the core entirely. This allows the continued servicing of critical interrupt ..."
    }, {
      "title" : "The protocol converter",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "excerpt" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S ... The messages broadcast over this connection must be converted to the interface ...",
      "firstSentences" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S development system. The messages broadcast over this connection must be converted to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0164",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497874",
          "sysurihash" : "WqwiVG0ðFxE2wnyn",
          "urihash" : "WqwiVG0ðFxE2wnyn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389486000,
          "topparentid" : 3497874,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376347000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082778000,
          "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9bfd977155116a7557",
          "transactionid" : 863721,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649082778000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0164:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082778850511051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082607966,
          "syssize" : 1782,
          "sysdate" : 1649082778000,
          "haslayout" : "1",
          "topparent" : "3497874",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497874,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082778000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0164/a/?lang=en",
          "modified" : 1638974614000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082778850511051,
          "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The protocol converter ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "Jy908DVmkðCUhHmB",
        "urihash" : "Jy908DVmkðCUhHmB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
        "systransactionid" : 861251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "protocol converter ; ARM966E ; interface ; development system ; parallel port ; conversion ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497874,
        "parentitem" : "5e8e2e9bfd977155116a7557",
        "concepts" : "protocol converter ; ARM966E ; interface ; development system ; parallel port ; conversion ; connection",
        "documenttype" : "html",
        "isattachment" : "3497874",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717176000,
        "permanentid" : "72fba11d0135a9ff53d0cdf5b64d6dedf099724edabec2cb27b24cead644",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9cfd977155116a7635",
        "transactionid" : 861251,
        "title" : "The protocol converter ",
        "products" : [ "Arm9" ],
        "date" : 1648717176000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717176193761667,
        "sysisattachment" : "3497874",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497874,
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717171492,
        "syssize" : 303,
        "sysdate" : 1648717176000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717176000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717176193761667,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
        "syscollection" : "default"
      },
      "Title" : "The protocol converter",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "Excerpt" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S ... The messages broadcast over this connection must be converted to the interface ...",
      "FirstSentences" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S development system. The messages broadcast over this connection must be converted to the ..."
    }, {
      "title" : "Enabling the write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "excerpt" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register ... Once this bit has been set, all writes to bufferable address locations use the write ...",
      "firstSentences" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register. Once this bit has been set, all writes to bufferable address locations use the write buffer.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0164",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497874",
          "sysurihash" : "WqwiVG0ðFxE2wnyn",
          "urihash" : "WqwiVG0ðFxE2wnyn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389486000,
          "topparentid" : 3497874,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376347000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082778000,
          "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9bfd977155116a7557",
          "transactionid" : 863721,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649082778000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0164:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082778850511051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082607966,
          "syssize" : 1782,
          "sysdate" : 1649082778000,
          "haslayout" : "1",
          "topparent" : "3497874",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497874,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082778000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0164/a/?lang=en",
          "modified" : 1638974614000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082778850511051,
          "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Enabling the write buffer ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "ñlyVjKihGOkilL7x",
        "urihash" : "ñlyVjKihGOkilL7x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
        "systransactionid" : 861251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "AHB Data ; bufferable regions ; debugging purposes ; slave peripheral ; address locations ; control register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497874,
        "parentitem" : "5e8e2e9bfd977155116a7557",
        "concepts" : "AHB Data ; bufferable regions ; debugging purposes ; slave peripheral ; address locations ; control register",
        "documenttype" : "html",
        "isattachment" : "3497874",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717175000,
        "permanentid" : "58865a17643791690a08dbb4490109d2757697afbcbb5831a2f941d773cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9cfd977155116a75c9",
        "transactionid" : 861251,
        "title" : "Enabling the write buffer ",
        "products" : [ "Arm9" ],
        "date" : 1648717175000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717175949809395,
        "sysisattachment" : "3497874",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497874,
        "size" : 487,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717171521,
        "syssize" : 487,
        "sysdate" : 1648717175000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717175000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717175949809395,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Enabling the write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "Excerpt" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register ... Once this bit has been set, all writes to bufferable address locations use the write ...",
      "FirstSentences" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register. Once this bit has been set, all writes to bufferable address locations use the write buffer."
    } ],
    "totalNumberOfChildResults" : 117,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Determining the core and system state ",
      "document_number" : "ddi0164",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497874",
      "sysurihash" : "BYYkt45el6QI3RAW",
      "urihash" : "BYYkt45el6QI3RAW",
      "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
      "systransactionid" : 861251,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176389486000,
      "topparentid" : 3497874,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376347000,
      "sysconcepts" : "core ; processor entered ; instruction pipeline ; store multiples ; register ; EmbeddedICE-RT ; debugger ; load",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3497874,
      "parentitem" : "5e8e2e9bfd977155116a7557",
      "concepts" : "core ; processor entered ; instruction pipeline ; store multiples ; register ; EmbeddedICE-RT ; debugger ; load",
      "documenttype" : "html",
      "isattachment" : "3497874",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717176000,
      "permanentid" : "893381c7a490536e3fe015448c41cd551286841d2a1680676f761d70343d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e9cfd977155116a7640",
      "transactionid" : 861251,
      "title" : "Determining the core and system state ",
      "products" : [ "Arm9" ],
      "date" : 1648717176000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0164:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717176327292086,
      "sysisattachment" : "3497874",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497874,
      "size" : 505,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717171492,
      "syssize" : 505,
      "sysdate" : 1648717176000,
      "haslayout" : "1",
      "topparent" : "3497874",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497874,
      "content_description" : "This document is a reference manual for the ARM966E-S.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717176000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
      "modified" : 1638974614000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717176327292086,
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
      "syscollection" : "default"
    },
    "Title" : "Determining the core and system state",
    "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "Excerpt" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core ... Before you can examine the core and system state, the debugger must determine whether ...",
    "FirstSentences" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core and system state by forcing the load and store multiples into the instruction pipeline. Before ..."
  }, {
    "title" : "CoreSight Management Registers",
    "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "clickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "excerpt" : "CoreSight Management Registers Here are the CoreSight Management registers. ... These registers are the same for each variant with the following exceptions: The COM-AP component does not ...",
    "firstSentences" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not implement ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "JiñyBWD01yñP5ñeL",
        "urihash" : "JiñyBWD01yñP5ñeL",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
        "systransactionid" : 863717,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082597000,
        "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c636da9f9552000f9bdd",
        "transactionid" : 863717,
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1649082597000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082597843259849,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082485178,
        "syssize" : 4435,
        "sysdate" : 1649082597000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 288,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082597000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082597843259849,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "excerpt" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name ... DAPBUS Target slave interface on COM-AP programming interfaces and register access ...",
      "firstSentences" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name Description AMBA4 APB Target slave interface on all programming interfaces (except for COM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "document_number" : "101130",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3836114",
          "sysurihash" : "JiñyBWD01yñP5ñeL",
          "urihash" : "JiñyBWD01yñP5ñeL",
          "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
          "systransactionid" : 863717,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1544788977000,
          "topparentid" : 3836114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596180022000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082597000,
          "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23c636da9f9552000f9bdd",
          "transactionid" : 863717,
          "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
          "date" : 1649082597000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101130:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082597843259849,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4435,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082485178,
          "syssize" : 4435,
          "sysdate" : 1649082597000,
          "haslayout" : "1",
          "topparent" : "3836114",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3836114,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082597000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101130/0002/?lang=en",
          "modified" : 1636970668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082597843259849,
          "uri" : "https://developer.arm.com/documentation/101130/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "b5nphwk3S9GV9Yky",
        "urihash" : "b5nphwk3S9GV9Yky",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
        "systransactionid" : 861249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "slave interface ; Cortex-M ; APB ; servicing agent ; processor cores ; ongoing transaction ; low-cost transport ; low-power usage ; non-AHB mode ; access infrastructure ; communication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "attachmentparentid" : 3836114,
        "parentitem" : "5f23c636da9f9552000f9bdd",
        "concepts" : "slave interface ; Cortex-M ; APB ; servicing agent ; processor cores ; ongoing transaction ; low-cost transport ; low-power usage ; non-AHB mode ; access infrastructure ; communication",
        "documenttype" : "html",
        "isattachment" : "3836114",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717083000,
        "permanentid" : "e2e3471c0a890aa4ecb8cae4af5e9a13ae9a63d7efe3fc75e36c54b3d1d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c637da9f9552000f9be4",
        "transactionid" : 861249,
        "title" : "Interfaces ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1648717083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717083395469777,
        "sysisattachment" : "3836114",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3836114,
        "size" : 1397,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717081075,
        "syssize" : 1397,
        "sysdate" : 1648717083000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/Introduction/Interfaces?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717083395469777,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "Excerpt" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name ... DAPBUS Target slave interface on COM-AP programming interfaces and register access ...",
      "FirstSentences" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name Description AMBA4 APB Target slave interface on all programming interfaces (except for COM ..."
    }, {
      "title" : "Signals for the sdc600_apbcom_ext",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "excerpt" : "Indicates the completion of a transfer. ... RX_DATA[7:0] Input Data line from Internal APBCOM's TxEngine. ... REMRR Output Remote reboot request to the power control unit.",
      "firstSentences" : "Signals for the sdc600_apbcom_ext The following tables show the signals of the ADIv6 External APBCOM component. Table A-1 External APBCOM, system signals Name Direction Description PCLK Input The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "document_number" : "101130",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3836114",
          "sysurihash" : "JiñyBWD01yñP5ñeL",
          "urihash" : "JiñyBWD01yñP5ñeL",
          "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
          "systransactionid" : 863717,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1544788977000,
          "topparentid" : 3836114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596180022000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082597000,
          "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23c636da9f9552000f9bdd",
          "transactionid" : 863717,
          "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
          "date" : 1649082597000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101130:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082597843259849,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4435,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082485178,
          "syssize" : 4435,
          "sysdate" : 1649082597000,
          "haslayout" : "1",
          "topparent" : "3836114",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3836114,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082597000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101130/0002/?lang=en",
          "modified" : 1636970668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082597843259849,
          "uri" : "https://developer.arm.com/documentation/101130/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signals for the sdc600_apbcom_ext ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "buADBCOSVoYrbNU9",
        "urihash" : "buADBCOSVoYrbNU9",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
        "systransactionid" : 861249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "Remote reboot ; External APBCOM ; signals ; Port components ; request ; RRDIS ; control unit ; synchronizer flops ; slave interface ; new transaction ; Address bus ; static configuration ; RxEngine FIFO ; glitch-free",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "attachmentparentid" : 3836114,
        "parentitem" : "5f23c636da9f9552000f9bdd",
        "concepts" : "Remote reboot ; External APBCOM ; signals ; Port components ; request ; RRDIS ; control unit ; synchronizer flops ; slave interface ; new transaction ; Address bus ; static configuration ; RxEngine FIFO ; glitch-free",
        "documenttype" : "html",
        "isattachment" : "3836114",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717083000,
        "permanentid" : "52ac0802dca296e39c019c98315b94e3c6027d6c6e9038596ee52a03808e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c637da9f9552000f9c0c",
        "transactionid" : 861249,
        "title" : "Signals for the sdc600_apbcom_ext ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1648717083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717083354378068,
        "sysisattachment" : "3836114",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3836114,
        "size" : 4014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717081028,
        "syssize" : 4014,
        "sysdate" : 1648717083000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717083354378068,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
        "syscollection" : "default"
      },
      "Title" : "Signals for the sdc600_apbcom_ext",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "Excerpt" : "Indicates the completion of a transfer. ... RX_DATA[7:0] Input Data line from Internal APBCOM's TxEngine. ... REMRR Output Remote reboot request to the power control unit.",
      "FirstSentences" : "Signals for the sdc600_apbcom_ext The following tables show the signals of the ADIv6 External APBCOM component. Table A-1 External APBCOM, system signals Name Direction Description PCLK Input The ..."
    }, {
      "title" : "Feature ID TxEngine Register",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "excerpt" : "The defined value of this bit is: 0x0 TxEngine does not support 8-bit wide writes. ... [7:4] ... [3:2] - res0. ... Feature ID TxEngine Register CoreSight SDC-600 Secure Debug Channel",
      "firstSentences" : "Feature ID TxEngine Register This register provides information about the features implemented in the COM Port TxEngine. The FIDTXR characteristics are: Usage constraints There are no usage ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "document_number" : "101130",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3836114",
          "sysurihash" : "JiñyBWD01yñP5ñeL",
          "urihash" : "JiñyBWD01yñP5ñeL",
          "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
          "systransactionid" : 863717,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1544788977000,
          "topparentid" : 3836114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596180022000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082597000,
          "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23c636da9f9552000f9bdd",
          "transactionid" : 863717,
          "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
          "date" : 1649082597000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101130:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082597843259849,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4435,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082485178,
          "syssize" : 4435,
          "sysdate" : 1649082597000,
          "haslayout" : "1",
          "topparent" : "3836114",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3836114,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082597000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101130/0002/?lang=en",
          "modified" : 1636970668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082597843259849,
          "uri" : "https://developer.arm.com/documentation/101130/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feature ID TxEngine Register ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "jk5WrMnaadJ0ð7zG",
        "urihash" : "jk5WrMnaadJ0ð7zG",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
        "systransactionid" : 861249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "assignments ; TxEngine ; Port modules ; register located ; read-only memory-mapped ; functionality ; 0xAFAFAF12 ; APB",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "attachmentparentid" : 3836114,
        "parentitem" : "5f23c636da9f9552000f9bdd",
        "concepts" : "assignments ; TxEngine ; Port modules ; register located ; read-only memory-mapped ; functionality ; 0xAFAFAF12 ; APB",
        "documenttype" : "html",
        "isattachment" : "3836114",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717083000,
        "permanentid" : "373b407287b4f87545b5e20a98d13b04b63852194cbd062724ed7a9f34ec",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c637da9f9552000f9c01",
        "transactionid" : 861249,
        "title" : "Feature ID TxEngine Register ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1648717083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717083345275858,
        "sysisattachment" : "3836114",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3836114,
        "size" : 1883,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717081059,
        "syssize" : 1883,
        "sysdate" : 1648717083000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717083345275858,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
        "syscollection" : "default"
      },
      "Title" : "Feature ID TxEngine Register",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "Excerpt" : "The defined value of this bit is: 0x0 TxEngine does not support 8-bit wide writes. ... [7:4] ... [3:2] - res0. ... Feature ID TxEngine Register CoreSight SDC-600 Secure Debug Channel",
      "FirstSentences" : "Feature ID TxEngine Register This register provides information about the features implemented in the COM Port TxEngine. The FIDTXR characteristics are: Usage constraints There are no usage ..."
    } ],
    "totalNumberOfChildResults" : 55,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight Management Registers ",
      "document_number" : "101130",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3836114",
      "sysurihash" : "U2PJE7mrR7pElLKp",
      "urihash" : "U2PJE7mrR7pElLKp",
      "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
      "systransactionid" : 861249,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1544788977000,
      "topparentid" : 3836114,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596180022000,
      "sysconcepts" : "DAP variants ; Integrated Cortex-M ; registers ; WI ; RAZ ; DEVID ; RO ; Peripheral ID ; Device Configuration ; Lock Access ; Claim Tag Set ; COM-AP component ; Authentication ; exceptions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
      "attachmentparentid" : 3836114,
      "parentitem" : "5f23c636da9f9552000f9bdd",
      "concepts" : "DAP variants ; Integrated Cortex-M ; registers ; WI ; RAZ ; DEVID ; RO ; Peripheral ID ; Device Configuration ; Lock Access ; Claim Tag Set ; COM-AP component ; Authentication ; exceptions",
      "documenttype" : "html",
      "isattachment" : "3836114",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717083000,
      "permanentid" : "6fa73978572ad3eec6d17d06828456f1db955f5a08f360cef1a66704cb0b",
      "syslanguage" : [ "English" ],
      "itemid" : "5f23c637da9f9552000f9c07",
      "transactionid" : 861249,
      "title" : "CoreSight Management Registers ",
      "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
      "date" : 1648717083000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101130:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717083437801988,
      "sysisattachment" : "3836114",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3836114,
      "size" : 2373,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717081059,
      "syssize" : 2373,
      "sysdate" : 1648717083000,
      "haslayout" : "1",
      "topparent" : "3836114",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3836114,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
      "wordcount" : 165,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717083000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
      "modified" : 1636970668000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717083437801988,
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
      "syscollection" : "default"
    },
    "Title" : "CoreSight Management Registers",
    "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "Excerpt" : "CoreSight Management Registers Here are the CoreSight Management registers. ... These registers are the same for each variant with the following exceptions: The COM-AP component does not ...",
    "FirstSentences" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not implement ..."
  }, {
    "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "excerpt" : "Copyright © 2020 Arm Limited (or its affiliates). ... Company 02557590 registered in England. ... (LES-PRE-20349) ... All rights reserved. ... Non-Confidential ... 2 Confidentiality Status",
    "firstSentences" : "Arm® DynamIQ™ Shared Unit MP135 Revision: r4p2 Technical Reference Manual Copyright © 2020 Arm Limited or its affiliates. All rights reserved. 101512_0402_05_en Arm® DynamIQ™ Shared Unit MP135",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "lf9Tpy5WoB6Xwq6f",
        "urihash" : "lf9Tpy5WoB6Xwq6f",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2befeb1a7c5445f2906fe",
        "transactionid" : 861248,
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032218167165,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029323,
        "syssize" : 4213,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032218167165,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "lf9Tpy5WoB6Xwq6f",
        "urihash" : "lf9Tpy5WoB6Xwq6f",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2befeb1a7c5445f2906fe",
        "transactionid" : 861248,
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032218167165,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029323,
        "syssize" : 4213,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032218167165,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "Power and clock gate control signals",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "excerpt" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. ... Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn ...",
      "firstSentences" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn Input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "document_number" : "101512",
          "document_version" : "0402",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4290802",
          "sysurihash" : "lf9Tpy5WoB6Xwq6f",
          "urihash" : "lf9Tpy5WoB6Xwq6f",
          "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1603201181000,
          "topparentid" : 4290802,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604501246000,
          "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717032000,
          "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa2befeb1a7c5445f2906fe",
          "transactionid" : 861248,
          "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1648717032000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101512:0402:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717032218167165,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4213,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717029323,
          "syssize" : 4213,
          "sysdate" : 1648717032000,
          "haslayout" : "1",
          "topparent" : "4290802",
          "label_version" : "r4p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4290802,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717032000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101512/0402/?lang=en",
          "modified" : 1636977295000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717032218167165,
          "uri" : "https://developer.arm.com/documentation/101512/0402/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Power and clock gate control signals ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "YDVI6gGkUgoTblDN",
        "urihash" : "YDVI6gGkUgoTblDN",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "controller request ; Active-LOW signal ; clock gate ; DebugBlock ; ongoing transaction ; PSLVERR response ; APB accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4290802,
        "parentitem" : "5fa2befeb1a7c5445f2906fe",
        "concepts" : "controller request ; Active-LOW signal ; clock gate ; DebugBlock ; ongoing transaction ; PSLVERR response ; APB accesses",
        "documenttype" : "html",
        "isattachment" : "4290802",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "dbf8284f8d26b4d3de60a4c4bdd7e4775239d677657d91a7ae1fd02f793a",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2bf00b1a7c5445f2907c6",
        "transactionid" : 861248,
        "title" : "Power and clock gate control signals ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032214238635,
        "sysisattachment" : "4290802",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4290802,
        "size" : 1100,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029294,
        "syssize" : 1100,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032214238635,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
        "syscollection" : "default"
      },
      "Title" : "Power and clock gate control signals",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "Excerpt" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. ... Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn ...",
      "FirstSentences" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn Input ..."
    }, {
      "title" : "ATB interface signals",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "excerpt" : "14 ATB interface signals The following table shows the ATB interface signals. ... Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready.",
      "firstSentences" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready. AFVALIDMx Input FIFO ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "document_number" : "101512",
          "document_version" : "0402",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4290802",
          "sysurihash" : "lf9Tpy5WoB6Xwq6f",
          "urihash" : "lf9Tpy5WoB6Xwq6f",
          "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1603201181000,
          "topparentid" : 4290802,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604501246000,
          "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717032000,
          "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa2befeb1a7c5445f2906fe",
          "transactionid" : 861248,
          "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1648717032000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101512:0402:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717032218167165,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4213,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717029323,
          "syssize" : 4213,
          "sysdate" : 1648717032000,
          "haslayout" : "1",
          "topparent" : "4290802",
          "label_version" : "r4p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4290802,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717032000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101512/0402/?lang=en",
          "modified" : 1636977295000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717032218167165,
          "uri" : "https://developer.arm.com/documentation/101512/0402/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATB interface signals ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "GUWxUi8BPGrxFScf",
        "urihash" : "GUWxUi8BPGrxFScf",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "ATB interface ; flush request ; Input FIFO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4290802,
        "parentitem" : "5fa2befeb1a7c5445f2906fe",
        "concepts" : "ATB interface ; flush request ; Input FIFO",
        "documenttype" : "html",
        "isattachment" : "4290802",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "e9b008c6b23cf8d4eab5818404c50d008da3c4546b1118d2f4ff8415558e",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2bf00b1a7c5445f2907bd",
        "transactionid" : 861248,
        "title" : "ATB interface signals ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032212874242,
        "sysisattachment" : "4290802",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4290802,
        "size" : 497,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029313,
        "syssize" : 497,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032212874242,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "ATB interface signals",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "Excerpt" : "14 ATB interface signals The following table shows the ATB interface signals. ... Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready.",
      "FirstSentences" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready. AFVALIDMx Input FIFO ..."
    } ],
    "totalNumberOfChildResults" : 201,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
      "document_number" : "101512",
      "document_version" : "0402",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4290802",
      "sysauthor" : "ARM",
      "sysurihash" : "HiOlrL0ngpsfnTgr",
      "urihash" : "HiOlrL0ngpsfnTgr",
      "sysuri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
      "keywords" : "DSU",
      "systransactionid" : 861248,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1603201181000,
      "topparentid" : 4290802,
      "numberofpages" : 304,
      "sysconcepts" : "cluster ; instructions ; cores ; Exception level ; DebugBlock ; DSU ; interfacing ; transactions ; general-purpose register ; syntax ; L3 caches ; AArch32 state ; registers ; configurations ; caches ; peripheral port",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
      "attachmentparentid" : 4290802,
      "parentitem" : "5fa2befeb1a7c5445f2906fe",
      "concepts" : "cluster ; instructions ; cores ; Exception level ; DebugBlock ; DSU ; interfacing ; transactions ; general-purpose register ; syntax ; L3 caches ; AArch32 state ; registers ; configurations ; caches ; peripheral port",
      "documenttype" : "pdf",
      "isattachment" : "4290802",
      "sysindexeddate" : 1648717034000,
      "permanentid" : "612b697ca7800b0afb8f231d5a23b656dfd597286192f9f2ab6b0830478b",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa2bf00b1a7c5445f2907ed",
      "transactionid" : 861248,
      "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU) MP135. It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
      "date" : 1648717033000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101512:0402:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717033530042875,
      "sysisattachment" : "4290802",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4290802,
      "size" : 1513776,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717031972,
      "syssubject" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU) MP135. It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
      "syssize" : 1513776,
      "sysdate" : 1648717033000,
      "topparent" : "4290802",
      "author" : "ARM",
      "label_version" : "r4p2",
      "systopparentid" : 4290802,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
      "wordcount" : 3823,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717034000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717033530042875,
      "uri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "Excerpt" : "Copyright © 2020 Arm Limited (or its affiliates). ... Company 02557590 registered in England. ... (LES-PRE-20349) ... All rights reserved. ... Non-Confidential ... 2 Confidentiality Status",
    "FirstSentences" : "Arm® DynamIQ™ Shared Unit MP135 Revision: r4p2 Technical Reference Manual Copyright © 2020 Arm Limited or its affiliates. All rights reserved. 101512_0402_05_en Arm® DynamIQ™ Shared Unit MP135"
  }, {
    "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "excerpt" : "Web Address ... PrimeCell AHB SRAM/NOR Memory Controller ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0389B ... Preface ... About this manual ... x Feedback ... xiv ... Introduction",
    "firstSentences" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Revision: r0p1 Technical Reference Manual Copyright © 2006 ARM Limited. All rights reserved. ARM DDI 0389B ii PrimeCell AHB SRAM/NOR Memory ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
      "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "3oWtCme1wkxjzcoM",
        "urihash" : "3oWtCme1wkxjzcoM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb288295d1e18d38518",
        "transactionid" : 861248,
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019395513844,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1965,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 1965,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019395513844,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
      "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "excerpt" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. ... AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low-power ...",
      "firstSentences" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. Figure 2.1. AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "document_number" : "ddi0389",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987359",
          "sysurihash" : "3oWtCme1wkxjzcoM",
          "urihash" : "3oWtCme1wkxjzcoM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190037268000,
          "topparentid" : 4987359,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375602000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2bb288295d1e18d38518",
          "transactionid" : 861248,
          "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0389:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019395513844,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1965,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717002285,
          "syssize" : 1965,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "4987359",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987359,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0389/b/?lang=en",
          "modified" : 1639049544000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019395513844,
          "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "1OcIeh2qnS4dVZGs",
        "urihash" : "1OcIeh2qnS4dVZGs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4987359,
        "parentitem" : "5e8e2bb288295d1e18d38518",
        "documenttype" : "html",
        "isattachment" : "4987359",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "59df08cc5c6ea3d2fb629cfe01e81f3ded5d763d7fcd9068d010789497f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb288295d1e18d3852d",
        "transactionid" : 861248,
        "title" : "Functional description ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019671128628,
        "sysisattachment" : "4987359",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987359,
        "size" : 285,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 285,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/functional-overview/functional-description?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019671128628,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "Excerpt" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. ... AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low-power ...",
      "FirstSentences" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. Figure 2.1. AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low- ..."
    }, {
      "title" : "AHB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "excerpt" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. ... This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect ...",
      "firstSentences" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect protocol.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "document_number" : "ddi0389",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987359",
          "sysurihash" : "3oWtCme1wkxjzcoM",
          "urihash" : "3oWtCme1wkxjzcoM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190037268000,
          "topparentid" : 4987359,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375602000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2bb288295d1e18d38518",
          "transactionid" : 861248,
          "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0389:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019395513844,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1965,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717002285,
          "syssize" : 1965,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "4987359",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987359,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0389/b/?lang=en",
          "modified" : 1639049544000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019395513844,
          "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB interface ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "ñhðS1e5Z8uZfgDqg",
        "urihash" : "ñhðS1e5Z8uZfgDqg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "sysconcepts" : "interface ; required transfers ; incoming AHB ; optimizations ; protocol",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4987359,
        "parentitem" : "5e8e2bb288295d1e18d38518",
        "concepts" : "interface ; required transfers ; incoming AHB ; optimizations ; protocol",
        "documenttype" : "html",
        "isattachment" : "4987359",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "447300dca423b22b137825b7dfce1f12418e8ccf82fa33b91448eacb3140",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb288295d1e18d3852e",
        "transactionid" : 861248,
        "title" : "AHB interface ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019635167836,
        "sysisattachment" : "4987359",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987359,
        "size" : 430,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 430,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019635167836,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "Excerpt" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. ... This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect ...",
      "FirstSentences" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect protocol."
    }, {
      "title" : "Memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "excerpt" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "firstSentences" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "document_number" : "ddi0389",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987359",
          "sysurihash" : "3oWtCme1wkxjzcoM",
          "urihash" : "3oWtCme1wkxjzcoM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190037268000,
          "topparentid" : 4987359,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375602000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2bb288295d1e18d38518",
          "transactionid" : 861248,
          "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0389:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019395513844,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1965,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717002285,
          "syssize" : 1965,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "4987359",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987359,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0389/b/?lang=en",
          "modified" : 1639049544000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019395513844,
          "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory initialization ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "KCq2E65Mox0SbXat",
        "urihash" : "KCq2E65Mox0SbXat",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "sysconcepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4987359,
        "parentitem" : "5e8e2bb288295d1e18d38518",
        "concepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "documenttype" : "html",
        "isattachment" : "4987359",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "f7830a9b9e773ac0b424436a04853760a9febcca6ddb9990b3dc08f33d33",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb388295d1e18d38560",
        "transactionid" : 861248,
        "title" : "Memory initialization ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019488923241,
        "sysisattachment" : "4987359",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987359,
        "size" : 872,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 872,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019488923241,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "Memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "Excerpt" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "FirstSentences" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the configuration ..."
    } ],
    "totalNumberOfChildResults" : 74,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
      "document_number" : "ddi0389",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4987359",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "CFM6neð1iy7Gi2ZQ",
      "urihash" : "CFM6neð1iy7Gi2ZQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
      "systransactionid" : 861248,
      "copyright" : "Copyright © 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1190037268000,
      "topparentid" : 4987359,
      "numberofpages" : 110,
      "sysconcepts" : "ARM Limited ; assignments ; AHB ; commands ; programmer ; integrators ; memory controllers ; clock domains ; transfers ; configurations ; reads ; protocol ; bus ; low-power states ; APB interface ; assertion",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 4987359,
      "parentitem" : "5e8e2bb288295d1e18d38518",
      "concepts" : "ARM Limited ; assignments ; AHB ; commands ; programmer ; integrators ; memory controllers ; clock domains ; transfers ; configurations ; reads ; protocol ; bus ; low-power states ; APB interface ; assertion",
      "documenttype" : "pdf",
      "isattachment" : "4987359",
      "sysindexeddate" : 1648717022000,
      "permanentid" : "64dc7137538b5022a19a08d50f5db169b3813adbfec11c34f6c2ca04fe47",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2bb388295d1e18d38592",
      "transactionid" : 861248,
      "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
      "date" : 1648717022000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0389:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717022242016106,
      "sysisattachment" : "4987359",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4987359,
      "size" : 897431,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717003946,
      "syssize" : 897431,
      "sysdate" : 1648717022000,
      "topparent" : "4987359",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 4987359,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
      "wordcount" : 1520,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717022000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717022242016106,
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "Excerpt" : "Web Address ... PrimeCell AHB SRAM/NOR Memory Controller ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0389B ... Preface ... About this manual ... x Feedback ... xiv ... Introduction",
    "FirstSentences" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Revision: r0p1 Technical Reference Manual Copyright © 2006 ARM Limited. All rights reserved. ARM DDI 0389B ii PrimeCell AHB SRAM/NOR Memory ..."
  }, {
    "title" : "About instruction cycle timing",
    "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "excerpt" : "About instruction cycle timing This chapter provides information to estimate how much execution time ... The complexity of the Cortex-A9 processor makes it impossible to guarantee precise ...",
    "firstSentences" : "About instruction cycle timing This chapter provides information to estimate how much execution time particular code sequences require. The complexity of the Cortex-A9 processor makes it ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysurihash" : "vXLvHzae56Ufc7rt",
        "urihash" : "vXLvHzae56Ufc7rt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c0e",
        "transactionid" : 861248,
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019765463603,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717007241,
        "syssize" : 2220,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "3475282",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 172,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0409/i/?lang=en",
        "modified" : 1639128266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019765463603,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "excerpt" : "Change history ... Change ... First release for r1p0 ... Second release for r2p0 ... First release for r2p2 ... First release for r3p0 ... First release for r4p0 ... First release for r4p1",
      "firstSentences" : "Cortex-A9 NEON Media Processing Engine Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0409I (ID091612) ARM DDI 0409I ID091612 Cortex-A9 NEON ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0409",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475282",
          "sysurihash" : "vXLvHzae56Ufc7rt",
          "urihash" : "vXLvHzae56Ufc7rt",
          "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822886000,
          "topparentid" : 3475282,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370410000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e176afd977155116a3c0e",
          "transactionid" : 861248,
          "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0409:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019765463603,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717007241,
          "syssize" : 2220,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "3475282",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475282,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
          "wordcount" : 172,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0409/i/?lang=en",
          "modified" : 1639128266000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019765463603,
          "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "1LmTzkN1wvrJWrtx",
        "urihash" : "1LmTzkN1wvrJWrtx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
        "keywords" : "Cortex-A9, Cortex-A9, NEON",
        "systransactionid" : 861248,
        "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "numberofpages" : 49,
        "sysconcepts" : "Advanced SIMD ; instructions ; extensions ; registers ; conversions ; ARM ; floating-point ; assignments ; shows ; cycles ; documentation ; vector operations ; Cortex ; third parties ; formats ; coprocessors",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3475282,
        "parentitem" : "5e8e176afd977155116a3c0e",
        "concepts" : "Advanced SIMD ; instructions ; extensions ; registers ; conversions ; ARM ; floating-point ; assignments ; shows ; cycles ; documentation ; vector operations ; Cortex ; third parties ; formats ; coprocessors",
        "documenttype" : "pdf",
        "isattachment" : "3475282",
        "sysindexeddate" : 1648717020000,
        "permanentid" : "bf6b5faa0d3b378be7b8e4b4bacd3a020c60e65b30f3a960ae0891f3f719",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c45",
        "transactionid" : 861248,
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "subject" : "The Cortex-A9 MPE Technical Reference Manual(TRM) describes extensions of Cortex-A9 functionality with support for the ARM Vector Floating-Point v3(VFPv3) and Advanced SIMD instruction sets for engineers designing a System-on-Chip (SoC) device using the Cortex-A9 NEON Media Processing Engine (MPE). ",
        "date" : 1648717020000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717020165223702,
        "sysisattachment" : "3475282",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475282,
        "size" : 436206,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717008454,
        "syssubject" : "The Cortex-A9 MPE Technical Reference Manual(TRM) describes extensions of Cortex-A9 functionality with support for the ARM Vector Floating-Point v3(VFPv3) and Advanced SIMD instruction sets for engineers designing a System-on-Chip (SoC) device using the Cortex-A9 NEON Media Processing Engine (MPE). ",
        "syssize" : 436206,
        "sysdate" : 1648717020000,
        "topparent" : "3475282",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 1332,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717020000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717020165223702,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "Excerpt" : "Change history ... Change ... First release for r1p0 ... Second release for r2p0 ... First release for r2p2 ... First release for r3p0 ... First release for r4p0 ... First release for r4p1",
      "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0409I (ID091612) ARM DDI 0409I ID091612 Cortex-A9 NEON ..."
    }, {
      "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysurihash" : "vXLvHzae56Ufc7rt",
        "urihash" : "vXLvHzae56Ufc7rt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c0e",
        "transactionid" : 861248,
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019765463603,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717007241,
        "syssize" : 2220,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "3475282",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 172,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0409/i/?lang=en",
        "modified" : 1639128266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019765463603,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Inter-pipeline data-transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "excerpt" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data- ... Table 3.10 shows the additional latency incurred for moving values between the three ...",
      "firstSentences" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data-processing units: the integer core a unit, within the MPE, for handling Advanced-SIMD ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0409",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475282",
          "sysurihash" : "vXLvHzae56Ufc7rt",
          "urihash" : "vXLvHzae56Ufc7rt",
          "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822886000,
          "topparentid" : 3475282,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370410000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e176afd977155116a3c0e",
          "transactionid" : 861248,
          "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0409:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019765463603,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717007241,
          "syssize" : 2220,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "3475282",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475282,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
          "wordcount" : 172,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0409/i/?lang=en",
          "modified" : 1639128266000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019765463603,
          "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Inter-pipeline data-transfers ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysurihash" : "5e1hJVx7Pðmfzqfh",
        "urihash" : "5e1hJVx7Pðmfzqfh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "integer core ; Advanced-SIMD ; instructions ; latencies ; MPE ; handling ; moving ; distinct data-processing ; A9 processor ; Inter-pipeline data-transfers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3475282,
        "parentitem" : "5e8e176afd977155116a3c0e",
        "concepts" : "integer core ; Advanced-SIMD ; instructions ; latencies ; MPE ; handling ; moving ; distinct data-processing ; A9 processor ; Inter-pipeline data-transfers",
        "documenttype" : "html",
        "isattachment" : "3475282",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "0ceff696535ba408edbbf1bb0dffa382f38a5841aa65401009402838f5e9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c42",
        "transactionid" : 861248,
        "title" : "Inter-pipeline data-transfers ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019761884293,
        "sysisattachment" : "3475282",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475282,
        "size" : 1010,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717007222,
        "syssize" : 1010,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "3475282",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
        "modified" : 1639128266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019761884293,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
        "syscollection" : "default"
      },
      "Title" : "Inter-pipeline data-transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "Excerpt" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data- ... Table 3.10 shows the additional latency incurred for moving values between the three ...",
      "FirstSentences" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data-processing units: the integer core a unit, within the MPE, for handling Advanced-SIMD ..."
    } ],
    "totalNumberOfChildResults" : 28,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About instruction cycle timing ",
      "document_number" : "ddi0409",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3475282",
      "sysurihash" : "YñlKX6PCsLVRZ1tk",
      "urihash" : "YñlKX6PCsLVRZ1tk",
      "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
      "systransactionid" : 861248,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1347822886000,
      "topparentid" : 3475282,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370410000,
      "sysconcepts" : "instructions ; timing ; system activity ; hand calculations ; code sequences ; complexity of the Cortex ; scope ; Detailed",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3475282,
      "parentitem" : "5e8e176afd977155116a3c0e",
      "concepts" : "instructions ; timing ; system activity ; hand calculations ; code sequences ; complexity of the Cortex ; scope ; Detailed",
      "documenttype" : "html",
      "isattachment" : "3475282",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717021000,
      "permanentid" : "b6a451a6ec2f015331b9e0085e9aa03b414bb4469f28ab2d239186f6b208",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e176afd977155116a3c35",
      "transactionid" : 861248,
      "title" : "About instruction cycle timing ",
      "products" : [ "Cortex-A9" ],
      "date" : 1648717021000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0409:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717021628765231,
      "sysisattachment" : "3475282",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3475282,
      "size" : 591,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717007241,
      "syssize" : 591,
      "sysdate" : 1648717021000,
      "haslayout" : "1",
      "topparent" : "3475282",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3475282,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
      "wordcount" : 59,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "document_revision" : "i",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717021000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
      "modified" : 1639128266000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717021628765231,
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
      "syscollection" : "default"
    },
    "Title" : "About instruction cycle timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "Excerpt" : "About instruction cycle timing This chapter provides information to estimate how much execution time ... The complexity of the Cortex-A9 processor makes it impossible to guarantee precise ...",
    "FirstSentences" : "About instruction cycle timing This chapter provides information to estimate how much execution time particular code sequences require. The complexity of the Cortex-A9 processor makes it ..."
  }, {
    "title" : "AMBA AHB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "excerpt" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. ... AMBA AHB interface ARM PrimeCell",
    "firstSentences" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. ... Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
      "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "VnTvOP6SpmbqIB2V",
        "urihash" : "VnTvOP6SpmbqIB2V",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716983000,
        "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a72d3",
        "transactionid" : 861247,
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716983000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716983820082702,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2142,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 2142,
        "sysdate" : 1648716983000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716983000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716983820082702,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. ... Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
      "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AMBA AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "excerpt" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus ... For more information on AMBA AHB slave interfaces, refer to the AMBA Specification ( ...",
      "firstSentences" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus and provides CPU accesses to the registers and palette RAM. For more information on AMBA AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. ... Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "document_number" : "ddi0161",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495016",
          "sysurihash" : "VnTvOP6SpmbqIB2V",
          "urihash" : "VnTvOP6SpmbqIB2V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957861000,
          "topparentid" : 3495016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376078000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716983000,
          "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d8efd977155116a72d3",
          "transactionid" : 861247,
          "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716983000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0161:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716983820082702,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716980466,
          "syssize" : 2142,
          "sysdate" : 1648716983000,
          "haslayout" : "1",
          "topparent" : "3495016",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495016,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716983000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0161/e/?lang=en",
          "modified" : 1638974516000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716983820082702,
          "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. ... Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA AHB slave interface ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "Mf8Ie6GðPu4vj0Cc",
        "urihash" : "Mf8Ie6GðPu4vj0Cc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "slave interface ; accesses ; PrimeCell ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3495016,
        "parentitem" : "5e8e2d8efd977155116a72d3",
        "concepts" : "slave interface ; accesses ; PrimeCell ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features",
        "documenttype" : "html",
        "isattachment" : "3495016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716986000,
        "permanentid" : "e84efbc4d265affee46e006150a746c23d95f80b0a8584a4ccac77c07d10",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a7304",
        "transactionid" : 861247,
        "title" : "AMBA AHB slave interface ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716985242992930,
        "sysisattachment" : "3495016",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495016,
        "size" : 495,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 495,
        "sysdate" : 1648716985000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716986000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716985242992930,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AMBA AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "Excerpt" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus ... For more information on AMBA AHB slave interfaces, refer to the AMBA Specification ( ...",
      "FirstSentences" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus and provides CPU accesses to the registers and palette RAM. For more information on AMBA AHB ..."
    }, {
      "title" : "Programmable parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "excerpt" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal ... mode interrupt generation event. ... Programmable parameters ARM PrimeCell",
      "firstSentences" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal synchronization pulse width number of pixels per line vertical front and back porch ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. ... Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "document_number" : "ddi0161",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495016",
          "sysurihash" : "VnTvOP6SpmbqIB2V",
          "urihash" : "VnTvOP6SpmbqIB2V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957861000,
          "topparentid" : 3495016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376078000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716983000,
          "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d8efd977155116a72d3",
          "transactionid" : 861247,
          "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716983000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0161:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716983820082702,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716980466,
          "syssize" : 2142,
          "sysdate" : 1648716983000,
          "haslayout" : "1",
          "topparent" : "3495016",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495016,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716983000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0161/e/?lang=en",
          "modified" : 1638974516000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716983820082702,
          "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. ... Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmable parameters ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "JnuS2q471qKtñðtN",
        "urihash" : "JnuS2q471qKtñðtN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "panel clocks ; synchronization pulse ; porch ; display type ; active HIGH ; signal polarity ; big-endian ; mono",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3495016,
        "parentitem" : "5e8e2d8efd977155116a72d3",
        "concepts" : "panel clocks ; synchronization pulse ; porch ; display type ; active HIGH ; signal polarity ; big-endian ; mono",
        "documenttype" : "html",
        "isattachment" : "3495016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716986000,
        "permanentid" : "8a59a5af8df588837dce1b28909600b0e568cc10c1e04f75d5c13b043744",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a72f1",
        "transactionid" : 861247,
        "title" : "Programmable parameters ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716985152903498,
        "sysisattachment" : "3495016",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495016,
        "size" : 571,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 571,
        "sysdate" : 1648716985000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716986000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716985152903498,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
        "syscollection" : "default"
      },
      "Title" : "Programmable parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "Excerpt" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal ... mode interrupt generation event. ... Programmable parameters ARM PrimeCell",
      "FirstSentences" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal synchronization pulse width number of pixels per line vertical front and back porch ..."
    }, {
      "title" : "Target markets",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "excerpt" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable ... Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ...",
      "firstSentences" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable segment. Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. ... Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "document_number" : "ddi0161",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495016",
          "sysurihash" : "VnTvOP6SpmbqIB2V",
          "urihash" : "VnTvOP6SpmbqIB2V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957861000,
          "topparentid" : 3495016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376078000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716983000,
          "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d8efd977155116a72d3",
          "transactionid" : 861247,
          "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716983000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0161:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716983820082702,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716980466,
          "syssize" : 2142,
          "sysdate" : 1648716983000,
          "haslayout" : "1",
          "topparent" : "3495016",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495016,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716983000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0161/e/?lang=en",
          "modified" : 1638974516000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716983820082702,
          "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. ... Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Target markets ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "KmYðOnoXJbP0XPf6",
        "urihash" : "KmYðOnoXJbP0XPf6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "portable segment ; PrimeCell ; markets ; Target",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3495016,
        "parentitem" : "5e8e2d8efd977155116a72d3",
        "concepts" : "portable segment ; PrimeCell ; markets ; Target",
        "documenttype" : "html",
        "isattachment" : "3495016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716985000,
        "permanentid" : "5228e7d53f3a2d83420a045d3cec5dd94657b41fac83e83a820fe85bffa6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a72f4",
        "transactionid" : 861247,
        "title" : "Target markets ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716985035662652,
        "sysisattachment" : "3495016",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495016,
        "size" : 305,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 305,
        "sysdate" : 1648716985000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716985035662652,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
        "syscollection" : "default"
      },
      "Title" : "Target markets",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "Excerpt" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable ... Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ...",
      "FirstSentences" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable segment. Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ..."
    } ],
    "totalNumberOfChildResults" : 64,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA AHB interface ",
      "document_number" : "ddi0161",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495016",
      "sysurihash" : "EcZFfABeEg2yð6yj",
      "urihash" : "EcZFfABeEg2yð6yj",
      "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
      "systransactionid" : 861247,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1159957861000,
      "topparentid" : 3495016,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376078000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3495016,
      "parentitem" : "5e8e2d8efd977155116a72d3",
      "documenttype" : "html",
      "isattachment" : "3495016",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716986000,
      "permanentid" : "6057ba9f327b6a6b11253608f1a516d3236ec59a6056a12007eeef006b5e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d8efd977155116a7302",
      "transactionid" : 861247,
      "title" : "AMBA AHB interface ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1648716985000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0161:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716985312249405,
      "sysisattachment" : "3495016",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495016,
      "size" : 158,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716980466,
      "syssize" : 158,
      "sysdate" : 1648716985000,
      "haslayout" : "1",
      "topparent" : "3495016",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495016,
      "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
      "wordcount" : 11,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716986000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
      "modified" : 1638974516000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716985312249405,
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA AHB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "Excerpt" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. ... AMBA AHB interface ARM PrimeCell",
    "FirstSentences" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell"
  }, {
    "title" : "CoreSight MTB-M0+ Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0486B ... ID011213 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "firstSentences" : "CoreSight MTB-M0+ Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0486B (ID011213) ARM DDI 0486B ID011213 CoreSight MTB-M0+ Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight MTB-M0+ Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
      "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "U4qnck5YmM0wrghU",
        "urihash" : "U4qnck5YmM0wrghU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716978000,
        "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e0c8052b1608760304",
        "transactionid" : 861247,
        "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716978000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716978593885340,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1839,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 1839,
        "sysdate" : 1648716978000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716978000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716978593885340,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
      "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Discovery",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "excerpt" : "See CoreSight registers. ... Read the value of the POSITION register. ... That is from location SRAMBASEADDR to location SRAMBASEADDR + (2AWIDTH) - 4, using word size ... Discovery Cortex-M0+",
      "firstSentences" : "Discovery The MTB occupies two separate regions of the processor memory map: SFR Trace control and CoreSight registers. SRAM Contains the trace packets, and can be used as general purpose memory.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Discovery ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "d0mkXðqZD9TqlnOX",
        "urihash" : "d0mkXðqZD9TqlnOX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "SRAM ; base address ; registers ; memory ; CoreSight ; trace ; POINTER field ; location SRAMBASEADDR ; using word ; Peripheral ID ; Discovery",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "concepts" : "SRAM ; base address ; registers ; memory ; CoreSight ; trace ; POINTER field ; location SRAMBASEADDR ; using word ; Peripheral ID ; Discovery",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716979000,
        "permanentid" : "cb47f86f60b994dca5eba5783017a9e0c9c12d10ad5dadc752556c405db4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e1c8052b1608760342",
        "transactionid" : 861247,
        "title" : "Discovery ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716979000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716979593756176,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 1617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 1617,
        "sysdate" : 1648716979000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716979000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716979593756176,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
        "syscollection" : "default"
      },
      "Title" : "Discovery",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "Excerpt" : "See CoreSight registers. ... Read the value of the POSITION register. ... That is from location SRAMBASEADDR to location SRAMBASEADDR + (2AWIDTH) - 4, using word size ... Discovery Cortex-M0+",
      "FirstSentences" : "Discovery The MTB occupies two separate regions of the processor memory map: SFR Trace control and CoreSight registers. SRAM Contains the trace packets, and can be used as general purpose memory."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "excerpt" : "Interfaces This section describes the MTB interfaces. ... it contains: Clock and reset interface. ... AHB-Lite interface . ... Execution trace interface. ... External trace enable interface.",
      "firstSentences" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface. SRAM interface. Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "g3CO59jvQJðDðomr",
        "urihash" : "g3CO59jvQJðDðomr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "interface ; trace",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "concepts" : "interface ; trace",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716979000,
        "permanentid" : "b101a4eaafa134dc6fdc0f033ac26c46bb729146320a56b4a0b4facbae56",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e0c8052b1608760323",
        "transactionid" : 861247,
        "title" : "Interfaces ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716979000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716979199190963,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 311,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 311,
        "sysdate" : 1648716979000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716979000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/functional-description/interfaces?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716979199190963,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "Excerpt" : "Interfaces This section describes the MTB interfaces. ... it contains: Clock and reset interface. ... AHB-Lite interface . ... Execution trace interface. ... External trace enable interface.",
      "FirstSentences" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface. SRAM interface. Debug ..."
    }, {
      "title" : "Example Programming Sequences",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. ... Trace Enable Programming Sequence.",
      "firstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example Programming Sequences ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "UWLF5YIItdpVñIt5",
        "urihash" : "UWLF5YIItdpVñIt5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716978000,
        "permanentid" : "361235d84b6489258a310cac9193b7ab26d43ef5371d9825b0e6d7f78dc0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e1c8052b1608760341",
        "transactionid" : 861247,
        "title" : "Example Programming Sequences ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716978000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716978905998438,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 272,
        "sysdate" : 1648716978000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716978000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/example-programming-sequences?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716978905998438,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
        "syscollection" : "default"
      },
      "Title" : "Example Programming Sequences",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "Excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. ... Trace Enable Programming Sequence.",
      "FirstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence."
    } ],
    "totalNumberOfChildResults" : 36,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
      "document_number" : "ddi0486",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3521553",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "SnDD7faUu3VLaiJ0",
      "urihash" : "SnDD7faUu3VLaiJ0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
      "keywords" : "Cortex-M0+, Cortex-M, CoreSight for Cortex-M, Micro Trace Buffer (MTB)",
      "systransactionid" : 861247,
      "copyright" : "Copyright ©€2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1358029802000,
      "topparentid" : 3521553,
      "numberofpages" : 55,
      "sysconcepts" : "trace packets ; SRAM ; signals ; instructions ; registers ; POINTER field ; base address ; books ; design flow ; ARM glossary ; documentation ; integration ; interfaces ; reference manuals ; configuration options ; test features",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
      "attachmentparentid" : 3521553,
      "parentitem" : "5e9065e0c8052b1608760304",
      "concepts" : "trace packets ; SRAM ; signals ; instructions ; registers ; POINTER field ; base address ; books ; design flow ; ARM glossary ; documentation ; integration ; interfaces ; reference manuals ; configuration options ; test features",
      "documenttype" : "pdf",
      "isattachment" : "3521553",
      "sysindexeddate" : 1648716979000,
      "permanentid" : "9bf196f13e0e075888cfd126a6a143d3fc55295ef9475f9d63ebedaa7c84",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9065e1c8052b160876034f",
      "transactionid" : 861247,
      "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
      "subject" : "ARM CoreSight MTB-M0+ Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M0+ processor. It has very low area, and incorporates power reduction features.",
      "date" : 1648716979000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0486:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716979812327784,
      "sysisattachment" : "3521553",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3521553,
      "size" : 511841,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716975515,
      "syssubject" : "ARM CoreSight MTB-M0+ Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M0+ processor. It has very low area, and incorporates power reduction features.",
      "syssize" : 511841,
      "sysdate" : 1648716979000,
      "topparent" : "3521553",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3521553,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
      "wordcount" : 1196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716979000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716979812327784,
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "Excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0486B ... ID011213 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "FirstSentences" : "CoreSight MTB-M0+ Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0486B (ID011213) ARM DDI 0486B ID011213 CoreSight MTB-M0+ Technical Reference Manual"
  }, {
    "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "excerpt" : "This document consists solely of commercial items. ... Other brands and names mentioned in this document may be the trademarks of their ... Please follow ARM’s trademark usage guidelines at",
    "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Revision: r1p3 Technical Reference Manual Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved. ARM DDI 0224C (ID052317) ARM DDI 0224C",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
      "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "JqgBPYteMOMrLxyð",
        "urihash" : "JqgBPYteMOMrLxyð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901d5",
        "transactionid" : 861247,
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970649297738,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3869,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 3869,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 260,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970649297738,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
      "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Register block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "excerpt" : "Register block The register block stores data, written or to be read across the AMBA APB interface. ... Register block ARM PrimeCell",
      "firstSentences" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyð",
          "urihash" : "JqgBPYteMOMrLxyð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "2t9q3ZI3I9mCarut",
        "urihash" : "2t9q3ZI3I9mCarut",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "register ; APB interface ; stores data",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "register ; APB interface ; stores data",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "7a4270f976c6d34dc2ef1c066aad9200cae8697bc01d1fc44588b5fc568c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901e9",
        "transactionid" : 861247,
        "title" : "Register block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970752234230,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 128,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 128,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970752234230,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
        "syscollection" : "default"
      },
      "Title" : "Register block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "Excerpt" : "Register block The register block stores data, written or to be read across the AMBA APB interface. ... Register block ARM PrimeCell",
      "FirstSentences" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell"
    }, {
      "title" : "Update block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "excerpt" : "Update block The update block is used to calculate the update value of the RTC. ... The update block also generates an equivalent match value to be compared with the counter value in the ...",
      "firstSentences" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the CLK1HZ domain.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyð",
          "urihash" : "JqgBPYteMOMrLxyð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Update block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "oyN84sQñDRZrM97v",
        "urihash" : "oyN84sQñDRZrM97v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "register ; offset ; clock edges ; CLK1HZ domain ; equivalent match ; holds ; reset ; subsequent ; distinction",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "register ; offset ; clock edges ; CLK1HZ domain ; equivalent match ; holds ; reset ; subsequent ; distinction",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "a5132672f15a84f744f84042079c4bbddf41db2087ee3664bb4228f50de9",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901eb",
        "transactionid" : 861247,
        "title" : "Update block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970700413347,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 1156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 1156,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970700413347,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
        "syscollection" : "default"
      },
      "Title" : "Update block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "Excerpt" : "Update block The update block is used to calculate the update value of the RTC. ... The update block also generates an equivalent match value to be compared with the counter value in the ...",
      "FirstSentences" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the CLK1HZ domain."
    }, {
      "title" : "Counter block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "excerpt" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. ... The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues ...",
      "firstSentences" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues incrementing.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyð",
          "urihash" : "JqgBPYteMOMrLxyð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Counter block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "B0EIqpt20ywcFKTa",
        "urihash" : "B0EIqpt20ywcFKTa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "incrementing ; free-running ; match-compare register ; CLK1HZ edge ; comparator ; reset ; 0xFFFFFFFF",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "incrementing ; free-running ; match-compare register ; CLK1HZ edge ; comparator ; reset ; 0xFFFFFFFF",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "082316638c9830190f03a1ffe8d079ac0459e0da45596079e90d37f8278c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901ed",
        "transactionid" : 861247,
        "title" : "Counter block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970677630634,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 452,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 452,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970677630634,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
        "syscollection" : "default"
      },
      "Title" : "Counter block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "Excerpt" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. ... The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues ...",
      "FirstSentences" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues incrementing."
    } ],
    "totalNumberOfChildResults" : 66,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
      "document_number" : "ddi0224",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3471762",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "2wApMhzpSYQvYpq1",
      "urihash" : "2wApMhzpSYQvYpq1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
      "keywords" : "APB Peripherals",
      "systransactionid" : 861247,
      "copyright" : "Copyright ©€2001, 2017 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1495569541000,
      "topparentid" : 3471762,
      "numberofpages" : 43,
      "sysconcepts" : "registers ; signals ; shows ; reads ; assignments ; controller ; books ; documentation ; ARM ; alarm function ; third parties ; clock ; external processor ; second intervals ; written agreement ; incrementing",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3471762,
      "parentitem" : "5fa13c81b1a7c5445f2901d5",
      "concepts" : "registers ; signals ; shows ; reads ; assignments ; controller ; books ; documentation ; ARM ; alarm function ; third parties ; clock ; external processor ; second intervals ; written agreement ; incrementing",
      "documenttype" : "pdf",
      "isattachment" : "3471762",
      "sysindexeddate" : 1648716971000,
      "permanentid" : "84ab16f5ed2e9298e425c86969f97422e16a7f95b9b49c09b99b4c68193d",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa13c81b1a7c5445f29021e",
      "transactionid" : 861247,
      "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
      "subject" : "ARM PrimeCell Real Time Clock (PL031) Technical€Reference€Manual\n(TRM). This document describes the RTC functions, programming registers,\nand signals. The RTC has an AMBA APB interface, which connects to\na host processor. Available as PDF.",
      "date" : 1648716971000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0224:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716971169320437,
      "sysisattachment" : "3471762",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3471762,
      "size" : 472089,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716970100,
      "syssubject" : "ARM PrimeCell Real Time Clock (PL031) Technical€Reference€Manual\n(TRM). This document describes the RTC functions, programming registers,\nand signals. The RTC has an AMBA APB interface, which connects to\na host processor. Available as PDF.",
      "syssize" : 472089,
      "sysdate" : 1648716971000,
      "topparent" : "3471762",
      "author" : "ARM Limited",
      "label_version" : "r1p3 (c)",
      "systopparentid" : 3471762,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
      "wordcount" : 1012,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716971000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716971169320437,
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "Excerpt" : "This document consists solely of commercial items. ... Other brands and names mentioned in this document may be the trademarks of their ... Please follow ARM’s trademark usage guidelines at",
    "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Revision: r1p3 Technical Reference Manual Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved. ARM DDI 0224C (ID052317) ARM DDI 0224C"
  }, {
    "title" : "Arm CoreLink CI-700 Coherent Interconnect",
    "uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2020–2021 Arm Limited (or its aﬃliates).",
    "firstSentences" : "Arm® CoreLink™ CI-700 Coherent Interconnect Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101569_0200 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "wdvnRn4pxVdRUX0n",
        "urihash" : "wdvnRn4pxVdRUX0n",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
        "systransactionid" : 892701,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653317456000,
        "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
        "transactionid" : 892701,
        "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1653317456000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1653317456516659835,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4758,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653317394260,
        "syssize" : 4758,
        "sysdate" : 1653317456000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653317456000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1653317456516659835,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
    },
    "childResults" : [ {
      "title" : "Topology considerations when using extra device ports",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "excerpt" : "Topology considerations when using extra device ports The number of devices in your CI\\ ... The design is also affected by whether you choose to put a CAL on any of the device ... Figure 1.",
      "firstSentences" : "Topology considerations when using extra device ports The number of devices in your CI\\u2011700 design determines the number of MXPs and device ports you need. The design is also affected by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Topology considerations when using extra device ports ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "zmcKðMFFBZhYLENM",
        "urihash" : "zmcKðMFFBZhYLENM",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "device ports ; mesh configuration ; design ; CI ; u2011700 ; u2011T ; u2011D ; ESAMs ; Topology considerations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "device ports ; mesh configuration ; design ; CI ; u2011700 ; u2011T ; u2011D ; ESAMs ; Topology considerations",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716720000,
        "permanentid" : "0eb91c7aad4619d1b12e39a9e90b07d0c67fa5c81819f4bf00acc024c4c0",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6ad1",
        "transactionid" : 861242,
        "title" : "Topology considerations when using extra device ports ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719980757167,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 1849,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 1849,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716720000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719980757167,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
        "syscollection" : "default"
      },
      "Title" : "Topology considerations when using extra device ports",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "Excerpt" : "Topology considerations when using extra device ports The number of devices in your CI\\ ... The design is also affected by whether you choose to put a CAL on any of the device ... Figure 1.",
      "FirstSentences" : "Topology considerations when using extra device ports The number of devices in your CI\\u2011700 design determines the number of MXPs and device ports you need. The design is also affected by ..."
    }, {
      "title" : "Crosspoint (XP)",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "excerpt" : "Figure 1. ... Figure 2. ... Figure 3. ... (0,0) ... Figure 5. ... Example 3 \\u00D7 3 mesh configuration Note The x and y coordinates of an XP are also known ... Crosspoint (XP) CoreLink CI-700",
      "firstSentences" : "Crosspoint (XP) The crosspoint (XP) is a switch or router logic module. It is the fundamental building block of the CI-700 transport mechanism. Note The terms XP, Mesh Crosspoint (MXP), and Super ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Crosspoint (XP) ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "Q7fmñE1QozvQzN4B",
        "urihash" : "Q7fmñE1QozvQzN4B",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "ports ; mesh ; CI ; transporting ; crosspoint ; u00D7 ; two-dimensional rectangular ; building block ; Response ; destination ; neighboring",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "ports ; mesh ; CI ; transporting ; crosspoint ; u00D7 ; two-dimensional rectangular ; building block ; Response ; destination ; neighboring",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "20e46031693ef1b2988e6ba23efd219bc0045509241102c7b1e4a6af5cd6",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6abe",
        "transactionid" : 861242,
        "title" : "Crosspoint (XP) ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719823821129,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 2137,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 2137,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719823821129,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
        "syscollection" : "default"
      },
      "Title" : "Crosspoint (XP)",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "Excerpt" : "Figure 1. ... Figure 2. ... Figure 3. ... (0,0) ... Figure 5. ... Example 3 \\u00D7 3 mesh configuration Note The x and y coordinates of an XP are also known ... Crosspoint (XP) CoreLink CI-700",
      "FirstSentences" : "Crosspoint (XP) The crosspoint (XP) is a switch or router logic module. It is the fundamental building block of the CI-700 transport mechanism. Note The terms XP, Mesh Crosspoint (MXP), and Super ..."
    }, {
      "title" : "System component selection",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "excerpt" : "You can configure the size of the SLC slice per HN-F up to a maximum of 4MB. ... HN\\u2011D HN\\u2011I that has a DTC, DVM node, and configuration slave.",
      "firstSentences" : "System component selection Your system architecture and requirements for certain functionality determine the number and type of components to specify in the mesh topology. Specific components ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System component selection ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "RCN3usj0dhJbsQLU",
        "urihash" : "RCN3usj0dhJbsQLU",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "CI ; masters ; u2011700 ; interfaces ; slaves ; mesh topology ; amount ; functionality ; memory controllers ; processing elements ; Home Nodes ; targeting ; transactions ; constraints ; u2011Lite ; Alternatively",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "CI ; masters ; u2011700 ; interfaces ; slaves ; mesh topology ; amount ; functionality ; memory controllers ; processing elements ; Home Nodes ; targeting ; transactions ; constraints ; u2011Lite ; Alternatively",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "1b7fe76df32da88e0f5e839c671206ae6aca9c0f2a1a4ce8c52eba60efec",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6acc",
        "transactionid" : 861242,
        "title" : "System component selection ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719705612858,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 6079,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 6079,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 267,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719705612858,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
        "syscollection" : "default"
      },
      "Title" : "System component selection",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "Excerpt" : "You can configure the size of the SLC slice per HN-F up to a maximum of 4MB. ... HN\\u2011D HN\\u2011I that has a DTC, DVM node, and configuration slave.",
      "FirstSentences" : "System component selection Your system architecture and requirements for certain functionality determine the number and type of components to specify in the mesh topology. Specific components ..."
    } ],
    "totalNumberOfChildResults" : 485,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
      "document_number" : "101569",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4747510",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ac2ðSR3L2wlLImsG",
      "urihash" : "ac2ðSR3L2wlLImsG",
      "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
      "systransactionid" : 861243,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1626739200000,
      "topparentid" : 4747510,
      "numberofpages" : 1457,
      "sysconcepts" : "assignments ; lower register ; usage constraints ; CI ; transactions ; higher register ; phys ; configurations ; first non-configuration ; registers ; access targeting ; Arm Limited ; pmu ; sam ; highest priority ; mpam",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
      "attachmentparentid" : 4747510,
      "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
      "concepts" : "assignments ; lower register ; usage constraints ; CI ; transactions ; higher register ; phys ; configurations ; first non-configuration ; registers ; access targeting ; Arm Limited ; pmu ; sam ; highest priority ; mpam",
      "documenttype" : "pdf",
      "isattachment" : "4747510",
      "sysindexeddate" : 1648716761000,
      "permanentid" : "567d744f97325a5f9f809596e672459edf3d2eee2761b5131cbf43aa8fac",
      "syslanguage" : [ "English" ],
      "itemid" : "60f97a2c9ebe3a7dbd3a7479",
      "transactionid" : 861243,
      "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
      "subject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "date" : 1648716752000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101569:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648716752261582477,
      "sysisattachment" : "4747510",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4747510,
      "size" : 8974410,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716680110,
      "syssubject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "syssize" : 8974410,
      "sysdate" : 1648716752000,
      "topparent" : "4747510",
      "author" : "Arm Ltd.",
      "label_version" : "0200",
      "systopparentid" : 4747510,
      "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "wordcount" : 7047,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716761000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716752261582477,
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
    "Uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "Excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2020–2021 Arm Limited (or its aﬃliates).",
    "FirstSentences" : "Arm® CoreLink™ CI-700 Coherent Interconnect Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101569_0200 ..."
  }, {
    "title" : "Functional timing diagram",
    "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "excerpt" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. ... The DMAC asserts the DMACCLR signal when the last data item has been transferred.",
    "firstSentences" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred. When the peripheral sees that ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "NozpQlWYeGxE2D1N",
        "urihash" : "NozpQlWYeGxE2D1N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716742000,
        "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a819",
        "transactionid" : 861242,
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716742000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716742870087919,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2268,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 2268,
        "sysdate" : 1648716742000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716742870087919,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Signal timing",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "excerpt" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal ... Active HIGH. ... Sampled by the DMAC on the positive edge of HCLK. ... Signal timing DMA Controller",
      "firstSentences" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal DMAC{L}(B\\/S)REQx Informs the DMAC that a peripheral is ready to proceed with a DMA transfer of the indicated ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signal timing ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "AaoAmcDCEwqWnG9j",
        "urihash" : "AaoAmcDCEwqWnG9j",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "DMA request ; Active HIGH ; DMAC ; slave ; DMACSync Register ; Count DMACTCx ; positive edge ; timing behavior ; end of packet ; handshaking ; conjunction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "DMA request ; Active HIGH ; DMAC ; slave ; DMACSync Register ; Count DMACTCx ; positive edge ; timing behavior ; end of packet ; handshaking ; conjunction",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716747000,
        "permanentid" : "816f673a81875b8e8f4f252ea4eef96239db20412739d9ffe182e3b9a159",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a888",
        "transactionid" : 861242,
        "title" : "Signal timing ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716747000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716747775974589,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 763,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 763,
        "sysdate" : 1648716747000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716747000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/signal-timing?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716747775974589,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
        "syscollection" : "default"
      },
      "Title" : "Signal timing",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "Excerpt" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal ... Active HIGH. ... Sampled by the DMAC on the positive edge of HCLK. ... Signal timing DMA Controller",
      "FirstSentences" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal DMAC{L}(B\\/S)REQx Informs the DMAC that a peripheral is ready to proceed with a DMA transfer of the indicated ..."
    }, {
      "title" : "DMAC transfer timing diagram",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "excerpt" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface ... DMAC transfer timing diagram DMAC transfer timing diagram DMA Controller",
      "firstSentences" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface signals, and interrupt request signals, for a complete DMA transfer. Figure B.24.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMAC transfer timing diagram ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "ExjBm7BAdsBfwaG5",
        "urihash" : "ExjBm7BAdsBfwaG5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "request signals ; DMAC ; AHB interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "request signals ; DMAC ; AHB interface",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716744000,
        "permanentid" : "d080c871ab45681da0948689d89aee755a077d3d84867ab8cefc835e8c17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a88a",
        "transactionid" : 861242,
        "title" : "DMAC transfer timing diagram ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716744363666376,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 267,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 267,
        "sysdate" : 1648716744000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716744363666376,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
        "syscollection" : "default"
      },
      "Title" : "DMAC transfer timing diagram",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "Excerpt" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface ... DMAC transfer timing diagram DMAC transfer timing diagram DMA Controller",
      "FirstSentences" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface signals, and interrupt request signals, for a complete DMA transfer. Figure B.24."
    }, {
      "title" : "Flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. ... The flow controller is usually the DMAC, where the packet length is programmed by ...",
      "firstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Flow control ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "QMA34zpBecRVopIn",
        "urihash" : "QMA34zpBecRVopIn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "flow controller ; DMA channel ; peripherals ; packet ; DMAC ; request ; goes active ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "flow controller ; DMA channel ; peripherals ; packet ; DMAC ; request ; goes active ; transaction",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716743000,
        "permanentid" : "7acb021e463a80981e1d0c031d185f06858727004e2222644e4e0a5b918e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a87e",
        "transactionid" : 861242,
        "title" : "Flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716743000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716743062241324,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 1037,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 1037,
        "sysdate" : 1648716743000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716743000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/flow-control?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716743062241324,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
        "syscollection" : "default"
      },
      "Title" : "Flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "Excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. ... The flow controller is usually the DMAC, where the packet length is programmed by ...",
      "FirstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by software ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional timing diagram ",
      "document_number" : "ddi0196",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508471",
      "sysurihash" : "ZWkRGs6KBO6p7cvm",
      "urihash" : "ZWkRGs6KBO6p7cvm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158931951000,
      "topparentid" : 3508471,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379875000,
      "sysconcepts" : "DMACCLR signal ; DMA request ; timing diagram ; DMAC ; new DMACSREQ ; data item ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3508471,
      "parentitem" : "5e8e3c6388295d1e18d3a819",
      "concepts" : "DMACCLR signal ; DMA request ; timing diagram ; DMAC ; new DMACSREQ ; data item ; shows",
      "documenttype" : "html",
      "isattachment" : "3508471",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716748000,
      "permanentid" : "89e66fd9b23cb521448a73aa5592e68471432a72f542a153fa5bf8f83255",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3c6388295d1e18d3a889",
      "transactionid" : 861242,
      "title" : "Functional timing diagram ",
      "products" : [ "DMA Controller" ],
      "date" : 1648716748000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0196:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716748182360779,
      "sysisattachment" : "3508471",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508471,
      "size" : 583,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716734539,
      "syssize" : 583,
      "sysdate" : 1648716748000,
      "haslayout" : "1",
      "topparent" : "3508471",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508471,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "modified" : 1638975525000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716748182360779,
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
      "syscollection" : "default"
    },
    "Title" : "Functional timing diagram",
    "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "Excerpt" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. ... The DMAC asserts the DMACCLR signal when the last data item has been transferred.",
    "FirstSentences" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred. When the peripheral sees that ..."
  }, {
    "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101412/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
    "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
    "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Functional Safety",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "excerpt" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features ... It contains the following sections: 4.1 Overview. ... 4.2 FuSa I\\/Os. ... 4.3 Clocks and resets.",
      "firstSentences" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features unique to MMU-600AE. It contains the following sections: 4.1 Overview. 4.2 FuSa I\\/Os. 4.3 Clocks and resets.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "document_number" : "101412",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3848946",
          "sysurihash" : "9Wt7MfuxU6Tfgxbs",
          "urihash" : "9Wt7MfuxU6Tfgxbs",
          "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596572946000,
          "topparentid" : 3848946,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597404309000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716737000,
          "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36749560a93e65927c7875",
          "transactionid" : 861242,
          "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600AE" ],
          "date" : 1648716737000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101412:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716737698004611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716719437,
          "syssize" : 4642,
          "sysdate" : 1648716737000,
          "haslayout" : "1",
          "topparent" : "3848946",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3848946,
          "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716737000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101412/0100/?lang=en",
          "modified" : 1636628348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716737698004611,
          "uri" : "https://developer.arm.com/documentation/101412/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Safety ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3848946",
        "sysurihash" : "7phpiwLSlaRUtHrS",
        "urihash" : "7phpiwLSlaRUtHrS",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596572946000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597404309000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "attachmentparentid" : 3848946,
        "parentitem" : "5f36749560a93e65927c7875",
        "documenttype" : "html",
        "isattachment" : "3848946",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716737000,
        "permanentid" : "d9100699501f81c63c0fa6154c1f93747a4a9c9f268bbdb2ba88c4df8496",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36749660a93e65927c78c0",
        "transactionid" : 861242,
        "title" : "Functional Safety ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1648716737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101412:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716737661377842,
        "sysisattachment" : "3848946",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3848946,
        "size" : 502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716719422,
        "syssize" : 502,
        "sysdate" : 1648716737000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/Functional-Safety?lang=en",
        "modified" : 1636628348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716737661377842,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
        "syscollection" : "default"
      },
      "Title" : "Functional Safety",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "Excerpt" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features ... It contains the following sections: 4.1 Overview. ... 4.2 FuSa I\\/Os. ... 4.3 Clocks and resets.",
      "FirstSentences" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features unique to MMU-600AE. It contains the following sections: 4.1 Overview. 4.2 FuSa I\\/Os. 4.3 Clocks and resets."
    }, {
      "title" : "TCU_ERRSTATUS",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "excerpt" : "If OF is set to 1 and is not being cleared, the write is ignored. ... A write of any value other than 0b11 is ignored. ... [23:16] - Reserved. ... [15:8] ... 0x06 Stage 2, level 2 walk cache.",
      "firstSentences" : "TCU_ERRSTATUS Use the TCU Error Record Primary Syndrome register to find out whether different types of error have occurred on the TCU. The TCU_ERRSTATUS characteristics are: Usage constraints ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "document_number" : "101412",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3848946",
          "sysurihash" : "9Wt7MfuxU6Tfgxbs",
          "urihash" : "9Wt7MfuxU6Tfgxbs",
          "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596572946000,
          "topparentid" : 3848946,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597404309000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716737000,
          "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36749560a93e65927c7875",
          "transactionid" : 861242,
          "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600AE" ],
          "date" : 1648716737000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101412:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716737698004611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716719437,
          "syssize" : 4642,
          "sysdate" : 1648716737000,
          "haslayout" : "1",
          "topparent" : "3848946",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3848946,
          "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716737000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101412/0100/?lang=en",
          "modified" : 1636628348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716737698004611,
          "uri" : "https://developer.arm.com/documentation/101412/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TCU_ERRSTATUS ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3848946",
        "sysurihash" : "dSfF2I78UZFRXY6S",
        "urihash" : "dSfF2I78UZFRXY6S",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596572946000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597404309000,
        "sysconcepts" : "TCU ; register ; configurations ; walk cache ; assignments ; race conditions ; SERR",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "attachmentparentid" : 3848946,
        "parentitem" : "5f36749560a93e65927c7875",
        "concepts" : "TCU ; register ; configurations ; walk cache ; assignments ; race conditions ; SERR",
        "documenttype" : "html",
        "isattachment" : "3848946",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716737000,
        "permanentid" : "5ce5074c1e9fe29352222b0ebf4d16af382099beb356e58fd5412261dd58",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36749660a93e65927c78b4",
        "transactionid" : 861242,
        "title" : "TCU_ERRSTATUS ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1648716737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101412:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716737624294268,
        "sysisattachment" : "3848946",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3848946,
        "size" : 2378,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716719300,
        "syssize" : 2378,
        "sysdate" : 1648716737000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
        "modified" : 1636628348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716737624294268,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
        "syscollection" : "default"
      },
      "Title" : "TCU_ERRSTATUS",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "Excerpt" : "If OF is set to 1 and is not being cleared, the write is ignored. ... A write of any value other than 0b11 is ignored. ... [23:16] - Reserved. ... [15:8] ... 0x06 Stage 2, level 2 walk cache.",
      "FirstSentences" : "TCU_ERRSTATUS Use the TCU Error Record Primary Syndrome register to find out whether different types of error have occurred on the TCU. The TCU_ERRSTATUS characteristics are: Usage constraints ..."
    }, {
      "title" : "Configuring the Stream table",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "excerpt" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context ... Software must allocate memory for the Stream table, configure the table format, and ...",
      "firstSentences" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context Descriptor (CD) to locate translation data for a transaction. Software must allocate memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "document_number" : "101412",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3848946",
          "sysurihash" : "9Wt7MfuxU6Tfgxbs",
          "urihash" : "9Wt7MfuxU6Tfgxbs",
          "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596572946000,
          "topparentid" : 3848946,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597404309000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716737000,
          "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36749560a93e65927c7875",
          "transactionid" : 861242,
          "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600AE" ],
          "date" : 1648716737000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101412:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716737698004611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716719437,
          "syssize" : 4642,
          "sysdate" : 1648716737000,
          "haslayout" : "1",
          "topparent" : "3848946",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3848946,
          "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716737000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101412/0100/?lang=en",
          "modified" : 1636628348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716737698004611,
          "uri" : "https://developer.arm.com/documentation/101412/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuring the Stream table ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3848946",
        "sysurihash" : "myO0ñsgGBA1RKmxi",
        "urihash" : "myO0ñsgGBA1RKmxi",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596572946000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597404309000,
        "sysconcepts" : "Stream ; SMMU ; memory ; format ; configuration ; coherent access ; Synchronization Barrier ; Context Descriptor ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "attachmentparentid" : 3848946,
        "parentitem" : "5f36749560a93e65927c7875",
        "concepts" : "Stream ; SMMU ; memory ; format ; configuration ; coherent access ; Synchronization Barrier ; Context Descriptor ; transaction",
        "documenttype" : "html",
        "isattachment" : "3848946",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716737000,
        "permanentid" : "e7d398912576b2c98935f5271f3d30113869cf24aa6f0c510f663e7c22c6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36749760a93e65927c790f",
        "transactionid" : 861242,
        "title" : "Configuring the Stream table ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1648716737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101412:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716737593273916,
        "sysisattachment" : "3848946",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3848946,
        "size" : 1085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716719250,
        "syssize" : 1085,
        "sysdate" : 1648716737000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
        "modified" : 1636628348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716737593273916,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
        "syscollection" : "default"
      },
      "Title" : "Configuring the Stream table",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "Excerpt" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context ... Software must allocate memory for the Stream table, configure the table format, and ...",
      "FirstSentences" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context Descriptor (CD) to locate translation data for a transaction. Software must allocate memory ..."
    } ],
    "totalNumberOfChildResults" : 143,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
      "document_number" : "101412",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3848946",
      "sysurihash" : "9Wt7MfuxU6Tfgxbs",
      "urihash" : "9Wt7MfuxU6Tfgxbs",
      "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1596572946000,
      "topparentid" : 3848946,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1597404309000,
      "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
      "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716737000,
      "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
      "syslanguage" : [ "English" ],
      "itemid" : "5f36749560a93e65927c7875",
      "transactionid" : 861242,
      "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-600AE" ],
      "date" : 1648716737000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101412:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716737698004611,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4642,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716719437,
      "syssize" : 4642,
      "sysdate" : 1648716737000,
      "haslayout" : "1",
      "topparent" : "3848946",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3848946,
      "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
      "wordcount" : 315,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716737000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101412/0100/?lang=en",
      "modified" : 1636628348000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716737698004611,
      "uri" : "https://developer.arm.com/documentation/101412/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
    "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
    "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
  }, {
    "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "excerpt" : "First release for V2P-CA15_A7 ... Eighth release for V2P-CA15_A7 ... Ninth release for V2P-CA15_A7 ... This document is protected by copyright and other related rights and the practice or ...",
    "firstSentences" : "ARM CoreTile Express A15×2 A7×3 ... Cortex -A15_A7 MPCore (V2P-CA15_A7) Technical Reference Manual Copyright © 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0503I ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "lMjwCNDJhEKDP3Ms",
        "urihash" : "lMjwCNDJhEKDP3Ms",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716731000,
        "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615a8",
        "transactionid" : 861242,
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716730000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716730298660274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 5372,
        "sysdate" : 1648716730000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 375,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716731000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716730298660274,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "document_number" : "ddi0503",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990203",
          "sysurihash" : "lMjwCNDJhEKDP3Ms",
          "urihash" : "lMjwCNDJhEKDP3Ms",
          "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481900128000,
          "topparentid" : 4990203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526782000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716731000,
          "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a3ec8052b16087615a8",
          "transactionid" : 861242,
          "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "products" : [ "Cortex-A15", "Cortex-A7" ],
          "date" : 1648716730000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0503:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716730298660274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5372,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716699764,
          "syssize" : 5372,
          "sysdate" : 1648716730000,
          "haslayout" : "1",
          "topparent" : "4990203",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990203,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
          "wordcount" : 375,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716731000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0503/i/?lang=en",
          "modified" : 1639138585000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716730298660274,
          "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "FAONKX6Wr00V7nSg",
        "urihash" : "FAONKX6Wr00V7nSg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; master AXI ; Minimum Maximum ; reference manual",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4990203,
        "parentitem" : "5e907a3ec8052b16087615a8",
        "concepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; master AXI ; Minimum Maximum ; reference manual",
        "documenttype" : "html",
        "isattachment" : "4990203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716733000,
        "permanentid" : "08e0a4b08ff5eb6d82cfd6f5da2651a4f2b4afb9da20bacb76fd3742d4a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3fc8052b16087615ff",
        "transactionid" : 861242,
        "title" : "AC characteristics ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716733907770139,
        "sysisattachment" : "4990203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990203,
        "size" : 1482,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 1482,
        "sysdate" : 1648716733000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716733907770139,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
    }, {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "excerpt" : "Chapter 2. ... Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\ ... It contains the following sections: CoreTile Express A15\\u00D72 A7\\u00D73 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\u00D73 daughterboard. It contains the following sections: CoreTile Express A15\\u00D72 A7\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "document_number" : "ddi0503",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990203",
          "sysurihash" : "lMjwCNDJhEKDP3Ms",
          "urihash" : "lMjwCNDJhEKDP3Ms",
          "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481900128000,
          "topparentid" : 4990203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526782000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716731000,
          "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a3ec8052b16087615a8",
          "transactionid" : 861242,
          "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "products" : [ "Cortex-A15", "Cortex-A7" ],
          "date" : 1648716730000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0503:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716730298660274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5372,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716699764,
          "syssize" : 5372,
          "sysdate" : 1648716730000,
          "haslayout" : "1",
          "topparent" : "4990203",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990203,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
          "wordcount" : 375,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716731000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0503/i/?lang=en",
          "modified" : 1639138585000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716730298660274,
          "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "pñfhnbVñsEUBaPG2",
        "urihash" : "pñfhnbVñsEUBaPG2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "hardware ; u00D73 daughterboard ; u00D72 A7 ; Express A15",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4990203,
        "parentitem" : "5e907a3ec8052b16087615a8",
        "concepts" : "hardware ; u00D73 daughterboard ; u00D72 A7 ; Express A15",
        "documenttype" : "html",
        "isattachment" : "4990203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716733000,
        "permanentid" : "0f2780d7859c810274e02fa20652655a55a4984814188b8125aff415fda7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615b9",
        "transactionid" : 861242,
        "title" : "Hardware Description ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716733806245167,
        "sysisattachment" : "4990203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990203,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 491,
        "sysdate" : 1648716733000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/hardware-description?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716733806245167,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "Excerpt" : "Chapter 2. ... Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\ ... It contains the following sections: CoreTile Express A15\\u00D72 A7\\u00D73 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\u00D73 daughterboard. It contains the following sections: CoreTile Express A15\\u00D72 A7\\ ..."
    }, {
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "lMjwCNDJhEKDP3Ms",
        "urihash" : "lMjwCNDJhEKDP3Ms",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716731000,
        "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615a8",
        "transactionid" : 861242,
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716730000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716730298660274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 5372,
        "sysdate" : 1648716730000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 375,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716731000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716730298660274,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
    } ],
    "totalNumberOfChildResults" : 62,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
      "document_number" : "ddi0503",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990203",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cTiXc8UaufhyWEef",
      "urihash" : "cTiXc8UaufhyWEef",
      "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
      "keywords" : "Versatile Express, CoreTile Express",
      "systransactionid" : 861242,
      "copyright" : "Copyright ©€2012-2014, 2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1481900128000,
      "topparentid" : 4990203,
      "numberofpages" : 180,
      "sysconcepts" : "shows ; registers ; usage constraints ; test chips ; assignments ; daughterboard ; arm ; motherboard ; configuration ; interfaces ; Express A15 ; independently of nRESET ; connectors ; system counter ; signals ; A7",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 4990203,
      "parentitem" : "5e907a3ec8052b16087615a8",
      "concepts" : "shows ; registers ; usage constraints ; test chips ; assignments ; daughterboard ; arm ; motherboard ; configuration ; interfaces ; Express A15 ; independently of nRESET ; connectors ; system counter ; signals ; A7",
      "documenttype" : "pdf",
      "isattachment" : "4990203",
      "sysindexeddate" : 1648716734000,
      "permanentid" : "90dc210ed4244f630ea4962dabb9bf15b34cf4bae70021d7562183a23ddf",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a3fc8052b1608761642",
      "transactionid" : 861242,
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
      "subject" : "This document is written for experienced hardware and software developers to aid the development of ARM-basedproducts using the CoreTile Express A5x2 daughterboard with theMotherboard Express µATX as part of a development system ",
      "date" : 1648716734000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0503:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716734470569885,
      "sysisattachment" : "4990203",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990203,
      "size" : 1711609,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716703315,
      "syssubject" : "This document is written for experienced hardware and software developers to aid the development of ARM-basedproducts using the CoreTile Express A5x2 daughterboard with theMotherboard Express µATX as part of a development system ",
      "syssize" : 1711609,
      "sysdate" : 1648716734000,
      "topparent" : "4990203",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4990203,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
      "wordcount" : 2727,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716734000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716734470569885,
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "Excerpt" : "First release for V2P-CA15_A7 ... Eighth release for V2P-CA15_A7 ... Ninth release for V2P-CA15_A7 ... This document is protected by copyright and other related rights and the practice or ...",
    "FirstSentences" : "ARM CoreTile Express A15×2 A7×3 ... Cortex -A15_A7 MPCore (V2P-CA15_A7) Technical Reference Manual Copyright © 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0503I ( ..."
  }, {
    "title" : "AC timing parameter definitions",
    "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "excerpt" : "AC timing parameter definitions Table 9.1 shows target AC parameters. ... All figures are expressed as percentages of the CLK period at maximum operating frequency.",
    "firstSentences" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency. Note Where 0% is given, this ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9E-S Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
      "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9E-S Core Technical Reference Manual ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "hD8pB542añFlZHM6",
        "urihash" : "hD8pB542añFlZHM6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "systransactionid" : 861241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716685000,
        "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172088295d1e18d3529d",
        "transactionid" : 861241,
        "title" : "ARM9E-S Core Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648716685000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716685841385029,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2023,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 2023,
        "sysdate" : 1648716685000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716685000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716685841385029,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9E-S Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
      "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "AC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "excerpt" : "Chapter 9. ... AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. ... It contains the following sections: Timing diagrams AC timing parameter definitions.",
      "firstSentences" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542añFlZHM6",
          "urihash" : "hD8pB542añFlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC Parameters ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "47pkyZlGO18aðVCy",
        "urihash" : "47pkyZlGO18aðVCy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "AC timing ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "concepts" : "AC timing ; core",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716693000,
        "permanentid" : "1756213a67bfd5c90a8d57a5cba78e87cee2a1bf46c336471b43aec55506",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d3536d",
        "transactionid" : 861242,
        "title" : "AC Parameters ",
        "products" : [ "Arm9" ],
        "date" : 1648716693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716693956881394,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 193,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 193,
        "sysdate" : 1648716693000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/ac-parameters?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716693956881394,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
        "syscollection" : "default"
      },
      "Title" : "AC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "Excerpt" : "Chapter 9. ... AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. ... It contains the following sections: Timing diagrams AC timing parameter definitions.",
      "FirstSentences" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9"
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "excerpt" : "Exception and configuration timing Debug interface timing parameters are shown in Figure 9 ... Figure 9.6. ... Figure 9.7. ... Figure 9.8. ... Figure 9.10. ... PADV timing Timing diagrams Arm9",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 9.1 Figure 9.2 Figure 9.3 Figure 9.4 Figure 9.5 Figure 9.6 Figure 9.7 Figure 9.8 Figure 9.9 Figure 9.10. Instruction memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542añFlZHM6",
          "urihash" : "hD8pB542añFlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "S0a8ZH4Oyy0ðdOxy",
        "urihash" : "S0a8ZH4Oyy0ðdOxy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "interface timing ; Clock ; sensitivity ; Exception ; InMREQ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "concepts" : "interface timing ; Clock ; sensitivity ; Exception ; InMREQ",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716692000,
        "permanentid" : "4c6b428f19d9d2fa883b76256f626ab2b975c4c775d85977a79552eb6ecd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d3536e",
        "transactionid" : 861242,
        "title" : "Timing diagrams ",
        "products" : [ "Arm9" ],
        "date" : 1648716692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716692938974238,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 1231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 1231,
        "sysdate" : 1648716692000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716692938974238,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Exception and configuration timing Debug interface timing parameters are shown in Figure 9 ... Figure 9.6. ... Figure 9.7. ... Figure 9.8. ... Figure 9.10. ... PADV timing Timing diagrams Arm9",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 9.1 Figure 9.2 Figure 9.3 Figure 9.4 Figure 9.5 Figure 9.6 Figure 9.7 Figure 9.8 Figure 9.9 Figure 9.10. Instruction memory ..."
    }, {
      "title" : "Coprocessor Interface",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "excerpt" : "Chapter 5. ... Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. ... It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/ ...",
      "firstSentences" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/MRRC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542añFlZHM6",
          "urihash" : "hD8pB542añFlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Coprocessor Interface ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "pbnHta0ilzB6JDJh",
        "urihash" : "pbnHta0ilzB6JDJh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716692000,
        "permanentid" : "68d2d3dd00f60f1121b1dac9d5120d1fd445de756bf6c23123f3bdcecdd4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d35310",
        "transactionid" : 861242,
        "title" : "Coprocessor Interface ",
        "products" : [ "Arm9" ],
        "date" : 1648716692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716692711990095,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 348,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 348,
        "sysdate" : 1648716692000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/coprocessor-interface?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716692711990095,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor Interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "Excerpt" : "Chapter 5. ... Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. ... It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/ ...",
      "FirstSentences" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/MRRC ..."
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AC timing parameter definitions ",
      "document_number" : "ddi0240",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3475333",
      "sysurihash" : "ZR7voPmpoqg813ð9",
      "urihash" : "ZR7voPmpoqg813ð9",
      "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172758110000,
      "topparentid" : 3475333,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370336000,
      "sysconcepts" : "input setup ; rising ; InMREQ ; clock ; AC ; instruction control ; data transaction ; Tohiseq ISEQ ; operating frequency",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3475333,
      "parentitem" : "5e8e172088295d1e18d3529d",
      "concepts" : "input setup ; rising ; InMREQ ; clock ; AC ; instruction control ; data transaction ; Tohiseq ISEQ ; operating frequency",
      "documenttype" : "html",
      "isattachment" : "3475333",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716694000,
      "permanentid" : "6f9c5a1d09d334235e72331fff57c9237c4c3558853ddb73213344a5efb5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e172188295d1e18d3536f",
      "transactionid" : 861242,
      "title" : "AC timing parameter definitions ",
      "products" : [ "Arm9" ],
      "date" : 1648716694000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0240:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716694619281577,
      "sysisattachment" : "3475333",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3475333,
      "size" : 4458,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716641709,
      "syssize" : 4458,
      "sysdate" : 1648716694000,
      "haslayout" : "1",
      "topparent" : "3475333",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3475333,
      "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
      "wordcount" : 197,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716694000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "modified" : 1638977032000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716694619281577,
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
      "syscollection" : "default"
    },
    "Title" : "AC timing parameter definitions",
    "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "Excerpt" : "AC timing parameter definitions Table 9.1 shows target AC parameters. ... All figures are expressed as percentages of the CLK period at maximum operating frequency.",
    "FirstSentences" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency. Note Where 0% is given, this ..."
  }, {
    "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
    "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Cache SRAM power control",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "excerpt" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full ... To guarantee the safe and correct handshake process the supported cache enable\\/disable ... Table 2.2.",
      "firstSentences" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full handshake mechanism. To guarantee the safe and correct handshake process the supported cache enable\\/disable ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache SRAM power control ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "X83g7emDQIvNfdðm",
        "urihash" : "X83g7emDQIvNfdðm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "SRAM ; signals ; Port ; handshake ; clock domain ; invalidation scenarios ; safe",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "SRAM ; signals ; Port ; handshake ; clock domain ; invalidation scenarios ; safe",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716618000,
        "permanentid" : "d6ce3167846c753d6d960af21175e6224bf2be1f0fc2f9524fc5a6056e12",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b1608762192",
        "transactionid" : 861240,
        "title" : "Cache SRAM power control ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716614420991829,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 657,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 657,
        "sysdate" : 1648716614000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716614420991829,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
        "syscollection" : "default"
      },
      "Title" : "Cache SRAM power control",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "Excerpt" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full ... To guarantee the safe and correct handshake process the supported cache enable\\/disable ... Table 2.2.",
      "FirstSentences" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full handshake mechanism. To guarantee the safe and correct handshake process the supported cache enable\\/disable ..."
    }, {
      "title" : "Invalidating SRAM",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "excerpt" : "Check that cache is disabled (SR[1:0]=0). ... 1 0 Caution Not supported. ... Not deterministic behavior. ... 1 1 Disable cache. ... Enable cache. ... Invalidating SRAM CoreLink AHB Flash Cache",
      "firstSentences" : "Invalidating SRAM This section describes how to invalidate the CG092 SRAMs and resume normal operation. The followings conditions must be fulfilled to successfully invalidate the SRAM: SRAM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Invalidating SRAM ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "XTXV2HW0GNKt6y8y",
        "urihash" : "XTXV2HW0GNKt6y8y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "invalidation ; CG092 ; SRAM resources ; INV ; cache ; bitfield ; configuration settings ; automatically cleared ; transaction failure ; followings conditions",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "invalidation ; CG092 ; SRAM resources ; INV ; cache ; bitfield ; configuration settings ; automatically cleared ; transaction failure ; followings conditions",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716618000,
        "permanentid" : "eb8a77facfce615860e31a845ff966b5557a08b51a96d942bbc36269ce19",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b16087621a0",
        "transactionid" : 861240,
        "title" : "Invalidating SRAM ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716614390618342,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 1922,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 1922,
        "sysdate" : 1648716614000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716614390618342,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
        "syscollection" : "default"
      },
      "Title" : "Invalidating SRAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "Excerpt" : "Check that cache is disabled (SR[1:0]=0). ... 1 0 Caution Not supported. ... Not deterministic behavior. ... 1 1 Disable cache. ... Enable cache. ... Invalidating SRAM CoreLink AHB Flash Cache",
      "FirstSentences" : "Invalidating SRAM This section describes how to invalidate the CG092 SRAMs and resume normal operation. The followings conditions must be fulfilled to successfully invalidate the SRAM: SRAM ..."
    }, {
      "title" : "Cache Line Data SRAM",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "excerpt" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM ... The CG092 expects to get the read data on the next rising clock edge after the read ... Table 2.7.",
      "firstSentences" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM clocks must have the same frequency and same phase as HCLK. The CG092 expects to get the read data on the next ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache Line Data SRAM ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "zFOoY2K0FTLqG5jJ",
        "urihash" : "zFOoY2K0FTLqG5jJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "SRAM interface ; reading ; cycle ; cache ; CG092 ; power ; portion ; RAMCLDxRDATA ; bus RAMCLD1WE ; one-hot code ; external system",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "SRAM interface ; reading ; cycle ; cache ; CG092 ; power ; portion ; RAMCLDxRDATA ; bus RAMCLD1WE ; one-hot code ; external system",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716617000,
        "permanentid" : "d12034fc423010a454eeaec44ca8ebd4fac7932f1b9e34fb8e7c6175ead1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b1608762199",
        "transactionid" : 861240,
        "title" : "Cache Line Data SRAM ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716613509136699,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 2136,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 2136,
        "sysdate" : 1648716613000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716617000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716613509136699,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
        "syscollection" : "default"
      },
      "Title" : "Cache Line Data SRAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "Excerpt" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM ... The CG092 expects to get the read data on the next rising clock edge after the read ... Table 2.7.",
      "FirstSentences" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM clocks must have the same frequency and same phase as HCLK. The CG092 expects to get the read data on the next ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
      "document_number" : "ddi0569",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4993286",
      "sysurihash" : "GJ4UOnOxa4olSALK",
      "urihash" : "GJ4UOnOxa4olSALK",
      "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
      "systransactionid" : 861240,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1491594327000,
      "topparentid" : 4993286,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533688000,
      "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
      "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716618000,
      "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e909538c8052b1608762174",
      "transactionid" : 861240,
      "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
      "products" : [ "CoreLink AHB Flash Cache" ],
      "date" : 1648716614000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0569:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716614481372626,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 3983,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716608688,
      "syssize" : 3983,
      "sysdate" : 1648716614000,
      "haslayout" : "1",
      "topparent" : "4993286",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993286,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
      "wordcount" : 267,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716618000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0569/b/?lang=en",
      "modified" : 1639141179000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716614481372626,
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
    "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
  }, {
    "title" : "Cortex-A9 MPCore power domains",
    "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "excerpt" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: ... Figure 5.2 shows the power domains and where placeholders are inserted for power ...",
    "firstSentences" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: four power domains, one for each of the Cortex-A9 processors, apart from their Data Engines ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "AYzvNq6lZgKAnKmG",
        "urihash" : "AYzvNq6lZgKAnKmG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716600000,
        "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107f88295d1e18d346a2",
        "transactionid" : 861239,
        "title" : "Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716600000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716600013998289,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 2177,
        "sysdate" : 1648716600000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716600013998289,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Individual Cortex-A9 processor power management",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "excerpt" : "The execution of an SEV instruction on any processor in the multiprocessor system. ... A CP15 maintenance request broadcast by other processors. ... All debug-related state must be saved.",
      "firstSentences" : "Individual Cortex-A9 processor power management Place holders for clamps are inserted around each Cortex-A9 processor so that implementation of different power domains can be eased. It is the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "ddi0407",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471095",
          "sysurihash" : "AYzvNq6lZgKAnKmG",
          "urihash" : "AYzvNq6lZgKAnKmG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347823072000,
          "topparentid" : 3471095,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368639000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716600000,
          "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e107f88295d1e18d346a2",
          "transactionid" : 861239,
          "title" : "Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648716600000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0407:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716600013998289,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2177,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716592079,
          "syssize" : 2177,
          "sysdate" : 1648716600000,
          "haslayout" : "1",
          "topparent" : "3471095",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471095,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0407/i/?lang=en",
          "modified" : 1639127708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716600013998289,
          "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Individual Cortex-A9 processor power management ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "hYrEhFWscvvcBfBO",
        "urihash" : "hYrEhFWscvvcBfBO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "A9 processor ; See Standby ; power domains ; Individual Cortex ; controller ; clamping ; state saving ; WFI instruction ; RAM blocks ; transition ; regardless",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3471095,
        "parentitem" : "5e8e107f88295d1e18d346a2",
        "concepts" : "A9 processor ; See Standby ; power domains ; Individual Cortex ; controller ; clamping ; state saving ; WFI instruction ; RAM blocks ; transition ; regardless",
        "documenttype" : "html",
        "isattachment" : "3471095",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "47dd28df667822d5ec0335b587a8e354c1b22227dff173dd37904f87fd01",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e108088295d1e18d3476b",
        "transactionid" : 861239,
        "title" : "Individual Cortex-A9 processor power management ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603976812934,
        "sysisattachment" : "3471095",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471095,
        "size" : 6322,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 6322,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603976812934,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
        "syscollection" : "default"
      },
      "Title" : "Individual Cortex-A9 processor power management",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "Excerpt" : "The execution of an SEV instruction on any processor in the multiprocessor system. ... A CP15 maintenance request broadcast by other processors. ... All debug-related state must be saved.",
      "FirstSentences" : "Individual Cortex-A9 processor power management Place holders for clamps are inserted around each Cortex-A9 processor so that implementation of different power domains can be eased. It is the ..."
    }, {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "excerpt" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. ... So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex- ...",
      "firstSentences" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex-A9 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "ddi0407",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471095",
          "sysurihash" : "AYzvNq6lZgKAnKmG",
          "urihash" : "AYzvNq6lZgKAnKmG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347823072000,
          "topparentid" : 3471095,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368639000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716600000,
          "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e107f88295d1e18d346a2",
          "transactionid" : 861239,
          "title" : "Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648716600000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0407:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716600013998289,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2177,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716592079,
          "syssize" : 2177,
          "sysdate" : 1648716600000,
          "haslayout" : "1",
          "topparent" : "3471095",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471095,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0407/i/?lang=en",
          "modified" : 1639127708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716600013998289,
          "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "0TpmgðGzTJvJ7D0x",
        "urihash" : "0TpmgðGzTJvJ7D0x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "clock ; A9 processors ; Cortex ; timers ; Controller ; signals ; private ; rising edge ; Memory Region ; r2p0 onwards ; Three-to-one timing ; bus interfaces ; peripherals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3471095,
        "parentitem" : "5e8e107f88295d1e18d346a2",
        "concepts" : "clock ; A9 processors ; Cortex ; timers ; Controller ; signals ; private ; rising edge ; Memory Region ; r2p0 onwards ; Three-to-one timing ; bus interfaces ; peripherals",
        "documenttype" : "html",
        "isattachment" : "3471095",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716601000,
        "permanentid" : "0321d56d2712d32cbade5c115a98469b1c78b970999bb928de9fd7d4ec52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e108088295d1e18d34760",
        "transactionid" : 861239,
        "title" : "Clocks ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716601000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716601656389852,
        "sysisattachment" : "3471095",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471095,
        "size" : 1214,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 1214,
        "sysdate" : 1648716601000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716601000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716601656389852,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "Excerpt" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. ... So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex- ...",
      "FirstSentences" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex-A9 MPCore ..."
    }, {
      "title" : "Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "AYzvNq6lZgKAnKmG",
        "urihash" : "AYzvNq6lZgKAnKmG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716600000,
        "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107f88295d1e18d346a2",
        "transactionid" : 861239,
        "title" : "Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716600000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716600013998289,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 2177,
        "sysdate" : 1648716600000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716600013998289,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 122,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A9 MPCore power domains ",
      "document_number" : "ddi0407",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3471095",
      "sysurihash" : "xV5KXLSYhCFeQFkZ",
      "urihash" : "xV5KXLSYhCFeQFkZ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
      "systransactionid" : 861239,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1347823072000,
      "topparentid" : 3471095,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586368639000,
      "sysconcepts" : "power domains ; A9 processors ; Data Engines ; SCU ; private peripherals ; duplicated TAG ; placeholders",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3471095,
      "parentitem" : "5e8e107f88295d1e18d346a2",
      "concepts" : "power domains ; A9 processors ; Data Engines ; SCU ; private peripherals ; duplicated TAG ; placeholders",
      "documenttype" : "html",
      "isattachment" : "3471095",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716605000,
      "permanentid" : "63dc495e5bbc66643a81a856ec851d25c87d74c06c8072a7a50d9f51018f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e108088295d1e18d3476d",
      "transactionid" : 861239,
      "title" : "Cortex-A9 MPCore power domains ",
      "products" : [ "Cortex-A9" ],
      "date" : 1648716605000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0407:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716605263159458,
      "sysisattachment" : "3471095",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3471095,
      "size" : 671,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716592079,
      "syssize" : 671,
      "sysdate" : 1648716605000,
      "haslayout" : "1",
      "topparent" : "3471095",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3471095,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "document_revision" : "i",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716605000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
      "modified" : 1639127708000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716605263159458,
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A9 MPCore power domains",
    "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "Excerpt" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: ... Figure 5.2 shows the power domains and where placeholders are inserted for power ...",
    "FirstSentences" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: four power domains, one for each of the Cortex-A9 processors, apart from their Data Engines ..."
  }, {
    "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2019, 2020 Arm Limited (or its affiliates). ... All rights reserved. ... Arm Limited.",
    "firstSentences" : "Arm® CoreLink™ AHB Cache Revision: r0p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101807_0000_03_en Arm® CoreLink™ AHB Cache Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "yFKglkdgk4E4Qna1",
        "urihash" : "yFKglkdgk4E4Qna1",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e20",
        "transactionid" : 861239,
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603553175175,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598658,
        "syssize" : 4357,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603553175175,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "yFKglkdgk4E4Qna1",
        "urihash" : "yFKglkdgk4E4Qna1",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e20",
        "transactionid" : 861239,
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603553175175,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598658,
        "syssize" : 4357,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603553175175,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "PMSVR3, saved value register 3 - Non-secure miss",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "excerpt" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. ... The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width ...",
      "firstSentences" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width 32 The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "document_number" : "101807",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723572",
          "sysurihash" : "yFKglkdgk4E4Qna1",
          "urihash" : "yFKglkdgk4E4Qna1",
          "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1602837032000,
          "topparentid" : 3723572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603359981000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716603000,
          "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f9154edf86e16515cdc2e20",
          "transactionid" : 861239,
          "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Cache" ],
          "date" : 1648716603000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101807:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716603553175175,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4357,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716598658,
          "syssize" : 4357,
          "sysdate" : 1648716603000,
          "haslayout" : "1",
          "topparent" : "3723572",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723572,
          "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716603000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101807/0000/?lang=en",
          "modified" : 1637236595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716603553175175,
          "uri" : "https://developer.arm.com/documentation/101807/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMSVR3, saved value register 3 - Non-secure miss ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "eBqs822n6Wl40fHs",
        "urihash" : "eBqs822n6Wl40fHs",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "PMSVR3 register ; assignments ; Non-secure ; Type Read-only ; counter snapshot",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "attachmentparentid" : 3723572,
        "parentitem" : "5f9154edf86e16515cdc2e20",
        "concepts" : "PMSVR3 register ; assignments ; Non-secure ; Type Read-only ; counter snapshot",
        "documenttype" : "html",
        "isattachment" : "3723572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "ba75d52816a73330ed76186dcb4784b23527b4ef68ab81a53c39ab165b46",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e70",
        "transactionid" : 861239,
        "title" : "PMSVR3, saved value register 3 - Non-secure miss ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603499879712,
        "sysisattachment" : "3723572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723572,
        "size" : 537,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598595,
        "syssize" : 537,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603499879712,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
        "syscollection" : "default"
      },
      "Title" : "PMSVR3, saved value register 3 - Non-secure miss",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "Excerpt" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. ... The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width ...",
      "FirstSentences" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width 32 The ..."
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. ... An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "document_number" : "101807",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723572",
          "sysurihash" : "yFKglkdgk4E4Qna1",
          "urihash" : "yFKglkdgk4E4Qna1",
          "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1602837032000,
          "topparentid" : 3723572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603359981000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716603000,
          "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f9154edf86e16515cdc2e20",
          "transactionid" : 861239,
          "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Cache" ],
          "date" : 1648716603000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101807:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716603553175175,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4357,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716598658,
          "syssize" : 4357,
          "sysdate" : 1648716603000,
          "haslayout" : "1",
          "topparent" : "3723572",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723572,
          "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716603000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101807/0000/?lang=en",
          "modified" : 1637236595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716603553175175,
          "uri" : "https://developer.arm.com/documentation/101807/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "LrUvQOYr8ypNHAjy",
        "urihash" : "LrUvQOYr8ypNHAjy",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Reference Manual ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "attachmentparentid" : 3723572,
        "parentitem" : "5f9154edf86e16515cdc2e20",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Reference Manual ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "3723572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "acf035be665768a30d136e7437275a7b45c7898e78650b56e282d60c5052",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e24",
        "transactionid" : 861239,
        "title" : "Feedback ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603450598450,
        "sysisattachment" : "3723572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723572,
        "size" : 855,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598626,
        "syssize" : 855,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/Preface/Feedback?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603450598450,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. ... An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
      "document_number" : "101807",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3723572",
      "sysauthor" : "ARM",
      "sysurihash" : "vwyTHp6CTZ7Z7uw8",
      "urihash" : "vwyTHp6CTZ7Z7uw8",
      "sysuri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
      "keywords" : "AHB Cache",
      "systransactionid" : 861239,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1602837032000,
      "topparentid" : 3723572,
      "numberofpages" : 130,
      "sysconcepts" : "AHB Cache ; subsections ; Write-Through ; maintenance ; quiescence requests ; maint ; signals ; APB interfaces ; clean ; automatic maintenance ; registers ; assignments ; Non-secure software ; handling ; transfers ; locked sequences",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
      "attachmentparentid" : 3723572,
      "parentitem" : "5f9154edf86e16515cdc2e20",
      "concepts" : "AHB Cache ; subsections ; Write-Through ; maintenance ; quiescence requests ; maint ; signals ; APB interfaces ; clean ; automatic maintenance ; registers ; assignments ; Non-secure software ; handling ; transfers ; locked sequences",
      "documenttype" : "pdf",
      "isattachment" : "3723572",
      "sysindexeddate" : 1648716604000,
      "permanentid" : "46dcbbadaa8cf4fec274348f5e98797ca97eeb28e311fbc6535d8be58869",
      "syslanguage" : [ "English" ],
      "itemid" : "5f9154eef86e16515cdc2eb3",
      "transactionid" : 861239,
      "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
      "subject" : "This book describes the functionality of the components in the Arm® CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
      "date" : 1648716604000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101807:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716604508140662,
      "sysisattachment" : "3723572",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3723572,
      "size" : 895433,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716600905,
      "syssubject" : "This book describes the functionality of the components in the Arm® CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
      "syssize" : 895433,
      "sysdate" : 1648716604000,
      "topparent" : "3723572",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3723572,
      "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
      "wordcount" : 1827,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716604000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716604508140662,
      "uri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2019, 2020 Arm Limited (or its affiliates). ... All rights reserved. ... Arm Limited.",
    "FirstSentences" : "Arm® CoreLink™ AHB Cache Revision: r0p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101807_0000_03_en Arm® CoreLink™ AHB Cache Technical ..."
  }, {
    "title" : "ARM946E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
    "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Uncached transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "excerpt" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory ... Sequential instruction fetches are treated as nonsequential reads.",
      "firstSentences" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory requests are serviced by the AHB interface. Sequential instruction fetches ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Uncached transfers ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "mvRIQkXVKMñ0ðHWR",
        "urihash" : "mvRIQkXVKMñ0ðHWR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "memory requests ; instruction ; bus timings ; operations exhibit ; AHB interface ; cache ; ARM946E",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "memory requests ; instruction ; bus timings ; operations exhibit ; AHB interface ; cache ; ARM946E",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "f1441f82047cb2dc378db1f4b828a99a701c92f4186406cf9994446b68e9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa1f",
        "transactionid" : 861236,
        "title" : "Uncached transfers ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461663327416,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 415,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450873,
        "syssize" : 415,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461663327416,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
        "syscollection" : "default"
      },
      "Title" : "Uncached transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "Excerpt" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory ... Sequential instruction fetches are treated as nonsequential reads.",
      "FirstSentences" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory requests are serviced by the AHB interface. Sequential instruction fetches ..."
    }, {
      "title" : "Debug clocks",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "excerpt" : "Debug clocks You must synchronize the system and test clocks externally to the ... The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design ... Debug clocks Arm9",
      "firstSentences" : "Debug clocks You must synchronize the system and test clocks externally to the ARM946E-S processor. The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design. To ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug clocks ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "ex6v02qHWBAlWpAD",
        "urihash" : "ex6v02qHWBAlWpAD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "off-chip device ; synchronization ; Multi-ICE ; ARM946E ; clocks ; ASIC design ; UnGatedClk ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "off-chip device ; synchronization ; Multi-ICE ; ARM946E ; clocks ; ASIC design ; UnGatedClk ; shows",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "a08aea9d38341a5d849f36332acb83e17ebcbedb2493155d2a4b8f59b6ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa43",
        "transactionid" : 861236,
        "title" : "Debug clocks ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461649730440,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 710,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450836,
        "syssize" : 710,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461649730440,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
        "syscollection" : "default"
      },
      "Title" : "Debug clocks",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "Excerpt" : "Debug clocks You must synchronize the system and test clocks externally to the ... The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design ... Debug clocks Arm9",
      "FirstSentences" : "Debug clocks You must synchronize the system and test clocks externally to the ARM946E-S processor. The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design. To ..."
    }, {
      "title" : "Interlocked MCR",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "excerpt" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline ... An example of this is where the register being transferred is the destination from a ...",
      "firstSentences" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline during its first Decode cycle, then the ARM9E-S core pipeline interlocks for one or more cycles ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interlocked MCR ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "9NPW9kFFdmQsTqy2",
        "urihash" : "9NPW9kFFdmQsTqy2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "core pipeline ; cycles ; instruction ; ARM9E ; busy-wait state ; shows ; preceding ; destination",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "core pipeline ; cycles ; instruction ; ARM9E ; busy-wait state ; shows ; preceding ; destination",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "4b7ecf6eac872ce3f6c8cffe295e6211c2ea3cf48a22101d6ed7d62100bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa34",
        "transactionid" : 861236,
        "title" : "Interlocked MCR ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461633706082,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 665,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450853,
        "syssize" : 665,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461633706082,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
        "syscollection" : "default"
      },
      "Title" : "Interlocked MCR",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "Excerpt" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline ... An example of this is where the register being transferred is the destination from a ...",
      "FirstSentences" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline during its first Decode cycle, then the ARM9E-S core pipeline interlocks for one or more cycles ..."
    } ],
    "totalNumberOfChildResults" : 178,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM946E-S Technical Reference Manual ",
      "document_number" : "ddi0201",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508291",
      "sysurihash" : "J0p2DrjJFfBkp1Wr",
      "urihash" : "J0p2DrjJFfBkp1Wr",
      "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1177513723000,
      "topparentid" : 3508291,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586380515000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716461000,
      "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3ee388295d1e18d3a9c9",
      "transactionid" : 861236,
      "title" : "ARM946E-S Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648716461000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0201:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716461714388978,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2085,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716450883,
      "syssize" : 2085,
      "sysdate" : 1648716461000,
      "haslayout" : "1",
      "topparent" : "3508291",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508291,
      "content_description" : "This document is a reference manual for the ARM946E-S processor.",
      "wordcount" : 164,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716461000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0201/d/?lang=en",
      "modified" : 1638975688000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716461714388978,
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM946E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
    "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Re-arbitration occurrence",
    "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. ... The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
    "firstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "InjS6ðt0Eosz9TBz",
        "urihash" : "InjS6ðt0Eosz9TBz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716455000,
        "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d21",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716455000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716455721554009,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2071,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 2071,
        "sysdate" : 1648716455000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716455000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716455721554009,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "AHB memory port latency",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. ... When a memory request is made to the port the value of the counter is loaded.",
      "firstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "document_number" : "ddi0230",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474097",
          "sysurihash" : "InjS6ðt0Eosz9TBz",
          "urihash" : "InjS6ðt0Eosz9TBz",
          "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257379000,
          "topparentid" : 3474097,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369248000,
          "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716455000,
          "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e12e088295d1e18d34d21",
          "transactionid" : 861236,
          "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716455000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0230:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716455721554009,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2071,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450892,
          "syssize" : 2071,
          "sysdate" : 1648716455000,
          "haslayout" : "1",
          "topparent" : "3474097",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474097,
          "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716455000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0230/d/?lang=en",
          "modified" : 1638976681000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716455721554009,
          "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB memory port latency ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "9uQASXwMñðobDYtM",
        "urihash" : "9uQASXwMñðobDYtM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3474097,
        "parentitem" : "5e8e12e088295d1e18d34d21",
        "concepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
        "documenttype" : "html",
        "isattachment" : "3474097",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716460000,
        "permanentid" : "29106243501b731551eedead3613e35cf60a918d44e463878f27a15f7be7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d52",
        "transactionid" : 861236,
        "title" : "AHB memory port latency ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716460000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716460277561682,
        "sysisattachment" : "3474097",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474097,
        "size" : 553,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 553,
        "sysdate" : 1648716460000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716460000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716460277561682,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
        "syscollection" : "default"
      },
      "Title" : "AHB memory port latency",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "Excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. ... When a memory request is made to the port the value of the counter is loaded.",
      "FirstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ..."
    }, {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... ARM DDI 0230D Contents ... PrimeCell MultiPort Memory Controller (PL175) ... Technical Reference Manual ... 1.2",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Revision: r1p3 Technical Reference Manual Copyright © 2002-2003, 2005 ARM Limited. All rights reserved. ARM DDI 0230D ii Date July 2002 19 February 2003",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "document_number" : "ddi0230",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474097",
          "sysurihash" : "InjS6ðt0Eosz9TBz",
          "urihash" : "InjS6ðt0Eosz9TBz",
          "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257379000,
          "topparentid" : 3474097,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369248000,
          "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716455000,
          "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e12e088295d1e18d34d21",
          "transactionid" : 861236,
          "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716455000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0230:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716455721554009,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2071,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450892,
          "syssize" : 2071,
          "sysdate" : 1648716455000,
          "haslayout" : "1",
          "topparent" : "3474097",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474097,
          "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716455000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0230/d/?lang=en",
          "modified" : 1638976681000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716455721554009,
          "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "lsERsu9n9ZYGqðy2",
        "urihash" : "lsERsu9n9ZYGqðy2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
        "systransactionid" : 861236,
        "copyright" : "Copyright © 2002-2003, 2005 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "numberofpages" : 142,
        "sysconcepts" : "registers ; wait states ; bursts ; reset ; bus ; memory devices ; AHB ports ; clock cycles ; power consumption ; memory controller ; latency ; transactions ; transfers ; disabled mode ; system initialization ; ARM Limited",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3474097,
        "parentitem" : "5e8e12e088295d1e18d34d21",
        "concepts" : "registers ; wait states ; bursts ; reset ; bus ; memory devices ; AHB ports ; clock cycles ; power consumption ; memory controller ; latency ; transactions ; transfers ; disabled mode ; system initialization ; ARM Limited",
        "documenttype" : "pdf",
        "isattachment" : "3474097",
        "sysindexeddate" : 1648716456000,
        "permanentid" : "724074aa7fbe6731c4c47d631bb2d1272810774f84760a5bdc8271b94901",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e188295d1e18d34daa",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "date" : 1648716456000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716456789779693,
        "sysisattachment" : "3474097",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474097,
        "size" : 768141,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716452642,
        "syssize" : 768141,
        "sysdate" : 1648716456000,
        "topparent" : "3474097",
        "author" : "ARM Limited",
        "label_version" : "r1p3",
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 1910,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716456000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716456789779693,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... ARM DDI 0230D Contents ... PrimeCell MultiPort Memory Controller (PL175) ... Technical Reference Manual ... 1.2",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Revision: r1p3 Technical Reference Manual Copyright © 2002-2003, 2005 ARM Limited. All rights reserved. ARM DDI 0230D ii Date July 2002 19 February 2003"
    }, {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "InjS6ðt0Eosz9TBz",
        "urihash" : "InjS6ðt0Eosz9TBz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716455000,
        "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d21",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716455000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716455721554009,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2071,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 2071,
        "sysdate" : 1648716455000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716455000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716455721554009,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    } ],
    "totalNumberOfChildResults" : 111,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Re-arbitration occurrence ",
      "document_number" : "ddi0230",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474097",
      "sysurihash" : "ðBzJObCsVwkByMñA",
      "urihash" : "ðBzJObCsVwkByMñA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257379000,
      "topparentid" : 3474097,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369248000,
      "sysconcepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3474097,
      "parentitem" : "5e8e12e088295d1e18d34d21",
      "concepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
      "documenttype" : "html",
      "isattachment" : "3474097",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716461000,
      "permanentid" : "aba5925f4c11cfe5333cf1dcaa85c116e3a09837d7b58feb955584247807",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e12e088295d1e18d34d50",
      "transactionid" : 861236,
      "title" : "Re-arbitration occurrence ",
      "products" : [ "DMA Controller" ],
      "date" : 1648716461000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0230:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716461187850962,
      "sysisattachment" : "3474097",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474097,
      "size" : 837,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716450892,
      "syssize" : 837,
      "sysdate" : 1648716461000,
      "haslayout" : "1",
      "topparent" : "3474097",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474097,
      "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716461000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "modified" : 1638976681000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716461187850962,
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
      "syscollection" : "default"
    },
    "Title" : "Re-arbitration occurrence",
    "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "Excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. ... The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
    "FirstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ..."
  }, {
    "title" : "Register summary",
    "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "clickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "excerpt" : "Register summary All FPU system registers are 32-bit wide. ... Reserved register addresses are UNPREDICTABLE. ... The following table shows the Cortex-A5 FPU system registers.",
    "firstSentences" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers. Table 2-2 Cortex-A5 FPU ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "o4ZFd8ckð8FgñKNO",
        "urihash" : "o4ZFd8ckð8FgñKNO",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b0d",
        "transactionid" : 861235,
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383866750110,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 4337,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383866750110,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "VFP register access",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "excerpt" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine ... CRn is the register number within CP15. ... Op1 is the Opcode_1 value for the register.",
      "firstSentences" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine access to VFP registers. CRn is the register number within CP15. Op1 is the Opcode_1 value for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "100302",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815887",
          "sysurihash" : "o4ZFd8ckð8FgñKNO",
          "urihash" : "o4ZFd8ckð8FgñKNO",
          "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432026205000,
          "topparentid" : 4815887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716383000,
          "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52b0d",
          "transactionid" : 861235,
          "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648716383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100302:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716383866750110,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716379341,
          "syssize" : 4337,
          "sysdate" : 1648716383000,
          "haslayout" : "1",
          "topparent" : "4815887",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815887,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100302/0001/?lang=en",
          "modified" : 1636124080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716383866750110,
          "uri" : "https://developer.arm.com/documentation/100302/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "VFP register access ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "hGc5VB01J6o6DICo",
        "urihash" : "hGc5VB01J6o6DICo",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "registers ; Opcode ; CP15 ; control coprocessor ; Op2 ; Op1",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815887,
        "parentitem" : "5e7dd450cbfe76649ba52b0d",
        "concepts" : "registers ; Opcode ; CP15 ; control coprocessor ; Op2 ; Op1",
        "documenttype" : "html",
        "isattachment" : "4815887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "af9ab514ed40599aebc31c819373f68830df37b3ece3dbcc284530ccd15d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b1c",
        "transactionid" : 861235,
        "title" : "VFP register access ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383962995426,
        "sysisattachment" : "4815887",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815887,
        "size" : 518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 518,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/programmers-model/vfp-register-access?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383962995426,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
        "syscollection" : "default"
      },
      "Title" : "VFP register access",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "Excerpt" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine ... CRn is the register number within CP15. ... Op1 is the Opcode_1 value for the register.",
      "FirstSentences" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine access to VFP registers. CRn is the register number within CP15. Op1 is the Opcode_1 value for ..."
    }, {
      "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "o4ZFd8ckð8FgñKNO",
        "urihash" : "o4ZFd8ckð8FgñKNO",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b0d",
        "transactionid" : 861235,
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383866750110,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 4337,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383866750110,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/introduction",
      "excerpt" : "Introduction This chapter introduces the Cortex-A5 FPU. ... It contains the following sections: About the Cortex-A5 FPU. ... Applications. ... Product revisions.",
      "firstSentences" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions. Introduction Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "100302",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815887",
          "sysurihash" : "o4ZFd8ckð8FgñKNO",
          "urihash" : "o4ZFd8ckð8FgñKNO",
          "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432026205000,
          "topparentid" : 4815887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716383000,
          "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52b0d",
          "transactionid" : 861235,
          "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648716383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100302:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716383866750110,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716379341,
          "syssize" : 4337,
          "sysdate" : 1648716383000,
          "haslayout" : "1",
          "topparent" : "4815887",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815887,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100302/0001/?lang=en",
          "modified" : 1636124080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716383866750110,
          "uri" : "https://developer.arm.com/documentation/100302/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "eGsCceaOpYñSPtBb",
        "urihash" : "eGsCceaOpYñSPtBb",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815887,
        "parentitem" : "5e7dd450cbfe76649ba52b0d",
        "documenttype" : "html",
        "isattachment" : "4815887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "f876e490cd1c9ae161f0105ac2f13d17aad8213b382c87bc2c5b654dad85",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b12",
        "transactionid" : 861235,
        "title" : "Introduction ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383830483726,
        "sysisattachment" : "4815887",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815887,
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 172,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/introduction?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383830483726,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/introduction",
      "Excerpt" : "Introduction This chapter introduces the Cortex-A5 FPU. ... It contains the following sections: About the Cortex-A5 FPU. ... Applications. ... Product revisions.",
      "FirstSentences" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions. Introduction Cortex-A5"
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Register summary ",
      "document_number" : "100302",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4815887",
      "sysurihash" : "KJoK3jqgz7t8pJjO",
      "urihash" : "KJoK3jqgz7t8pJjO",
      "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
      "systransactionid" : 861235,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432026205000,
      "topparentid" : 4815887,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304656000,
      "sysconcepts" : "FPU system ; RO ; Cortex ; Feature ; Media ; processor modes ; Type Reset ; FPEXC",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4815887,
      "parentitem" : "5e7dd450cbfe76649ba52b0d",
      "concepts" : "FPU system ; RO ; Cortex ; Feature ; Media ; processor modes ; Type Reset ; FPEXC",
      "documenttype" : "html",
      "isattachment" : "4815887",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716384000,
      "permanentid" : "9e6b8ff3f42544b8649768f79a111d767d6fe2062a2bb7ea108952efe463",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd450cbfe76649ba52b1d",
      "transactionid" : 861235,
      "title" : "Register summary ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648716383000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100302:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716383991485248,
      "sysisattachment" : "4815887",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4815887,
      "size" : 1101,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716379341,
      "syssize" : 1101,
      "sysdate" : 1648716383000,
      "haslayout" : "1",
      "topparent" : "4815887",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815887,
      "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716384000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100302/0001/programmers-model/register-summary?lang=en",
      "modified" : 1636124080000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716383991485248,
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
      "syscollection" : "default"
    },
    "Title" : "Register summary",
    "Uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "ClickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "Excerpt" : "Register summary All FPU system registers are 32-bit wide. ... Reserved register addresses are UNPREDICTABLE. ... The following table shows the Cortex-A5 FPU system registers.",
    "FirstSentences" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers. Table 2-2 Cortex-A5 FPU ..."
  }, {
    "title" : "ARM1156T2F-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "excerpt" : "Change history First release for r0p4. ... Enhancement to text and figures. ... No change to contents. ... However, all warranties implied or expressed, including but not limited to implied ...",
    "firstSentences" : "ARM1156T2F-S Revision: r0p4 Technical Reference Manual Copyright © 2005-2007 ARM Limited. All rights reserved. ARM DDI 0290G ii ARM1156T2F-S Technical Reference Manual Copyright © 2005-2007 ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1156T2F-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1156T2F-S Technical Reference Manual ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "Dlz5ZlvoðBaMfOcr",
        "urihash" : "Dlz5ZlvoðBaMfOcr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716367000,
        "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275cfd977155116a5ed4",
        "transactionid" : 861235,
        "title" : "ARM1156T2F-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648716367000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716367922605248,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2639,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 2639,
        "sysdate" : 1648716367000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716367922605248,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2F-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Reset modes",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "excerpt" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset ... The reset signals, and the combinations and possible applications that you can use them in ...",
      "firstSentences" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset different parts of the design independently. The reset signals, and the combinations and possible ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2F-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1156T2F-S Technical Reference Manual ",
          "document_number" : "ddi0290",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488690",
          "sysurihash" : "Dlz5ZlvoðBaMfOcr",
          "urihash" : "Dlz5ZlvoðBaMfOcr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976792000,
          "topparentid" : 3488690,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374492000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716367000,
          "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e275cfd977155116a5ed4",
          "transactionid" : 861235,
          "title" : "ARM1156T2F-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648716367000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0290:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716367922605248,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2639,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716342406,
          "syssize" : 2639,
          "sysdate" : 1648716367000,
          "haslayout" : "1",
          "topparent" : "3488690",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488690,
          "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
          "wordcount" : 187,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0290/g/?lang=en",
          "modified" : 1638978384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716367922605248,
          "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2F-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reset modes ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "iv34uXFGPAtNwH60",
        "urihash" : "iv34uXFGPAtNwH60",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "reset ; nPORESETIN ; nRESETIN ; architecturally Unpredictable ; design independently ; Power-on ; applications ; ARM1156T2F",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488690,
        "parentitem" : "5e8e275cfd977155116a5ed4",
        "concepts" : "reset ; nPORESETIN ; nRESETIN ; architecturally Unpredictable ; design independently ; Power-on ; applications ; ARM1156T2F",
        "documenttype" : "html",
        "isattachment" : "3488690",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716368000,
        "permanentid" : "8c87cf85f16891c2cd0aa144b868a11f55da9906c27dbcea7083d02e6149",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275ffd977155116a5ff8",
        "transactionid" : 861235,
        "title" : "Reset modes ",
        "products" : [ "Arm11" ],
        "date" : 1648716368000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716368951439411,
        "sysisattachment" : "3488690",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488690,
        "size" : 682,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 682,
        "sysdate" : 1648716368000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716368000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716368951439411,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
        "syscollection" : "default"
      },
      "Title" : "Reset modes",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "Excerpt" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset ... The reset signals, and the combinations and possible applications that you can use them in ...",
      "FirstSentences" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset different parts of the design independently. The reset signals, and the combinations and possible ..."
    }, {
      "title" : "DBGTAP reset",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "excerpt" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. ... DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a ...",
      "firstSentences" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a system.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2F-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1156T2F-S Technical Reference Manual ",
          "document_number" : "ddi0290",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488690",
          "sysurihash" : "Dlz5ZlvoðBaMfOcr",
          "urihash" : "Dlz5ZlvoðBaMfOcr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976792000,
          "topparentid" : 3488690,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374492000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716367000,
          "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e275cfd977155116a5ed4",
          "transactionid" : 861235,
          "title" : "ARM1156T2F-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648716367000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0290:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716367922605248,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2639,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716342406,
          "syssize" : 2639,
          "sysdate" : 1648716367000,
          "haslayout" : "1",
          "topparent" : "3488690",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488690,
          "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
          "wordcount" : 187,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0290/g/?lang=en",
          "modified" : 1638978384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716367922605248,
          "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2F-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DBGTAP reset ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "NrEyCC0zZhñA5qTq",
        "urihash" : "NrEyCC0zZhñA5qTq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "DBGTAP reset ; ARM1156T2F ; ICE module ; debugger ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488690,
        "parentitem" : "5e8e275cfd977155116a5ed4",
        "concepts" : "DBGTAP reset ; ARM1156T2F ; ICE module ; debugger ; connection",
        "documenttype" : "html",
        "isattachment" : "3488690",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716368000,
        "permanentid" : "67d794000e5dc28fb67aafefa347b980618c480f70910fee656e93345d21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275ffd977155116a5ffb",
        "transactionid" : 861235,
        "title" : "DBGTAP reset ",
        "products" : [ "Arm11" ],
        "date" : 1648716368000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716368815026621,
        "sysisattachment" : "3488690",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488690,
        "size" : 463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 463,
        "sysdate" : 1648716368000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716368000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716368815026621,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
        "syscollection" : "default"
      },
      "Title" : "DBGTAP reset",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "Excerpt" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. ... DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a ...",
      "FirstSentences" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a system."
    }, {
      "title" : "ARM1156T2F-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1156T2F-S Technical Reference Manual ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "Dlz5ZlvoðBaMfOcr",
        "urihash" : "Dlz5ZlvoðBaMfOcr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716367000,
        "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275cfd977155116a5ed4",
        "transactionid" : 861235,
        "title" : "ARM1156T2F-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648716367000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716367922605248,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2639,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 2639,
        "sysdate" : 1648716367000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716367922605248,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2F-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 554,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM1156T2F-S Technical Reference Manual ",
      "document_number" : "ddi0290",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488690",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1TðuwPZxEnXNoPcf",
      "urihash" : "1TðuwPZxEnXNoPcf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
      "systransactionid" : 861235,
      "copyright" : "Copyright © 2005-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1185976792000,
      "topparentid" : 3488690,
      "numberofpages" : 740,
      "sysconcepts" : "instructions ; ARM1156T2F ; registers ; VFP11 coprocessor ; shows ; ARM limited ; exceptions ; core ; little-endian ; accesses ; controllers ; memory ; arrangement ; caches ; watchpoints ; support code",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3488690,
      "parentitem" : "5e8e275cfd977155116a5ed4",
      "concepts" : "instructions ; ARM1156T2F ; registers ; VFP11 coprocessor ; shows ; ARM limited ; exceptions ; core ; little-endian ; accesses ; controllers ; memory ; arrangement ; caches ; watchpoints ; support code",
      "documenttype" : "pdf",
      "isattachment" : "3488690",
      "sysindexeddate" : 1648716374000,
      "permanentid" : "6e11037b5143a8f53f78b2dcdb41d8c19452a88cb4278cb234cf0c43897e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2762fd977155116a6189",
      "transactionid" : 861235,
      "title" : "ARM1156T2F-S Technical Reference Manual ",
      "date" : 1648716374000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0290:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716374004884238,
      "sysisattachment" : "3488690",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488690,
      "size" : 4158898,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716348468,
      "syssize" : 4158898,
      "sysdate" : 1648716374000,
      "topparent" : "3488690",
      "author" : "ARM Limited",
      "label_version" : "r0p4",
      "systopparentid" : 3488690,
      "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
      "wordcount" : 5183,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716374000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716374004884238,
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1156T2F-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "Excerpt" : "Change history First release for r0p4. ... Enhancement to text and figures. ... No change to contents. ... However, all warranties implied or expressed, including but not limited to implied ...",
    "FirstSentences" : "ARM1156T2F-S Revision: r0p4 Technical Reference Manual Copyright © 2005-2007 ARM Limited. All rights reserved. ARM DDI 0290G ii ARM1156T2F-S Technical Reference Manual Copyright © 2005-2007 ARM ..."
  }, {
    "title" : "Overview of the LogicTile daughterboard command-line interface",
    "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
    "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
    "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
    "excerpt" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to ... You must set the option in the config.txt to TRUE to enter LogicTile daughterboard ...",
    "firstSentences" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to input system commands to the Daughterboard Configuration Controller on the LogicTile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435629",
        "sysurihash" : "CwejCF6XsE9Wt1ej",
        "urihash" : "CwejCF6XsE9Wt1ej",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149456000,
        "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1443",
        "transactionid" : 864272,
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649149456000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100113:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149456969709812,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5839,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149212729,
        "syssize" : 5839,
        "sysdate" : 1649149456000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 394,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149456000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/?lang=en",
        "modified" : 1635950158000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149456969709812,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b8bca7158f500bd5c14ea",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "excerpt" : "Sixth issue of TRM ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
      "firstSentences" : "Arm® Versatile™ Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright © 2014–2018 Arm Limited or its affiliates. All rights reserved. 100113_0000_07_en Arm® Versatile™ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149456000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 864272,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649149456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149456969709812,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149212729,
          "syssize" : 5839,
          "sysdate" : 1649149456000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1635950158000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149456969709812,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435629",
        "sysauthor" : "ARM",
        "sysurihash" : "LcunxZihllbPYnvd",
        "urihash" : "LcunxZihllbPYnvd",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
        "keywords" : "cortex-a57, cortex-a53, development boards, cortex-a, versatile express",
        "systransactionid" : 864273,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "numberofpages" : 147,
        "sysconcepts" : "Juno motherboard ; V2M ; configuration ; rear panels ; microSD card ; standby-state ; Location of components ; usage constraints ; assignments ; LogicTile daughterboard ; peripherals ; subsections ; Related information ; controller ; connectors ; operating-state",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "Juno motherboard ; V2M ; configuration ; rear panels ; microSD card ; standby-state ; Location of components ; usage constraints ; assignments ; LogicTile daughterboard ; peripherals ; subsections ; Related information ; controller ; connectors ; operating-state",
        "documenttype" : "pdf",
        "isattachment" : "3435629",
        "sysindexeddate" : 1649149525000,
        "permanentid" : "411e2e020733820b9ef74b01005c21811cbe308dad08a6f471b55c4f6a80",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bca7158f500bd5c14ea",
        "transactionid" : 864273,
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "subject" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm® Development Platform SoC, version r0.",
        "date" : 1649149524000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149524827662510,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 1050437,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b8bca7158f500bd5c14ea",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149215011,
        "syssubject" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm® Development Platform SoC, version r0.",
        "syssize" : 1050437,
        "sysdate" : 1649149524000,
        "topparent" : "3435629",
        "author" : "ARM",
        "label_version" : "0.0",
        "systopparentid" : 3435629,
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 2445,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149525000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b8bca7158f500bd5c14ea",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149524827662510,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b8bca7158f500bd5c14ea",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "Excerpt" : "Sixth issue of TRM ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
      "FirstSentences" : "Arm® Versatile™ Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright © 2014–2018 Arm Limited or its affiliates. All rights reserved. 100113_0000_07_en Arm® Versatile™ ..."
    }, {
      "title" : "Overview of the V2M-Juno motherboard MCC command-line interface",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface",
      "excerpt" : "Overview of the V2M-Juno motherboard MCC command-line interface You must connect a workstation to ... You must set the option in the config.txt to TRUE to enter MCC system commands at the ...",
      "firstSentences" : "Overview of the V2M-Juno motherboard MCC command-line interface You must connect a workstation to UART0 to enter MCC system commands. You must set the option in the config.txt to TRUE to enter MCC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149456000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 864272,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649149456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149456969709812,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149212729,
          "syssize" : 5839,
          "sysdate" : 1649149456000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1635950158000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149456969709812,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview of the V2M-Juno motherboard MCC command-line interface ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435629",
        "sysurihash" : "xDYh86N9JO8OiwHa",
        "urihash" : "xDYh86N9JO8OiwHa",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface",
        "systransactionid" : 864273,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "system commands ; UART0 ; workstation ; flow control ; command-line interface ; Juno motherboard ; Overview of the V2M ; hardware ; representing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "system commands ; UART0 ; workstation ; flow control ; command-line interface ; Juno motherboard ; Overview of the V2M ; hardware ; representing",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149523000,
        "permanentid" : "a8150fb0973ca66c538e2db6a54cc97d71fd0b6c01ae269e7038428d7daa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1481",
        "transactionid" : 864273,
        "title" : "Overview of the V2M-Juno motherboard MCC command-line interface ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649149523000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149523335512336,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 462,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149212729,
        "syssize" : 462,
        "sysdate" : 1649149523000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149523000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface?lang=en",
        "modified" : 1635950158000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149523335512336,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Overview of the V2M-Juno motherboard MCC command-line interface",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-v2m-juno-motherboard-mcc-command-line-interface",
      "Excerpt" : "Overview of the V2M-Juno motherboard MCC command-line interface You must connect a workstation to ... You must set the option in the config.txt to TRUE to enter MCC system commands at the ...",
      "FirstSentences" : "Overview of the V2M-Juno motherboard MCC command-line interface You must connect a workstation to UART0 to enter MCC system commands. You must set the option in the config.txt to TRUE to enter MCC ..."
    }, {
      "title" : "config.txt generic motherboard configuration file",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/config-txt-generic-motherboard-configuration-file",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/config-txt-generic-motherboard-configuration-file",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/config-txt-generic-motherboard-configuration-file?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/config-txt-generic-motherboard-configuration-file",
      "excerpt" : "\\r\\nDVIMODE: VGA ... \\r\\nMBLOG: FALSE ... \\r\\nHOSTNAME: V2M_JUNO_01 ;Host name for FTP [15 characters max]\\r\\n ... See for information on using the and options to configure the UART interface. ...",
      "firstSentences" : "config.txt generic motherboard configuration file You can use the V2M-Juno motherboard configuration USB port or configuration Ethernet port to update the generic Versatile Express configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149456000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 864272,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649149456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149456969709812,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149212729,
          "syssize" : 5839,
          "sysdate" : 1649149456000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1635950158000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149456969709812,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "config.txt generic motherboard configuration file ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435629",
        "sysurihash" : "yVFzZjjSZigKNTna",
        "urihash" : "yVFzZjjSZigKNTna",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/config-txt-generic-motherboard-configuration-file",
        "systransactionid" : 864273,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "configuration file ; microSD card ; root directory ; Versatile Express ; config ; V2M ; MAC ; 0xFFFFFFFFFFFF ; UART interface ; space character ; end of commands ; nMCCMACADDRESS ; nSMCMACADDRESS",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "configuration file ; microSD card ; root directory ; Versatile Express ; config ; V2M ; MAC ; 0xFFFFFFFFFFFF ; UART interface ; space character ; end of commands ; nMCCMACADDRESS ; nSMCMACADDRESS",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149510000,
        "permanentid" : "3d602e7317ee229d06b0e1dd54c3246c9f9e36909dde81319db37724d4df",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1475",
        "transactionid" : 864273,
        "title" : "config.txt generic motherboard configuration file ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649149510000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149510519664314,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 2305,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/config-txt-generic-motherboard-configuration-file?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149212729,
        "syssize" : 2305,
        "sysdate" : 1649149510000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149510000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/config-txt-generic-motherboard-configuration-file?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/configuration-files/config-txt-generic-motherboard-configuration-file?lang=en",
        "modified" : 1635950158000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149510519664314,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/config-txt-generic-motherboard-configuration-file",
        "syscollection" : "default"
      },
      "Title" : "config.txt generic motherboard configuration file",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/config-txt-generic-motherboard-configuration-file",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/config-txt-generic-motherboard-configuration-file",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/config-txt-generic-motherboard-configuration-file?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/config-txt-generic-motherboard-configuration-file",
      "Excerpt" : "\\r\\nDVIMODE: VGA ... \\r\\nMBLOG: FALSE ... \\r\\nHOSTNAME: V2M_JUNO_01 ;Host name for FTP [15 characters max]\\r\\n ... See for information on using the and options to configure the UART interface. ...",
      "FirstSentences" : "config.txt generic motherboard configuration file You can use the V2M-Juno motherboard configuration USB port or configuration Ethernet port to update the generic Versatile Express configuration ..."
    } ],
    "totalNumberOfChildResults" : 75,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Overview of the LogicTile daughterboard command-line interface ",
      "document_number" : "100113",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3435629",
      "sysurihash" : "bwk13d3W2eyYkU1R",
      "urihash" : "bwk13d3W2eyYkU1R",
      "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "systransactionid" : 864273,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1532692686000,
      "topparentid" : 3435629,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585155017000,
      "sysconcepts" : "LogicTile daughterboard ; command-line interface ; settings ; control ; UART1 ; workstation ; Reference Manual ; software flow ; takes effect ; representing",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 3435629,
      "parentitem" : "5e7b8bc97158f500bd5c1443",
      "concepts" : "LogicTile daughterboard ; command-line interface ; settings ; control ; UART1 ; workstation ; Reference Manual ; software flow ; takes effect ; representing",
      "documenttype" : "html",
      "isattachment" : "3435629",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149525000,
      "permanentid" : "d099504b2a61a274950e7586b4d826f150595f480fec8a65ff1c4c60bb40",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b8bc97158f500bd5c1482",
      "transactionid" : 864273,
      "title" : "Overview of the LogicTile daughterboard command-line interface ",
      "products" : [ "Juno Development Board" ],
      "date" : 1649149525000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100113:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149525292691625,
      "sysisattachment" : "3435629",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435629,
      "size" : 741,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149212729,
      "syssize" : 741,
      "sysdate" : 1649149525000,
      "haslayout" : "1",
      "topparent" : "3435629",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435629,
      "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "document_revision" : "07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149525000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
      "modified" : 1635950158000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149525292691625,
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "syscollection" : "default"
    },
    "Title" : "Overview of the LogicTile daughterboard command-line interface",
    "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
    "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
    "Excerpt" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to ... You must set the option in the config.txt to TRUE to enter LogicTile daughterboard ...",
    "FirstSentences" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to input system commands to the Daughterboard Configuration Controller on the LogicTile ..."
  }, {
    "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. ... Company 02557590 registered in England. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "firstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Key features",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "firstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Key features ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "1CstUN4IT5ñUñW8V",
        "urihash" : "1CstUN4IT5ñUñW8V",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "c99c530341cde04556fd8e602bc6d9b7919bb90dcd433e3c0a44834b4121",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f11",
        "transactionid" : 864272,
        "title" : "Key features ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471535199096,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 491,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/key-features?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471535199096,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "syscollection" : "default"
      },
      "Title" : "Key features",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "Excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "FirstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ..."
    }, {
      "title" : "Product revisions",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "excerpt" : "Product revisions There can be differences in functionality between different product revisions. ... ARM records these differences in this section. ... r0p3 First release.",
      "firstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product revisions ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "5H8RsYddZdWjYKeD",
        "urihash" : "5H8RsYddZdWjYKeD",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "product revisions ; First release ; ARM ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "product revisions ; First release ; ARM ; functionality",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149463000,
        "permanentid" : "ae26ca9374de8a14f9b5b692c80156e85aefbcf5f43fe237977e4539e831",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f12",
        "transactionid" : 864272,
        "title" : "Product revisions ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149463000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149463365345863,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 231,
        "sysdate" : 1649149463000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149463000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/product-revisions?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149463365345863,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "syscollection" : "default"
      },
      "Title" : "Product revisions",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "Excerpt" : "Product revisions There can be differences in functionality between different product revisions. ... ARM records these differences in this section. ... r0p3 First release.",
      "FirstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "document_number" : "100591",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3456742",
      "sysauthor" : "ARM",
      "sysurihash" : "zLDPf3bjTkCIeNpi",
      "urihash" : "zLDPf3bjTkCIeNpi",
      "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "systransactionid" : 864272,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459422262000,
      "topparentid" : 3456742,
      "numberofpages" : 18,
      "sysconcepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 3456742,
      "parentitem" : "5e7e39a9b471823cb9de5f0a",
      "concepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "documenttype" : "pdf",
      "isattachment" : "3456742",
      "sysindexeddate" : 1649149471000,
      "permanentid" : "1a429beede98e029f5d5eecc842b20bbd11f1edc466a4b9bc0aa16324db2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e39a9b471823cb9de5f19",
      "transactionid" : 864272,
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "date" : 1649149471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100591:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149471801207515,
      "sysisattachment" : "3456742",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3456742,
      "size" : 359948,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149123307,
      "syssubject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "syssize" : 359948,
      "sysdate" : 1649149471000,
      "topparent" : "3456742",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3456742,
      "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "wordcount" : 665,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149471000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149471801207515,
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "Excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. ... Company 02557590 registered in England. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "FirstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ..."
  }, {
    "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "firstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the functionality of the MMU-600. ... It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "firstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "VqkH85ufyjTiSOn7",
        "urihash" : "VqkH85ufyjTiSOn7",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149400000,
        "permanentid" : "28e3542ddc6cc436e8484d3d30cdc93f92639e307449145cf8c60adef78f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8c",
        "transactionid" : 864271,
        "title" : "Functional description ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149400397347045,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 231,
        "sysdate" : 1649149400000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149400397347045,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the functionality of the MMU-600. ... It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "FirstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ..."
    }, {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    }, {
      "title" : "Translation Buffer Unit",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "excerpt" : "Each transaction occupies a translation slot until it is propagated downstream through the ... For the MMU-600, the slave component is the TCU. ... Translation Buffer Unit CoreLink MMU-600",
      "firstSentences" : "Translation Buffer Unit A typical SMMUv3-based system includes multiple Translation Buffer Units (TBUs). Each TBU is located close to the component that it provides address translation for. A TBU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Translation Buffer Unit ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "okqZZszyKxdRbpcb",
        "urihash" : "okqZZszyKxdRbpcb",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "translations ; transactions ; TBU ; MMU ; requests ; buffer ; TCU ; caches ; interfaces ; direct indexing ; replacement policy ; downstream ; out-of-order ; permitting invalidation ; outstanding read ; synchronization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "translations ; transactions ; TBU ; MMU ; requests ; buffer ; TCU ; caches ; interfaces ; direct indexing ; replacement policy ; downstream ; out-of-order ; permitting invalidation ; outstanding read ; synchronization",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084429000,
        "permanentid" : "3091f8b231699282fa37d6bc68308b4e046ce9e7b0e47acd9038127d4a26",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8e",
        "transactionid" : 863754,
        "title" : "Translation Buffer Unit ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649084429000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084429672702235,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 3397,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084164013,
        "syssize" : 3397,
        "sysdate" : 1649084429000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 231,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084429000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084429672702235,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
        "syscollection" : "default"
      },
      "Title" : "Translation Buffer Unit",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "Excerpt" : "Each transaction occupies a translation slot until it is propagated downstream through the ... For the MMU-600, the slave component is the TCU. ... Translation Buffer Unit CoreLink MMU-600",
      "FirstSentences" : "Translation Buffer Unit A typical SMMUv3-based system includes multiple Translation Buffer Units (TBUs). Each TBU is located close to the component that it provides address translation for. A TBU ..."
    } ],
    "totalNumberOfChildResults" : 70,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "100310",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4816978",
      "sysauthor" : "ARM",
      "sysurihash" : "cSSe0fgxWj1m3i8i",
      "urihash" : "cSSe0fgxWj1m3i8i",
      "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "keywords" : "Systems IP, Controllers, CoreLink Memory Controllers, CoreLink MMU-600",
      "systransactionid" : 864271,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1588766314000,
      "topparentid" : 4816978,
      "numberofpages" : 144,
      "sysconcepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "attachmentparentid" : 4816978,
      "parentitem" : "5f22a14ef3ce30357bc28f78",
      "concepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "documenttype" : "pdf",
      "isattachment" : "4816978",
      "sysindexeddate" : 1649149403000,
      "permanentid" : "234e720bf6927007fed380a99ae1d2c794407a2dcceee80064c6cbbde69e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22a14ff3ce30357bc28ffb",
      "transactionid" : 864271,
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "date" : 1649149402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100310:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149402989058918,
      "sysisattachment" : "4816978",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4816978,
      "size" : 989191,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149281967,
      "syssubject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "syssize" : 989191,
      "sysdate" : 1649149402000,
      "topparent" : "4816978",
      "author" : "ARM",
      "label_version" : "r2p2",
      "systopparentid" : 4816978,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
      "wordcount" : 2387,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149403000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149402989058918,
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "Excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "FirstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ..."
  }, {
    "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101505/0000/en",
    "printableUri" : "https://developer.arm.com/documentation/101505/0000/en",
    "clickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
    "excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
    "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349",
      "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual 101505_0000_00_en DesignStart FPGA on Cloud: Cortex-M33 based platform Copyright © 2018 Arm. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101505/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101505/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
        "excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
        "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
          "document_number" : "101505",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3793297",
          "sysurihash" : "UrLjid2oU0iez7VY",
          "urihash" : "UrLjid2oU0iez7VY",
          "sysuri" : "https://developer.arm.com/documentation/101505/0000/en",
          "systransactionid" : 864270,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1594743119000,
          "topparentid" : 3793297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594743271000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649149369000,
          "permanentid" : "7d43e7a47473ef715374dab227ab4e5766a233b862bf32a3e48c492c3259",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0dd9e7db817116ee449723",
          "transactionid" : 864270,
          "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649149369000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101505:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149369846476011,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149035391,
          "syssize" : 244,
          "sysdate" : 1649149369000,
          "haslayout" : "1",
          "topparent" : "3793297",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3793297,
          "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149369000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101505/0000/?lang=en",
          "modified" : 1636976952000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149369846476011,
          "uri" : "https://developer.arm.com/documentation/101505/0000/en",
          "syscollection" : "default"
        },
        "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101505/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
        "Excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
        "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
        "document_number" : "101505",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3793297",
        "sysauthor" : "petfog01",
        "sysurihash" : "ypqiOCTrñpZ3KmBt",
        "urihash" : "ypqiOCTrñpZ3KmBt",
        "sysuri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
        "systransactionid" : 864270,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1594743119000,
        "topparentid" : 3793297,
        "numberofpages" : 30,
        "sysconcepts" : "IoT kit ; implementations ; interfaces ; peripherals ; documentation ; arm ; SIE200 components ; typographical conventions ; memory ; FPGA ; written agreement ; export laws ; provisions ; explanation ; conflicting ; IDAU security",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3793297,
        "parentitem" : "5f0dd9e7db817116ee449723",
        "concepts" : "IoT kit ; implementations ; interfaces ; peripherals ; documentation ; arm ; SIE200 components ; typographical conventions ; memory ; FPGA ; written agreement ; export laws ; provisions ; explanation ; conflicting ; IDAU security",
        "documenttype" : "pdf",
        "isattachment" : "3793297",
        "sysindexeddate" : 1649149367000,
        "permanentid" : "d7d55c34625116351f214b0be72eccd800cdc4c7d0d5d5a93fcd55c83c30",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0dd9e7db817116ee449725",
        "transactionid" : 864270,
        "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
        "subject" : "DesignStart FPGA on Cloud: Cortex-M33 based platform",
        "date" : 1649149366000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101505:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149366920703969,
        "sysisattachment" : "3793297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3793297,
        "size" : 654066,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149036596,
        "syssubject" : "DesignStart FPGA on Cloud: Cortex-M33 based platform",
        "syssize" : 654066,
        "sysdate" : 1649149366000,
        "topparent" : "3793297",
        "author" : "petfog01",
        "label_version" : "0000",
        "systopparentid" : 3793297,
        "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
        "wordcount" : 1259,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149367000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149366920703969,
        "uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
        "syscollection" : "default"
      },
      "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349",
      "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual 101505_0000_00_en DesignStart FPGA on Cloud: Cortex-M33 based platform Copyright © 2018 Arm. All rights reserved."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
      "document_number" : "101505",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3793297",
      "sysurihash" : "UrLjid2oU0iez7VY",
      "urihash" : "UrLjid2oU0iez7VY",
      "sysuri" : "https://developer.arm.com/documentation/101505/0000/en",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1594743119000,
      "topparentid" : 3793297,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594743271000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649149369000,
      "permanentid" : "7d43e7a47473ef715374dab227ab4e5766a233b862bf32a3e48c492c3259",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0dd9e7db817116ee449723",
      "transactionid" : 864270,
      "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649149369000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101505:0000:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149369846476011,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 244,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149035391,
      "syssize" : 244,
      "sysdate" : 1649149369000,
      "haslayout" : "1",
      "topparent" : "3793297",
      "label_version" : "0000",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3793297,
      "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149369000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101505/0000/?lang=en",
      "modified" : 1636976952000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149369846476011,
      "uri" : "https://developer.arm.com/documentation/101505/0000/en",
      "syscollection" : "default"
    },
    "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101505/0000/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en",
    "ClickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
    "Excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
    "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ..."
  }, {
    "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
    "firstSentences" : "Arm® DynamIQ™ Shared Unit-AE Revision: r1p1 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101322_0101_04_en Arm® DynamIQ™ Shared Unit-AE",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101322/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101322/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-AE Technical Reference Manual Revision r1p1 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
        "document_number" : "101322",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4833315",
        "sysurihash" : "aAjñLhSM1BjGmCyG",
        "urihash" : "aAjñLhSM1BjGmCyG",
        "sysuri" : "https://developer.arm.com/documentation/101322/0101/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1600345605000,
        "topparentid" : 4833315,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601398584000,
        "sysconcepts" : "Confidential First ; r1p0 ; r0p0 ; r1p1 Non-Confidential Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde", "5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde" ],
        "concepts" : "Confidential First ; r1p0 ; r0p0 ; r1p1 Non-Confidential Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649407069000,
        "permanentid" : "6a46ce47c804b487dd57733e290a13050defc4359b4ffdb759aa5ea99d50",
        "syslanguage" : [ "English" ],
        "itemid" : "5f7367381b758617cd959cce",
        "transactionid" : 866403,
        "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit AE" ],
        "date" : 1649407069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101322:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407069457875405,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4666,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406924269,
        "syssize" : 4666,
        "sysdate" : 1649407069000,
        "haslayout" : "1",
        "topparent" : "4833315",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4833315,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE (DSU-AE). It describes the overall structure of the DSU-AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split-Lock functionality and interface protection and provides information on the programming registers and signals.",
        "wordcount" : 301,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE", "Cortex-A|DynamIQ Shared Unit AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101322/0101/?lang=en",
        "modified" : 1636622697000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649407069457875405,
        "uri" : "https://developer.arm.com/documentation/101322/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101322/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101322/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-AE Technical Reference Manual Revision r1p1 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
      "document_number" : "101322",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4833315",
      "sysauthor" : "ARM",
      "sysurihash" : "jYZpn10ñfX6MGnW4",
      "urihash" : "jYZpn10ñfX6MGnW4",
      "sysuri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
      "keywords" : "DSU-AE",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1600345605000,
      "topparentid" : 4833315,
      "numberofpages" : 332,
      "sysconcepts" : "L3 caches ; cores ; cluster ; instructions ; AArch32 state ; Exception level ; DSU-AE ; registers ; transactions ; syntax ; naming convention ; peripheral port ; interfacing ; signals ; general-purpose register ; DebugBlock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde", "5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde" ],
      "attachmentparentid" : 4833315,
      "parentitem" : "5f7367381b758617cd959cce",
      "concepts" : "L3 caches ; cores ; cluster ; instructions ; AArch32 state ; Exception level ; DSU-AE ; registers ; transactions ; syntax ; naming convention ; peripheral port ; interfacing ; signals ; general-purpose register ; DebugBlock",
      "documenttype" : "pdf",
      "isattachment" : "4833315",
      "sysindexeddate" : 1649149355000,
      "permanentid" : "a3ef14de4f2f3419be1f81f5831e637a1f9bf7c4fe5ae335100debb7acbf",
      "syslanguage" : [ "English" ],
      "itemid" : "5f73673b1b758617cd959dbc",
      "transactionid" : 864270,
      "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the DynamIQ Shared Unit‑AE (DSU‑AE). It describes the overall structure of the DSU‑AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface protection and provides information on the programming registers and signals.",
      "date" : 1649149355000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101322:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149355474657295,
      "sysisattachment" : "4833315",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4833315,
      "size" : 1704922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149008045,
      "syssubject" : "This Technical Reference Manual is for the DynamIQ Shared Unit‑AE (DSU‑AE). It describes the overall structure of the DSU‑AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface protection and provides information on the programming registers and signals.",
      "syssize" : 1704922,
      "sysdate" : 1649149355000,
      "topparent" : "4833315",
      "author" : "ARM",
      "label_version" : "r1p1",
      "systopparentid" : 4833315,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE (DSU-AE). It describes the overall structure of the DSU-AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split-Lock functionality and interface protection and provides information on the programming registers and signals.",
      "wordcount" : 4351,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE", "Cortex-A|DynamIQ Shared Unit AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149355000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149355474657295,
      "uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "Excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
    "FirstSentences" : "Arm® DynamIQ™ Shared Unit-AE Revision: r1p1 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101322_0101_04_en Arm® DynamIQ™ Shared Unit-AE"
  }, {
    "title" : "Overview of the N1 SDP MCC command-line interface",
    "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "excerpt" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to ... You must set the MBLOG option in the config.txt to TRUE to enter MCC system commands.",
    "firstSentences" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to enter MCC system commands at the MCC USB port. You must set the MBLOG option in the config.txt to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
      "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "5bufð2ZFwutmEleX",
        "urihash" : "5bufð2ZFwutmEleX",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
        "systransactionid" : 864266,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149147000,
        "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e43951795e690a6a68",
        "transactionid" : 864266,
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149147361599694,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 6457,
        "sysdate" : 1649149147000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 428,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149147361599694,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
      "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "MCC main command menu",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "excerpt" : "The default is 1000. ... The board returns to Standby mode. ... USB_ON Enable MCC USB configuration port. ... USB_OFF Disable MCC USB configuration port. ... MCC main command menu Neoverse N1",
      "firstSentences" : "MCC main command menu The following table shows the MCC main menu system commands. Table 3-1 N1 SDP MCC main command menu Command Description CAP filename [\\/A] Capture serial data to the file ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MCC main command menu ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "eY5ruYðJXfn2qjjp",
        "urihash" : "eY5ruYðJXfn2qjjp",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
        "systransactionid" : 864270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "commands ; filename ; USB ; configuration port ; Standby mode ; power supply ; mask",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "commands ; filename ; USB ; configuration port ; Standby mode ; power supply ; mask",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149353000,
        "permanentid" : "e93084dbb0fd42ccf3185415935e0736d996a1c8fb7fcb116a61b389ba4f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6aa2",
        "transactionid" : 864270,
        "title" : "MCC main command menu ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149353000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149353777497596,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 1187,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 1187,
        "sysdate" : 1649149353000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149353000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149353777497596,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
        "syscollection" : "default"
      },
      "Title" : "MCC main command menu",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "Excerpt" : "The default is 1000. ... The board returns to Standby mode. ... USB_ON Enable MCC USB configuration port. ... USB_OFF Disable MCC USB configuration port. ... MCC main command menu Neoverse N1",
      "FirstSentences" : "MCC main command menu The following table shows the MCC main menu system commands. Table 3-1 N1 SDP MCC main command menu Command Description CAP filename [\\/A] Capture serial data to the file ..."
    }, {
      "title" : "Configuration",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "excerpt" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. ... It contains the following sections: Overview of the configuration process Powerup and powerdown ...",
      "firstSentences" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown sequences ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuration ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "EuMðd30mcEjFfKTi",
        "urihash" : "EuMðd30mcEjFfKTi",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
        "systransactionid" : 864268,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "configuration ; powerup ; Command-line interface ; reset push ; switches Use",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "configuration ; powerup ; Command-line interface ; reset push ; switches Use",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149239000,
        "permanentid" : "bc99c9aa6156b5dfa9ec2234aa90871296d78e12326c190f4a0ec85dfd56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6a94",
        "transactionid" : 864268,
        "title" : "Configuration ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149239000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149239053037598,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 313,
        "sysdate" : 1649149239000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149239000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149239053037598,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
        "syscollection" : "default"
      },
      "Title" : "Configuration",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "Excerpt" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. ... It contains the following sections: Overview of the configuration process Powerup and powerdown ...",
      "FirstSentences" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown sequences ..."
    }, {
      "title" : "Command-line interface",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "excerpt" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the ... This section contains the following subsections: Overview of the N1 SDP MCC command-line ...",
      "firstSentences" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the Motherboard Configuration Controller (MCC). This section contains the following subsections: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Command-line interface ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "Ex0pA5CYr07aJkrs",
        "urihash" : "Ex0pA5CYr07aJkrs",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
        "systransactionid" : 864268,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "command-line interface ; Neoverse N1 ; command ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "command-line interface ; Neoverse N1 ; command ; subsections",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149238000,
        "permanentid" : "356c9ae8e07efc674142474c7ee22692f8026d24aa44e7ff8c9497713adc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6aa0",
        "transactionid" : 864268,
        "title" : "Command-line interface ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149238000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149238957388137,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 325,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 325,
        "sysdate" : 1649149238000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149238000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration/Command-line-interface?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149238957388137,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Command-line interface",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "Excerpt" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the ... This section contains the following subsections: Overview of the N1 SDP MCC command-line ...",
      "FirstSentences" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the Motherboard Configuration Controller (MCC). This section contains the following subsections: ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Overview of the N1 SDP MCC command-line interface ",
      "document_number" : "101489",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3467708",
      "sysurihash" : "m3vEpXnHZiQdKHhZ",
      "urihash" : "m3vEpXnHZiQdKHhZ",
      "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1585847145000,
      "topparentid" : 3467708,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596269028000,
      "sysconcepts" : "system commands ; USB ; workstation ; flow control ; MBLOG option ; command-line interface ; Overview of the N1 ; hardware ; representing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
      "attachmentparentid" : 3467708,
      "parentitem" : "5f2521e43951795e690a6a68",
      "concepts" : "system commands ; USB ; workstation ; flow control ; MBLOG option ; command-line interface ; Overview of the N1 ; hardware ; representing",
      "documenttype" : "html",
      "isattachment" : "3467708",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149353000,
      "permanentid" : "eace8aecdeb3679de276778973099328afcdc9691c7ba7fbca3140a1db08",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2521e53951795e690a6aa1",
      "transactionid" : 864270,
      "title" : "Overview of the N1 SDP MCC command-line interface ",
      "products" : [ "Neoverse N1" ],
      "date" : 1649149353000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101489:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149353857705035,
      "sysisattachment" : "3467708",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3467708,
      "size" : 432,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148976303,
      "syssize" : 432,
      "sysdate" : 1649149353000,
      "haslayout" : "1",
      "topparent" : "3467708",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3467708,
      "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
      "wordcount" : 49,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149353000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "modified" : 1636632209000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149353857705035,
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
      "syscollection" : "default"
    },
    "Title" : "Overview of the N1 SDP MCC command-line interface",
    "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "Excerpt" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to ... You must set the MBLOG option in the config.txt to TRUE to enter MCC system commands.",
    "FirstSentences" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to enter MCC system commands at the MCC USB port. You must set the MBLOG option in the config.txt to ..."
  }, {
    "title" : "APB-AP Control/Status Word Register, CSW, 0x00",
    "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "excerpt" : "In practice, it is expected that the APB-AP is almost always used in this way. ... [5:4] ... b11 = Reserved b10 = Reserved b01 = Increment b00 = Auto increment OFF. ... Reset value = b00.",
    "firstSentences" : "APB-AP Control\\/Status Word Register, CSW, 0x00 The APB-AP Control\\/Status Word Register is used to configure and control transfers through the APB interface. Figure 2.13 shows the bit assignments.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight DAP-Lite Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
      "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
      "firstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight DAP-Lite Technical Reference Manual ",
        "document_number" : "ddi0316",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985957",
        "sysurihash" : "nESTEUkLSAl17Avb",
        "urihash" : "nESTEUkLSAl17Avb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1211139252000,
        "topparentid" : 4985957,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376484000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081812000,
        "permanentid" : "10cab8c2c63b70154b121d158ac49e02975a07268c9915d2a63444cdaac5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f24fd977155116a7832",
        "transactionid" : 863702,
        "title" : "CoreSight DAP-Lite Technical Reference Manual ",
        "products" : [ "CoreSight DAP-Lite" ],
        "date" : 1649081812000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0316:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081812850627851,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2038,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081570195,
        "syssize" : 2038,
        "sysdate" : 1649081812000,
        "haslayout" : "1",
        "topparent" : "4985957",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985957,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081812000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0316/d/?lang=en",
        "modified" : 1639043100000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081812850627851,
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight DAP-Lite Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
      "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
      "FirstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Authentication requirements",
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/authentication-requirements?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "excerpt" : "Authentication requirements This section describes the functionality that must be available in the debug and ... If you do not require the system to support this level of control, then you can ...",
      "firstSentences" : "Authentication requirements This section describes the functionality that must be available in the debug and trace components to permit authentication using the signals, and describes how they ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight DAP-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "firstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight DAP-Lite Technical Reference Manual ",
          "document_number" : "ddi0316",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985957",
          "sysurihash" : "nESTEUkLSAl17Avb",
          "urihash" : "nESTEUkLSAl17Avb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1211139252000,
          "topparentid" : 4985957,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376484000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081812000,
          "permanentid" : "10cab8c2c63b70154b121d158ac49e02975a07268c9915d2a63444cdaac5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f24fd977155116a7832",
          "transactionid" : 863702,
          "title" : "CoreSight DAP-Lite Technical Reference Manual ",
          "products" : [ "CoreSight DAP-Lite" ],
          "date" : 1649081812000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0316:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081812850627851,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2038,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081570195,
          "syssize" : 2038,
          "sysdate" : 1649081812000,
          "haslayout" : "1",
          "topparent" : "4985957",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985957,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081812000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0316/d/?lang=en",
          "modified" : 1639043100000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081812850627851,
          "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight DAP-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "FirstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Authentication requirements ",
        "document_number" : "ddi0316",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985957",
        "sysurihash" : "yryr4evswFsMe3eZ",
        "urihash" : "yryr4evswFsMe3eZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
        "systransactionid" : 861233,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1211139252000,
        "topparentid" : 4985957,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376484000,
        "sysconcepts" : "authentication requirements ; signals ; APB-AP ; bus ; called DEVICEEN ; Architecture Specification ; trace components ; level of control ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
        "attachmentparentid" : 4985957,
        "parentitem" : "5e8e2f24fd977155116a7832",
        "concepts" : "authentication requirements ; signals ; APB-AP ; bus ; called DEVICEEN ; Architecture Specification ; trace components ; level of control ; functionality",
        "documenttype" : "html",
        "isattachment" : "4985957",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716244000,
        "permanentid" : "9c7a66ad08c2ddcf2a95b6cfe15ceed941f7f0aa241a3ba6741bdbc5a374",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f25fd977155116a786d",
        "transactionid" : 861233,
        "title" : "Authentication requirements ",
        "products" : [ "CoreSight DAP-Lite" ],
        "date" : 1648716244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0316:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716244499315075,
        "sysisattachment" : "4985957",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985957,
        "size" : 913,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/authentication-requirements?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716229277,
        "syssize" : 913,
        "sysdate" : 1648716244000,
        "haslayout" : "1",
        "topparent" : "4985957",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985957,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/authentication-requirements?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0316/d/functional-description/authentication-requirements?lang=en",
        "modified" : 1639043100000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716244499315075,
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
        "syscollection" : "default"
      },
      "Title" : "Authentication requirements",
      "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/authentication-requirements?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "Excerpt" : "Authentication requirements This section describes the functionality that must be available in the debug and ... If you do not require the system to support this level of control, then you can ...",
      "FirstSentences" : "Authentication requirements This section describes the functionality that must be available in the debug and trace components to permit authentication using the signals, and describes how they ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "excerpt" : "Appendix B. Revisions This appendix describes the technical changes between released issues of ... Change Location Update block revision information. ... Table 2.5 Revisions CoreSight DAP-Lite",
      "firstSentences" : "Appendix B. Revisions This appendix describes the technical changes between released issues of this book. Change Location Update block revision information. Table 1.1 Update Identification Code ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight DAP-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "firstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight DAP-Lite Technical Reference Manual ",
          "document_number" : "ddi0316",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985957",
          "sysurihash" : "nESTEUkLSAl17Avb",
          "urihash" : "nESTEUkLSAl17Avb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1211139252000,
          "topparentid" : 4985957,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376484000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081812000,
          "permanentid" : "10cab8c2c63b70154b121d158ac49e02975a07268c9915d2a63444cdaac5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f24fd977155116a7832",
          "transactionid" : 863702,
          "title" : "CoreSight DAP-Lite Technical Reference Manual ",
          "products" : [ "CoreSight DAP-Lite" ],
          "date" : 1649081812000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0316:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081812850627851,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2038,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081570195,
          "syssize" : 2038,
          "sysdate" : 1649081812000,
          "haslayout" : "1",
          "topparent" : "4985957",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985957,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081812000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0316/d/?lang=en",
          "modified" : 1639043100000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081812850627851,
          "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight DAP-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "FirstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "ddi0316",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985957",
        "sysurihash" : "DZRufPHBTFxmjuhv",
        "urihash" : "DZRufPHBTFxmjuhv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
        "systransactionid" : 861233,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1211139252000,
        "topparentid" : 4985957,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376484000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
        "attachmentparentid" : 4985957,
        "parentitem" : "5e8e2f24fd977155116a7832",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "4985957",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716244000,
        "permanentid" : "a2d6ca0192e7eec3bf4ec9653245836c3b986b0bdc3c8b9de2235bd6ddb5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f25fd977155116a7874",
        "transactionid" : 861233,
        "title" : "Revisions ",
        "products" : [ "CoreSight DAP-Lite" ],
        "date" : 1648716244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0316:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716244501586542,
        "sysisattachment" : "4985957",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985957,
        "size" : 258,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716229245,
        "syssize" : 258,
        "sysdate" : 1648716244000,
        "haslayout" : "1",
        "topparent" : "4985957",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985957,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0316/d/revisions?lang=en",
        "modified" : 1639043100000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716244501586542,
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "Excerpt" : "Appendix B. Revisions This appendix describes the technical changes between released issues of ... Change Location Update block revision information. ... Table 2.5 Revisions CoreSight DAP-Lite",
      "FirstSentences" : "Appendix B. Revisions This appendix describes the technical changes between released issues of this book. Change Location Update block revision information. Table 1.1 Update Identification Code ..."
    }, {
      "title" : "ROM table",
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/rom-table?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "excerpt" : "ROM table The DAP-Lite provides a configurable internal Read Only Memory (ROM) table connected to the ... The Debug ROM table is loaded at address 0x00000000 and 0x80000000 of this bus and is ...",
      "firstSentences" : "ROM table The DAP-Lite provides a configurable internal Read Only Memory (ROM) table connected to the master Debug APB port of the APB-Mux. The Debug ROM table is loaded at address 0x00000000 and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight DAP-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "firstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight DAP-Lite Technical Reference Manual ",
          "document_number" : "ddi0316",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985957",
          "sysurihash" : "nESTEUkLSAl17Avb",
          "urihash" : "nESTEUkLSAl17Avb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1211139252000,
          "topparentid" : 4985957,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376484000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081812000,
          "permanentid" : "10cab8c2c63b70154b121d158ac49e02975a07268c9915d2a63444cdaac5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f24fd977155116a7832",
          "transactionid" : 863702,
          "title" : "CoreSight DAP-Lite Technical Reference Manual ",
          "products" : [ "CoreSight DAP-Lite" ],
          "date" : 1649081812000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0316:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081812850627851,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2038,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081570195,
          "syssize" : 2038,
          "sysdate" : 1649081812000,
          "haslayout" : "1",
          "topparent" : "4985957",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985957,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081812000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0316/d/?lang=en",
          "modified" : 1639043100000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081812850627851,
          "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight DAP-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "FirstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ROM table ",
        "document_number" : "ddi0316",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985957",
        "sysurihash" : "MnlY998fd45aPUz4",
        "urihash" : "MnlY998fd45aPUz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
        "systransactionid" : 861233,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1211139252000,
        "topparentid" : 4985957,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376484000,
        "sysconcepts" : "ROM ; APB ; bus ; CoreSight ; read-only device ; Architecture Specification ; exclusion of PWRITEDBG ; entries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
        "attachmentparentid" : 4985957,
        "parentitem" : "5e8e2f24fd977155116a7832",
        "concepts" : "ROM ; APB ; bus ; CoreSight ; read-only device ; Architecture Specification ; exclusion of PWRITEDBG ; entries",
        "documenttype" : "html",
        "isattachment" : "4985957",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716244000,
        "permanentid" : "404d8ecd97d0ca245953d6e48e05f2ed45c57f1b7cc6b2f3fe137ac69802",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f25fd977155116a786a",
        "transactionid" : 861233,
        "title" : "ROM table ",
        "products" : [ "CoreSight DAP-Lite" ],
        "date" : 1648716244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0316:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716244470958638,
        "sysisattachment" : "4985957",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985957,
        "size" : 924,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/rom-table?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716229261,
        "syssize" : 924,
        "sysdate" : 1648716244000,
        "haslayout" : "1",
        "topparent" : "4985957",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985957,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/rom-table?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0316/d/functional-description/rom-table?lang=en",
        "modified" : 1639043100000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716244470958638,
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
        "syscollection" : "default"
      },
      "Title" : "ROM table",
      "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/rom-table?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "Excerpt" : "ROM table The DAP-Lite provides a configurable internal Read Only Memory (ROM) table connected to the ... The Debug ROM table is loaded at address 0x00000000 and 0x80000000 of this bus and is ...",
      "FirstSentences" : "ROM table The DAP-Lite provides a configurable internal Read Only Memory (ROM) table connected to the master Debug APB port of the APB-Mux. The Debug ROM table is loaded at address 0x00000000 and ..."
    } ],
    "totalNumberOfChildResults" : 57,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "APB-AP Control/Status Word Register, CSW, 0x00 ",
      "document_number" : "ddi0316",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985957",
      "sysurihash" : "AoWozLUxCJJoðTFu",
      "urihash" : "AoWozLUxCJJoðTFu",
      "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
      "systransactionid" : 861233,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1211139252000,
      "topparentid" : 4985957,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376484000,
      "sysconcepts" : "APB ; software access ; incrementing ; trace components ; APB-AP ; transaction ; DBGEN ; Reserved b01 ; error response ; packing mode ; bus connected ; master port ; RO TrInProg ; Drives DBGSWENABLE ; non-secure ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
      "attachmentparentid" : 4985957,
      "parentitem" : "5e8e2f24fd977155116a7832",
      "concepts" : "APB ; software access ; incrementing ; trace components ; APB-AP ; transaction ; DBGEN ; Reserved b01 ; error response ; packing mode ; bus connected ; master port ; RO TrInProg ; Drives DBGSWENABLE ; non-secure ; assignments",
      "documenttype" : "html",
      "isattachment" : "4985957",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716244000,
      "permanentid" : "0604681dd894636905408441ac1a033a6acb48465257af0cc9ff700a91fa",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f25fd977155116a785d",
      "transactionid" : 861233,
      "title" : "APB-AP Control/Status Word Register, CSW, 0x00 ",
      "products" : [ "CoreSight DAP-Lite" ],
      "date" : 1648716244000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0316:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716244732817439,
      "sysisattachment" : "4985957",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4985957,
      "size" : 2121,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716229292,
      "syssize" : 2121,
      "sysdate" : 1648716244000,
      "haslayout" : "1",
      "topparent" : "4985957",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4985957,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
      "wordcount" : 161,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716244000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
      "modified" : 1639043100000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716244732817439,
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
      "syscollection" : "default"
    },
    "Title" : "APB-AP Control/Status Word Register, CSW, 0x00",
    "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "Excerpt" : "In practice, it is expected that the APB-AP is almost always used in this way. ... [5:4] ... b11 = Reserved b10 = Reserved b01 = Increment b00 = Auto increment OFF. ... Reset value = b00.",
    "FirstSentences" : "APB-AP Control\\/Status Word Register, CSW, 0x00 The APB-AP Control\\/Status Word Register is used to configure and control transfers through the APB interface. Figure 2.13 shows the bit assignments."
  }, {
    "title" : "PrimeCell GPIO functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "excerpt" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. ... PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown.",
    "firstSentences" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. Figure 2.1. PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown. The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
      "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
      "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "GzlY5yJJS1mLUVlx",
        "urihash" : "GzlY5yJJS1mLUVlx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "systransactionid" : 864262,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148966000,
        "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a921e",
        "transactionid" : 864262,
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649148966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148966453101553,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1989,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1989,
        "sysdate" : 1649148966000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148966453101553,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
      "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
      "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "excerpt" : "Chapter 2. ... Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell GPIO. It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "Gy6DYCqqipSNLñYh",
        "urihash" : "Gy6DYCqqipSNLñYh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
        "systransactionid" : 864264,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149048000,
        "permanentid" : "d9a1735a177634c473c16ec088d9b2aef3cf3d116fbb5c44e04221ab0aac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a922e",
        "transactionid" : 864264,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149048000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149048431925738,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 266,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 266,
        "sysdate" : 1649149048000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149048431925738,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "Excerpt" : "Chapter 2. ... Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell GPIO. It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ..."
    }, {
      "title" : "Interrupt operation",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "excerpt" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. ... You can select the source of the interrupt, its polarity, and edge properties.",
      "firstSentences" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties. When one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupt operation ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "ðuSJtYar4mnCzDoQ",
        "urihash" : "ðuSJtYar4mnCzDoQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO ; registers ; controller ; shows ; output GPIOINTR ; triggering ; polarity",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO ; registers ; controller ; shows ; output GPIOINTR ; triggering ; polarity",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149012000,
        "permanentid" : "148bcf4c09c877f394ce2c21939356e7aa4df4247306c5b924f462b367c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a923d",
        "transactionid" : 864263,
        "title" : "Interrupt operation ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149012036087619,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 1807,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1807,
        "sysdate" : 1649149012000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 125,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149012036087619,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
        "syscollection" : "default"
      },
      "Title" : "Interrupt operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "Excerpt" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. ... You can select the source of the interrupt, its polarity, and edge properties.",
      "FirstSentences" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties. When one ..."
    }, {
      "title" : "Interrupt detection logic",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "excerpt" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based ... The General Purpose Input Output Interrupt (GPIOINTR) indicates to an interrupt ...",
      "firstSentences" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based on the level, or transitional value of any of its PrimeCell GPIO lines. The General ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupt detection logic ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "W8WNðBPfWf6lk0W2",
        "urihash" : "W8WNðBPfWf6lk0W2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO ; controller ; device drivers ; reading raw ; triggering chain ; APB interface ; detection logic ; functionality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO ; controller ; device drivers ; reading raw ; triggering chain ; APB interface ; detection logic ; functionality",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149009000,
        "permanentid" : "2ebb48fd64aeede471d0b173ea7718279383d148c027d61e692b12e81ff4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a9237",
        "transactionid" : 864263,
        "title" : "Interrupt detection logic ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149009000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149009475782311,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 1506,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1506,
        "sysdate" : 1649149009000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149009000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149009475782311,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
        "syscollection" : "default"
      },
      "Title" : "Interrupt detection logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "Excerpt" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based ... The General Purpose Input Output Interrupt (GPIOINTR) indicates to an interrupt ...",
      "FirstSentences" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based on the level, or transitional value of any of its PrimeCell GPIO lines. The General ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell GPIO functional description ",
      "document_number" : "ddi0190",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3501570",
      "sysurihash" : "fJPQBHsRiZsTQznn",
      "urihash" : "fJPQBHsRiZsTQznn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
      "systransactionid" : 864264,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158233497000,
      "topparentid" : 3501570,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378985000,
      "sysconcepts" : "PrimeCell GPIO ; block diagram ; Mode control ; APB interface ; clarity ; shows",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3501570,
      "parentitem" : "5e8e38e9fd977155116a921e",
      "concepts" : "PrimeCell GPIO ; block diagram ; Mode control ; APB interface ; clarity ; shows",
      "documenttype" : "html",
      "isattachment" : "3501570",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149048000,
      "permanentid" : "0705dfea818632da167fd5fb1b031c089695d63e858aa4e721cbc149c50d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e38e9fd977155116a9235",
      "transactionid" : 864264,
      "title" : "PrimeCell GPIO functional description ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649149048000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0190:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149048465706386,
      "sysisattachment" : "3501570",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3501570,
      "size" : 380,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148798453,
      "syssize" : 380,
      "sysdate" : 1649149048000,
      "haslayout" : "1",
      "topparent" : "3501570",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3501570,
      "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "modified" : 1638975360000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149048465706386,
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell GPIO functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "Excerpt" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. ... PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown.",
    "FirstSentences" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. Figure 2.1. PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown. The ..."
  }, {
    "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/601bee5c873dd96c4dea6248",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "excerpt" : "DAMAGES. ... Agreement shall prevail. ... All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349",
    "firstSentences" : "Arm® Neoverse™ E1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101563_0102_00_en Arm® Neoverse™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101563/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101563/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101563",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466572",
        "sysurihash" : "XIjDLuS6en2qkghK",
        "urihash" : "XIjDLuS6en2qkghK",
        "sysuri" : "https://developer.arm.com/documentation/101563/0102/en",
        "systransactionid" : 863746,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585244944000,
        "topparentid" : 4466572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612443228000,
        "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083996000,
        "permanentid" : "c1082c177ca9fc536272207702264a2b14b039f51bd08e21653326dc7ac8",
        "syslanguage" : [ "English" ],
        "itemid" : "601bee5c873dd96c4dea6238",
        "transactionid" : 863746,
        "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649083996000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101563:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083996250860188,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4300,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083687650,
        "syssize" : 4300,
        "sysdate" : 1649083996000,
        "haslayout" : "1",
        "topparent" : "4466572",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466572,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083996000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101563/0102/?lang=en",
        "modified" : 1636977944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083996250860188,
        "uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101563/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. ... It contains the following section: Revisions. ... Document revisions Neoverse E1",
      "firstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions Neoverse E1",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101563",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466572",
          "sysurihash" : "XIjDLuS6en2qkghK",
          "urihash" : "XIjDLuS6en2qkghK",
          "sysuri" : "https://developer.arm.com/documentation/101563/0102/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585244944000,
          "topparentid" : 4466572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612443228000,
          "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
          "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "c1082c177ca9fc536272207702264a2b14b039f51bd08e21653326dc7ac8",
          "syslanguage" : [ "English" ],
          "itemid" : "601bee5c873dd96c4dea6238",
          "transactionid" : 863746,
          "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse E1" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101563:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996250860188,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4300,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083687650,
          "syssize" : 4300,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4466572",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466572,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101563/0102/?lang=en",
          "modified" : 1636977944000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996250860188,
          "uri" : "https://developer.arm.com/documentation/101563/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "101563",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466572",
        "sysurihash" : "kñCdRzc3nVzaI7tP",
        "urihash" : "kñCdRzc3nVzaI7tP",
        "sysuri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
        "systransactionid" : 863744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1585244944000,
        "topparentid" : 4466572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612443228000,
        "sysconcepts" : "revisions Changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "attachmentparentid" : 4466572,
        "parentitem" : "601bee5c873dd96c4dea6238",
        "concepts" : "revisions Changes",
        "documenttype" : "html",
        "isattachment" : "4466572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083911000,
        "permanentid" : "704fd86ee1634c96815f5d88497c59a8806f506dce1502f8b65aee83c79a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bee5c873dd96c4dea6246",
        "transactionid" : 863744,
        "title" : "Document revisions ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649083911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101563:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083911337236735,
        "sysisattachment" : "4466572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466572,
        "size" : 166,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083687650,
        "syssize" : 166,
        "sysdate" : 1649083911000,
        "haslayout" : "1",
        "topparent" : "4466572",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466572,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101563/0102/Document-revisions?lang=en",
        "modified" : 1636977944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083911337236735,
        "uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "Excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. ... It contains the following section: Revisions. ... Document revisions Neoverse E1",
      "FirstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions Neoverse E1"
    }, {
      "title" : "About this book",
      "uri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "printableUri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "clickUri" : "https://developer.arm.com/documentation/101563/0102/Preface/About-this-book?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). ... About this book Neoverse E1",
      "firstSentences" : "About this book This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101563",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466572",
          "sysurihash" : "XIjDLuS6en2qkghK",
          "urihash" : "XIjDLuS6en2qkghK",
          "sysuri" : "https://developer.arm.com/documentation/101563/0102/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585244944000,
          "topparentid" : 4466572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612443228000,
          "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
          "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "c1082c177ca9fc536272207702264a2b14b039f51bd08e21653326dc7ac8",
          "syslanguage" : [ "English" ],
          "itemid" : "601bee5c873dd96c4dea6238",
          "transactionid" : 863746,
          "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse E1" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101563:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996250860188,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4300,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083687650,
          "syssize" : 4300,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4466572",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466572,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101563/0102/?lang=en",
          "modified" : 1636977944000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996250860188,
          "uri" : "https://developer.arm.com/documentation/101563/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About this book ",
        "document_number" : "101563",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466572",
        "sysurihash" : "A2xpFnkVhY5h42uO",
        "urihash" : "A2xpFnkVhY5h42uO",
        "sysuri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
        "systransactionid" : 863744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585244944000,
        "topparentid" : 4466572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612443228000,
        "sysconcepts" : "Cryptographic Extension ; E1 core ; documentation ; designers ; Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "attachmentparentid" : 4466572,
        "parentitem" : "601bee5c873dd96c4dea6238",
        "concepts" : "Cryptographic Extension ; E1 core ; documentation ; designers ; Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
        "documenttype" : "html",
        "isattachment" : "4466572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083911000,
        "permanentid" : "d5e7784e18c2b79e1a1bf8632881c72c06d3a360ad0f1e3216eb246f35b0",
        "syslanguage" : [ "English" ],
        "itemid" : "601bee5c873dd96c4dea623b",
        "transactionid" : 863744,
        "title" : "About this book ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649083911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101563:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083911167815575,
        "sysisattachment" : "4466572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466572,
        "size" : 2951,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101563/0102/Preface/About-this-book?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083687650,
        "syssize" : 2951,
        "sysdate" : 1649083911000,
        "haslayout" : "1",
        "topparent" : "4466572",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466572,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 213,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/Preface/About-this-book?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101563/0102/Preface/About-this-book?lang=en",
        "modified" : 1636977944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083911167815575,
        "uri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
        "syscollection" : "default"
      },
      "Title" : "About this book",
      "Uri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "ClickUri" : "https://developer.arm.com/documentation/101563/0102/Preface/About-this-book?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "Excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). ... About this book Neoverse E1",
      "FirstSentences" : "About this book This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. ... Table A-1 Issue 0101-00 Change Location Affects First release - - Table A-2 Differences ...",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. Table A-1 Issue 0101-00 Change Location Affects First release - - Table A-2 Differences between Issue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101563",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466572",
          "sysurihash" : "XIjDLuS6en2qkghK",
          "urihash" : "XIjDLuS6en2qkghK",
          "sysuri" : "https://developer.arm.com/documentation/101563/0102/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585244944000,
          "topparentid" : 4466572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612443228000,
          "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
          "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "c1082c177ca9fc536272207702264a2b14b039f51bd08e21653326dc7ac8",
          "syslanguage" : [ "English" ],
          "itemid" : "601bee5c873dd96c4dea6238",
          "transactionid" : 863746,
          "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse E1" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101563:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996250860188,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4300,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083687650,
          "syssize" : 4300,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4466572",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466572,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101563/0102/?lang=en",
          "modified" : 1636977944000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996250860188,
          "uri" : "https://developer.arm.com/documentation/101563/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101563",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466572",
        "sysurihash" : "0fLFmjHq4Lk8hlNf",
        "urihash" : "0fLFmjHq4Lk8hlNf",
        "sysuri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
        "systransactionid" : 863744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585244944000,
        "topparentid" : 4466572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612443228000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "attachmentparentid" : 4466572,
        "parentitem" : "601bee5c873dd96c4dea6238",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "4466572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083910000,
        "permanentid" : "1d00c1ed33da0638a3d9443f3173036d723372f9c80c3c797d953a8b885a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bee5c873dd96c4dea6247",
        "transactionid" : 863744,
        "title" : "Revisions ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649083910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101563:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083910974157251,
        "sysisattachment" : "4466572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466572,
        "size" : 453,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083687650,
        "syssize" : 453,
        "sysdate" : 1649083910000,
        "haslayout" : "1",
        "topparent" : "4466572",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466572,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101563/0102/Document-revisions/Revisions?lang=en",
        "modified" : 1636977944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083910974157251,
        "uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. ... Table A-1 Issue 0101-00 Change Location Affects First release - - Table A-2 Differences ...",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. Table A-1 Issue 0101-00 Change Location Affects First release - - Table A-2 Differences between Issue ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101563",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466572",
      "sysauthor" : "ARM",
      "sysurihash" : "Aðu1AeðXGTxFRhmY",
      "urihash" : "Aðu1AeðXGTxFRhmY",
      "sysuri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
      "keywords" : "Processors, Application Processor, Neoverse, Neoverse E1",
      "systransactionid" : 863745,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1585244944000,
      "topparentid" : 4466572,
      "numberofpages" : 21,
      "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; UNDEFINED exception ; configurations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "attachmentparentid" : 4466572,
      "parentitem" : "601bee5c873dd96c4dea6238",
      "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; UNDEFINED exception ; configurations",
      "documenttype" : "pdf",
      "isattachment" : "4466572",
      "sysindexeddate" : 1649083992000,
      "permanentid" : "b786a27a6164c28c696f35a07eec46d81e0d4bcfe3003025dc0d06911e35",
      "syslanguage" : [ "English" ],
      "itemid" : "601bee5c873dd96c4dea6248",
      "transactionid" : 863745,
      "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1649083992000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101563:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083992032946783,
      "sysisattachment" : "4466572",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466572,
      "size" : 379369,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/601bee5c873dd96c4dea6248",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083689007,
      "syssubject" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 379369,
      "sysdate" : 1649083992000,
      "topparent" : "4466572",
      "author" : "ARM",
      "label_version" : "r1p2",
      "systopparentid" : 4466572,
      "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 679,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083992000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/601bee5c873dd96c4dea6248",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083992032946783,
      "uri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/601bee5c873dd96c4dea6248",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "Excerpt" : "DAMAGES. ... Agreement shall prevail. ... All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349",
    "FirstSentences" : "Arm® Neoverse™ E1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101563_0102_00_en Arm® Neoverse™ ..."
  }, {
    "title" : "Hardware Description",
    "uri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "clickUri" : "https://developer.arm.com/documentation/dui0449/g/hardware-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "excerpt" : "Chapter 2. ... Hardware Description This chapter describes the LogicTile Express 3MG daughterboard ... It contains the following sections: Overview of the daughterboard hardware System ...",
    "firstSentences" : "Chapter 2. Hardware Description This chapter describes the LogicTile Express 3MG daughterboard hardware. It contains the following sections: Overview of the daughterboard hardware System ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM LogicTile Express 3MG Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
      "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "firstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM LogicTile Express 3MG Technical Reference Manual ",
        "document_number" : "dui0449",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3594839",
        "sysurihash" : "yMr8WqBrLG5wnðvW",
        "urihash" : "yMr8WqBrLG5wnðvW",
        "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "systransactionid" : 863745,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432315806000,
        "topparentid" : 3594839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394646000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083937000,
        "permanentid" : "9517108758961e1cc81059c8b158e247c4e596b183b2cd4e854b2ae9a269",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8569931941038de23e2",
        "transactionid" : 863745,
        "title" : "ARM LogicTile Express 3MG Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1649083937000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0449:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083937947262698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5354,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083702185,
        "syssize" : 5354,
        "sysdate" : 1649083937000,
        "haslayout" : "1",
        "topparent" : "3594839",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3594839,
        "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
        "wordcount" : 367,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083937000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0449/g/?lang=en",
        "modified" : 1641902375000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083937947262698,
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM LogicTile Express 3MG Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
      "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "FirstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "ARM LogicTile Express 3MG Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
      "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "firstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM LogicTile Express 3MG Technical Reference Manual ",
        "document_number" : "dui0449",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3594839",
        "sysurihash" : "yMr8WqBrLG5wnðvW",
        "urihash" : "yMr8WqBrLG5wnðvW",
        "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "systransactionid" : 863745,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432315806000,
        "topparentid" : 3594839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394646000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083937000,
        "permanentid" : "9517108758961e1cc81059c8b158e247c4e596b183b2cd4e854b2ae9a269",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8569931941038de23e2",
        "transactionid" : 863745,
        "title" : "ARM LogicTile Express 3MG Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1649083937000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0449:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083937947262698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5354,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083702185,
        "syssize" : 5354,
        "sysdate" : 1649083937000,
        "haslayout" : "1",
        "topparent" : "3594839",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3594839,
        "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
        "wordcount" : 367,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083937000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0449/g/?lang=en",
        "modified" : 1641902375000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083937947262698,
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM LogicTile Express 3MG Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
      "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "FirstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
    }, {
      "title" : "DCC_SW Register",
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "clickUri" : "https://developer.arm.com/documentation/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "excerpt" : "DCC_SW Register The DCC_SW Register characteristics are: Purpose Determines the state of ... The DCC polls the switches and updates this SCC register in the FPGA. ... Attributes See Table 3.1.",
      "firstSentences" : "DCC_SW Register The DCC_SW Register characteristics are: Purpose Determines the state of the eight user switches on the daughterboard. The DCC polls the switches and updates this SCC register in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 3MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
        "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 3MG Technical Reference Manual ",
          "document_number" : "dui0449",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3594839",
          "sysurihash" : "yMr8WqBrLG5wnðvW",
          "urihash" : "yMr8WqBrLG5wnðvW",
          "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en",
          "systransactionid" : 863745,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432315806000,
          "topparentid" : 3594839,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394646000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083937000,
          "permanentid" : "9517108758961e1cc81059c8b158e247c4e596b183b2cd4e854b2ae9a269",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db8569931941038de23e2",
          "transactionid" : 863745,
          "title" : "ARM LogicTile Express 3MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649083937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0449:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083937947262698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5354,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083702185,
          "syssize" : 5354,
          "sysdate" : 1649083937000,
          "haslayout" : "1",
          "topparent" : "3594839",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3594839,
          "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
          "wordcount" : 367,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0449/g/?lang=en",
          "modified" : 1641902375000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083937947262698,
          "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 3MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
        "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DCC_SW Register ",
        "document_number" : "dui0449",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3594839",
        "sysurihash" : "QZErk3euopVBFv7M",
        "urihash" : "QZErk3euopVBFv7M",
        "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
        "systransactionid" : 863745,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432315806000,
        "topparentid" : 3594839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394646000,
        "sysconcepts" : "usage constraints ; assignments ; shows ; configurations ; switches ; Register ; Purpose Determines ; LogicTile ; daughterboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3594839,
        "parentitem" : "5e9db8569931941038de23e2",
        "concepts" : "usage constraints ; assignments ; shows ; configurations ; switches ; Register ; Purpose Determines ; LogicTile ; daughterboard",
        "documenttype" : "html",
        "isattachment" : "3594839",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083936000,
        "permanentid" : "089d9a6be1f152a51cd6ab5c0a059d22cca59ebf3857d9b1a92c55dfcb0f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8569931941038de240e",
        "transactionid" : 863745,
        "title" : "DCC_SW Register ",
        "products" : [ "Logictile Express" ],
        "date" : 1649083936000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0449:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083936215143808,
        "sysisattachment" : "3594839",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3594839,
        "size" : 640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083702150,
        "syssize" : 640,
        "sysdate" : 1649083936000,
        "haslayout" : "1",
        "topparent" : "3594839",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3594839,
        "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083936000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
        "modified" : 1641902375000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083936215143808,
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
        "syscollection" : "default"
      },
      "Title" : "DCC_SW Register",
      "Uri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "Excerpt" : "DCC_SW Register The DCC_SW Register characteristics are: Purpose Determines the state of ... The DCC polls the switches and updates this SCC register in the FPGA. ... Attributes See Table 3.1.",
      "FirstSentences" : "DCC_SW Register The DCC_SW Register characteristics are: Purpose Determines the state of the eight user switches on the daughterboard. The DCC polls the switches and updates this SCC register in ..."
    }, {
      "title" : "Bus interface characteristics",
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "excerpt" : "Bus interface characteristics Table B.1 shows the daughterboard electrical characteristics. ... Electrical characteristics for 3V3 I\\/O Symbol Description Min Max Unit VIH High-level input ...",
      "firstSentences" : "Bus interface characteristics Table B.1 shows the daughterboard electrical characteristics. Table B.1. Electrical characteristics for 3V3 I\\/O Symbol Description Min Max Unit VIH High-level input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 3MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
        "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 3MG Technical Reference Manual ",
          "document_number" : "dui0449",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3594839",
          "sysurihash" : "yMr8WqBrLG5wnðvW",
          "urihash" : "yMr8WqBrLG5wnðvW",
          "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en",
          "systransactionid" : 863745,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432315806000,
          "topparentid" : 3594839,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394646000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083937000,
          "permanentid" : "9517108758961e1cc81059c8b158e247c4e596b183b2cd4e854b2ae9a269",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db8569931941038de23e2",
          "transactionid" : 863745,
          "title" : "ARM LogicTile Express 3MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649083937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0449:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083937947262698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5354,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083702185,
          "syssize" : 5354,
          "sysdate" : 1649083937000,
          "haslayout" : "1",
          "topparent" : "3594839",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3594839,
          "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
          "wordcount" : 367,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0449/g/?lang=en",
          "modified" : 1641902375000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083937947262698,
          "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 3MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
        "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Bus interface characteristics ",
        "document_number" : "dui0449",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3594839",
        "sysurihash" : "hTMB8T7k28Px32Vx",
        "urihash" : "hTMB8T7k28Px32Vx",
        "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
        "systransactionid" : 863745,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1432315806000,
        "topparentid" : 3594839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394646000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3594839,
        "parentitem" : "5e9db8569931941038de23e2",
        "documenttype" : "html",
        "isattachment" : "3594839",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083936000,
        "permanentid" : "0d81ba08f658c7823d81ea37a98801e906ea8cc4b0532a8a3af1391d0cc5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8569931941038de241b",
        "transactionid" : 863745,
        "title" : "Bus interface characteristics ",
        "products" : [ "Logictile Express" ],
        "date" : 1649083936000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0449:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083936147601444,
        "sysisattachment" : "3594839",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3594839,
        "size" : 372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083702150,
        "syssize" : 372,
        "sysdate" : 1649083936000,
        "haslayout" : "1",
        "topparent" : "3594839",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3594839,
        "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083936000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
        "modified" : 1641902375000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083936147601444,
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
        "syscollection" : "default"
      },
      "Title" : "Bus interface characteristics",
      "Uri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "Excerpt" : "Bus interface characteristics Table B.1 shows the daughterboard electrical characteristics. ... Electrical characteristics for 3V3 I\\/O Symbol Description Min Max Unit VIH High-level input ...",
      "FirstSentences" : "Bus interface characteristics Table B.1 shows the daughterboard electrical characteristics. Table B.1. Electrical characteristics for 3V3 I\\/O Symbol Description Min Max Unit VIH High-level input ..."
    } ],
    "totalNumberOfChildResults" : 53,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Hardware Description ",
      "document_number" : "dui0449",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3594839",
      "sysurihash" : "Ld3xñaðINQoOXIf1",
      "urihash" : "Ld3xñaðINQoOXIf1",
      "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
      "systransactionid" : 863745,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432315806000,
      "topparentid" : 3594839,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1587394646000,
      "sysconcepts" : "FPGA ; daughterboard ; design settings ; hardware System",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 3594839,
      "parentitem" : "5e9db8569931941038de23e2",
      "concepts" : "FPGA ; daughterboard ; design settings ; hardware System",
      "documenttype" : "html",
      "isattachment" : "3594839",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083938000,
      "permanentid" : "ca01f267d1e9d4c7c6c22ea5048428282805901259785abeff9be88745b2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9db8569931941038de23f3",
      "transactionid" : 863745,
      "title" : "Hardware Description ",
      "products" : [ "Logictile Express" ],
      "date" : 1649083938000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0449:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083938641000452,
      "sysisattachment" : "3594839",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3594839,
      "size" : 350,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/hardware-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083702185,
      "syssize" : 350,
      "sysdate" : 1649083938000,
      "haslayout" : "1",
      "topparent" : "3594839",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3594839,
      "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083938000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/hardware-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0449/g/hardware-description?lang=en",
      "modified" : 1641902375000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083938641000452,
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
      "syscollection" : "default"
    },
    "Title" : "Hardware Description",
    "Uri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/hardware-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "Excerpt" : "Chapter 2. ... Hardware Description This chapter describes the LogicTile Express 3MG daughterboard ... It contains the following sections: Overview of the daughterboard hardware System ...",
    "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the LogicTile Express 3MG daughterboard hardware. It contains the following sections: Overview of the daughterboard hardware System ..."
  }, {
    "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "printableUri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "clickUri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "excerpt" : "[27:24] ... 0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... The possible values are: 0x0 No AES instructions implemented. ... [3:0] ... res0 Reserved.",
    "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions implemented in AArch64 state, including the instructions ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100458/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100458/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100458",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817815",
        "sysurihash" : "RFilsjUKñFuzFað6",
        "urihash" : "RFilsjUKñFuzFað6",
        "sysuri" : "https://developer.arm.com/documentation/100458/0301/en",
        "systransactionid" : 863746,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532620424000,
        "topparentid" : 4817815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083996000,
        "permanentid" : "72709164835908950c4259c72c6e936f04953c02a3616997f16df1b9d3f4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35da",
        "transactionid" : 863746,
        "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1649083996000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100458:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083996343591212,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4494,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083691861,
        "syssize" : 4494,
        "sysdate" : 1649083996000,
        "haslayout" : "1",
        "topparent" : "4817815",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817815,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083996000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100458/0301/?lang=en",
        "modified" : 1636367186000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083996343591212,
        "uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100458/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "printableUri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "clickUri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A75 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100458",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817815",
          "sysurihash" : "RFilsjUKñFuzFað6",
          "urihash" : "RFilsjUKñFuzFað6",
          "sysuri" : "https://developer.arm.com/documentation/100458/0301/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532620424000,
          "topparentid" : 4817815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "72709164835908950c4259c72c6e936f04953c02a3616997f16df1b9d3f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35da",
          "transactionid" : 863746,
          "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100458:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996343591212,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4494,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083691861,
          "syssize" : 4494,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4817815",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817815,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100458/0301/?lang=en",
          "modified" : 1636367186000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996343591212,
          "uri" : "https://developer.arm.com/documentation/100458/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "100458",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817815",
        "sysurihash" : "Igy403vNsdrusA1g",
        "urihash" : "Igy403vNsdrusA1g",
        "sysuri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
        "systransactionid" : 863744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532620424000,
        "topparentid" : 4817815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817815,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35da",
        "concepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4817815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083911000,
        "permanentid" : "8ffbdd0f19d95965b9023550ca1d359426a8dbc8539a9c106e5e24ea4dfe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35e4",
        "transactionid" : 863744,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-A75" ],
        "date" : 1649083911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100458:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083911268364399,
        "sysisattachment" : "4817815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817815,
        "size" : 530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083691861,
        "syssize" : 530,
        "sysdate" : 1649083911000,
        "haslayout" : "1",
        "topparent" : "4817815",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817815,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "modified" : 1636367186000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083911268364399,
        "uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "ClickUri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A75 cores present in a cluster. This signal is ..."
    }, {
      "title" : "About the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "printableUri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "clickUri" : "https://developer.arm.com/documentation/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "excerpt" : "About the Cryptographic Extension The Cortex-A75 core Cryptographic Extension supports the Armv8-A ... The Cryptographic Extension adds new A64, A32, and T32 instructions to Advanced SIMD that ...",
      "firstSentences" : "About the Cryptographic Extension The Cortex-A75 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. The Cryptographic Extension adds new A64, A32, and T32 instructions to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100458",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817815",
          "sysurihash" : "RFilsjUKñFuzFað6",
          "urihash" : "RFilsjUKñFuzFað6",
          "sysuri" : "https://developer.arm.com/documentation/100458/0301/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532620424000,
          "topparentid" : 4817815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "72709164835908950c4259c72c6e936f04953c02a3616997f16df1b9d3f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35da",
          "transactionid" : 863746,
          "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100458:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996343591212,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4494,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083691861,
          "syssize" : 4494,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4817815",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817815,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100458/0301/?lang=en",
          "modified" : 1636367186000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996343591212,
          "uri" : "https://developer.arm.com/documentation/100458/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the Cryptographic Extension ",
        "document_number" : "100458",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817815",
        "sysurihash" : "9dLGNRnHo3aYMDts",
        "urihash" : "9dLGNRnHo3aYMDts",
        "sysuri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
        "systransactionid" : 863743,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532620424000,
        "topparentid" : 4817815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "Cryptographic Extension ; SHA ; floating-point support ; Advanced SIMD ; A75 core ; base product ; Hash Algorithm ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817815,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35da",
        "concepts" : "Cryptographic Extension ; SHA ; floating-point support ; Advanced SIMD ; A75 core ; base product ; Hash Algorithm ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4817815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083904000,
        "permanentid" : "a2f99d5f1d1c14c950697807c393c4238695cde14fe8c0af33b240d86836",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35e0",
        "transactionid" : 863743,
        "title" : "About the Cryptographic Extension ",
        "products" : [ "Cortex-A75" ],
        "date" : 1649083904000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100458:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083904386834313,
        "sysisattachment" : "4817815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817815,
        "size" : 672,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083691861,
        "syssize" : 672,
        "sysdate" : 1649083904000,
        "haslayout" : "1",
        "topparent" : "4817815",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817815,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083904000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
        "modified" : 1636367186000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083904386834313,
        "uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
        "syscollection" : "default"
      },
      "Title" : "About the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "ClickUri" : "https://developer.arm.com/documentation/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "Excerpt" : "About the Cryptographic Extension The Cortex-A75 core Cryptographic Extension supports the Armv8-A ... The Cryptographic Extension adds new A64, A32, and T32 instructions to Advanced SIMD that ...",
      "FirstSentences" : "About the Cryptographic Extension The Cortex-A75 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. The Cryptographic Extension adds new A64, A32, and T32 instructions to ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "printableUri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "clickUri" : "https://developer.arm.com/documentation/100458/0301/functional-description/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. ... r1p0 Second release. ... There are no technical changes. ... r2p0 Third release.",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. r2p0 Third release. There are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100458",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817815",
          "sysurihash" : "RFilsjUKñFuzFað6",
          "urihash" : "RFilsjUKñFuzFað6",
          "sysuri" : "https://developer.arm.com/documentation/100458/0301/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532620424000,
          "topparentid" : 4817815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "72709164835908950c4259c72c6e936f04953c02a3616997f16df1b9d3f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35da",
          "transactionid" : 863746,
          "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100458:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996343591212,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4494,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083691861,
          "syssize" : 4494,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4817815",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817815,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100458/0301/?lang=en",
          "modified" : 1636367186000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996343591212,
          "uri" : "https://developer.arm.com/documentation/100458/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100458",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817815",
        "sysurihash" : "br3Goiy34fj5UhVX",
        "urihash" : "br3Goiy34fj5UhVX",
        "sysuri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
        "systransactionid" : 863743,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532620424000,
        "topparentid" : 4817815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "technical changes ; release ; r1p0 Second ; r3p1 ; r3p0 ; r2p1 ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817815,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35da",
        "concepts" : "technical changes ; release ; r1p0 Second ; r3p1 ; r3p0 ; r2p1 ; functionality",
        "documenttype" : "html",
        "isattachment" : "4817815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083904000,
        "permanentid" : "7b888cfb86e77e1b733880b5f2a7042a0811c753f203d6ec650c9bfec817",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35e1",
        "transactionid" : 863743,
        "title" : "Revisions ",
        "products" : [ "Cortex-A75" ],
        "date" : 1649083904000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100458:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083904324626357,
        "sysisattachment" : "4817815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817815,
        "size" : 395,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100458/0301/functional-description/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083691861,
        "syssize" : 395,
        "sysdate" : 1649083904000,
        "haslayout" : "1",
        "topparent" : "4817815",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817815,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083904000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/functional-description/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100458/0301/functional-description/revisions?lang=en",
        "modified" : 1636367186000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083904324626357,
        "uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100458/0301/functional-description/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. ... r1p0 Second release. ... There are no technical changes. ... r2p0 Third release.",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. r2p0 Third release. There are ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "document_number" : "100458",
      "document_version" : "0301",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4817815",
      "sysurihash" : "1Vð8YAG5BVY2JIHy",
      "urihash" : "1Vð8YAG5BVY2JIHy",
      "sysuri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
      "systransactionid" : 863744,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1532620424000,
      "topparentid" : 4817815,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585323854000,
      "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
      "attachmentparentid" : 4817815,
      "parentitem" : "5e7e1f4eb2608e4d7f0a35da",
      "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "documenttype" : "html",
      "isattachment" : "4817815",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083913000,
      "permanentid" : "ee9de64b036d2e5cf783943ee68d0e5086f4ed88d9affc5ea9cbf9bd1393",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1f4eb2608e4d7f0a35e6",
      "transactionid" : 863744,
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "products" : [ "Cortex-A75" ],
      "date" : 1649083912000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100458:0301:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083912983808559,
      "sysisattachment" : "4817815",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4817815,
      "size" : 2763,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083691861,
      "syssize" : 2763,
      "sysdate" : 1649083912000,
      "haslayout" : "1",
      "topparent" : "4817815",
      "label_version" : "r3p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4817815,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 158,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083913000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "modified" : 1636367186000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083912983808559,
      "uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
      "syscollection" : "default"
    },
    "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "Uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "ClickUri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "Excerpt" : "[27:24] ... 0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... The possible values are: 0x0 No AES instructions implemented. ... [3:0] ... res0 Reserved.",
    "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions implemented in AArch64 state, including the instructions ..."
  }, {
    "title" : "About the functions",
    "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "excerpt" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. ... ETM-R5 macrocell block diagram About the functions Cortex-R5",
    "firstSentences" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. Figure 2.1. ETM-R5 macrocell block diagram About the functions Cortex-R5",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "zc3WW8icYm5xi2Ba",
        "urihash" : "zc3WW8icYm5xi2Ba",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716206000,
        "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f41",
        "transactionid" : 861232,
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716205000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716205959369828,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 1848,
        "sysdate" : 1648716205000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716206000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716205959369828,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Trace generator",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "excerpt" : "Trace generator This block generates the trace packets that are a compressed form of the execution information ... The trace packets are then passed to the FIFO. ... Trace generator Cortex-R5",
      "firstSentences" : "Trace generator This block generates the trace packets that are a compressed form of the execution information provided by the Cortex-R5 processor trace generation. The trace packets are then ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "document_number" : "ddi0469",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511998",
          "sysurihash" : "zc3WW8icYm5xi2Ba",
          "urihash" : "zc3WW8icYm5xi2Ba",
          "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "systransactionid" : 861232,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1376577410000,
          "topparentid" : 3511998,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716206000,
          "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f41",
          "transactionid" : 861232,
          "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1648716205000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0469:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716205959369828,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716190871,
          "syssize" : 1848,
          "sysdate" : 1648716205000,
          "haslayout" : "1",
          "topparent" : "3511998",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511998,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716206000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0469/b/?lang=en",
          "modified" : 1639133023000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716205959369828,
          "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace generator ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "iñRYfFLcRNZperoð",
        "urihash" : "iñRYfFLcRNZperoð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "trace packets ; execution information ; compressed form ; FIFO ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 3511998,
        "parentitem" : "5e8f10bf7100066a414f6f41",
        "concepts" : "trace packets ; execution information ; compressed form ; FIFO ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3511998",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716209000,
        "permanentid" : "87cb017272e0ac973ca099f3ec4b84d315c394e1329b9e3946ce10e95bc1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10c07100066a414f6fb0",
        "transactionid" : 861232,
        "title" : "Trace generator ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716209000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716209335625521,
        "sysisattachment" : "3511998",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511998,
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 237,
        "sysdate" : 1648716209000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716209000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716209335625521,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
        "syscollection" : "default"
      },
      "Title" : "Trace generator",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "Excerpt" : "Trace generator This block generates the trace packets that are a compressed form of the execution information ... The trace packets are then passed to the FIFO. ... Trace generator Cortex-R5",
      "FirstSentences" : "Trace generator This block generates the trace packets that are a compressed form of the execution information provided by the Cortex-R5 processor trace generation. The trace packets are then ..."
    }, {
      "title" : "Asynchronous APB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "excerpt" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the ... It provides address decoding and pipelining of the address and data to and from the ...",
      "firstSentences" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the programmable registers. It provides address decoding and pipelining of the address and data ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "document_number" : "ddi0469",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511998",
          "sysurihash" : "zc3WW8icYm5xi2Ba",
          "urihash" : "zc3WW8icYm5xi2Ba",
          "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "systransactionid" : 861232,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1376577410000,
          "topparentid" : 3511998,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716206000,
          "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f41",
          "transactionid" : 861232,
          "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1648716205000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0469:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716205959369828,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716190871,
          "syssize" : 1848,
          "sysdate" : 1648716205000,
          "haslayout" : "1",
          "topparent" : "3511998",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511998,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716206000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0469/b/?lang=en",
          "modified" : 1639133023000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716205959369828,
          "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Asynchronous APB interface ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "A9YrnbCoaC75pmW3",
        "urihash" : "A9YrnbCoaC75pmW3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "clock domains ; programmable registers ; APB ; interface ; ATCLK",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 3511998,
        "parentitem" : "5e8f10bf7100066a414f6f41",
        "concepts" : "clock domains ; programmable registers ; APB ; interface ; ATCLK",
        "documenttype" : "html",
        "isattachment" : "3511998",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716208000,
        "permanentid" : "63af1514dbf40d9130cb829886c2d628a4027b5d29544624891ea90fcc2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10c07100066a414f6fb6",
        "transactionid" : 861232,
        "title" : "Asynchronous APB interface ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716208000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716208551620399,
        "sysisattachment" : "3511998",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511998,
        "size" : 456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 456,
        "sysdate" : 1648716208000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716208000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716208551620399,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
        "syscollection" : "default"
      },
      "Title" : "Asynchronous APB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "Excerpt" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the ... It provides address decoding and pipelining of the address and data to and from the ...",
      "FirstSentences" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the programmable registers. It provides address decoding and pipelining of the address and data ..."
    }, {
      "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "zc3WW8icYm5xi2Ba",
        "urihash" : "zc3WW8icYm5xi2Ba",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716206000,
        "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f41",
        "transactionid" : 861232,
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716205000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716205959369828,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 1848,
        "sysdate" : 1648716205000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716206000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716205959369828,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 62,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the functions ",
      "document_number" : "ddi0469",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511998",
      "sysurihash" : "qðQLcIDNAfgxEdCs",
      "urihash" : "qðQLcIDNAfgxEdCs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
      "systransactionid" : 861232,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1376577410000,
      "topparentid" : 3511998,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586434239000,
      "sysconcepts" : "clock domains ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
      "attachmentparentid" : 3511998,
      "parentitem" : "5e8f10bf7100066a414f6f41",
      "concepts" : "clock domains ; shows",
      "documenttype" : "html",
      "isattachment" : "3511998",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716209000,
      "permanentid" : "4355ed1cc5d1105b6238b4a0efafe9b4a6363cee2f6ce99363e57d7d392c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f10c07100066a414f6fae",
      "transactionid" : 861232,
      "title" : "About the functions ",
      "products" : [ "Cortex-R5" ],
      "date" : 1648716209000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0469:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716209408629566,
      "sysisattachment" : "3511998",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511998,
      "size" : 172,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716190871,
      "syssize" : 172,
      "sysdate" : 1648716209000,
      "haslayout" : "1",
      "topparent" : "3511998",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3511998,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716209000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0469/b/functional-description/about-the-functions?lang=en",
      "modified" : 1639133023000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716209408629566,
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
      "syscollection" : "default"
    },
    "Title" : "About the functions",
    "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "Excerpt" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. ... ETM-R5 macrocell block diagram About the functions Cortex-R5",
    "FirstSentences" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. Figure 2.1. ETM-R5 macrocell block diagram About the functions Cortex-R5"
  }, {
    "title" : "ARM966E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
    "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "excerpt" : "Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM966E-S ... 1-2 Microprocessor block diagram ... 1-3 ... Programmer’s Model",
      "firstSentences" : "ARM966E-S (Rev 1) Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0186A ii ARM966E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0186",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503587",
          "sysurihash" : "VLe23twafb7PUmuS",
          "urihash" : "VLe23twafb7PUmuS",
          "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "systransactionid" : 861231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185383388000,
          "topparentid" : 3503587,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378832000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648716148000,
          "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e385088295d1e18d3a018",
          "transactionid" : 861231,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716148000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0186:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716148757086622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1788,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716143444,
          "syssize" : 1788,
          "sysdate" : 1648716148000,
          "haslayout" : "1",
          "topparent" : "3503587",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503587,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716148000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0186/a/?lang=en",
          "modified" : 1638975323000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716148757086622,
          "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0186",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503587",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "HUNAoG3zzWO8qtXi",
        "urihash" : "HUNAoG3zzWO8qtXi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
        "systransactionid" : 861231,
        "copyright" : "Copyright © 2000 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1185383388000,
        "topparentid" : 3503587,
        "numberofpages" : 190,
        "sysconcepts" : "instructions ; ARM966E ; tightly-coupled SRAMs ; core ; accesses ; registers ; SRAMs ; interfacing ; stall cycles ; AHB ; cycles ; rising edges ; program execution ; ARM9E ; coprocessors ; breakpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503587,
        "parentitem" : "5e8e385088295d1e18d3a018",
        "concepts" : "instructions ; ARM966E ; tightly-coupled SRAMs ; core ; accesses ; registers ; SRAMs ; interfacing ; stall cycles ; AHB ; cycles ; rising edges ; program execution ; ARM9E ; coprocessors ; breakpoints",
        "documenttype" : "pdf",
        "isattachment" : "3503587",
        "sysindexeddate" : 1648716148000,
        "permanentid" : "b18b68e2354531f45c7145c712475915dcfec0378cc33345e5b114c41261",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e385288295d1e18d3a0c9",
        "transactionid" : 861231,
        "title" : "ARM966E-S Technical Reference Manual ",
        "date" : 1648716148000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0186:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716148463340780,
        "sysisattachment" : "3503587",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503587,
        "size" : 1810235,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716146158,
        "syssize" : 1810235,
        "sysdate" : 1648716148000,
        "topparent" : "3503587",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3503587,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 2338,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716148000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716148463340780,
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "Excerpt" : "Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM966E-S ... 1-2 Microprocessor block diagram ... 1-3 ... Programmer’s Model",
      "FirstSentences" : "ARM966E-S (Rev 1) Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0186A ii ARM966E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights ..."
    }, {
      "title" : "Synchronizing the external coprocessor pipeline",
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "excerpt" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines ... Because each instruction arrives from instruction memory (either from the I-SRAM or AHB ...",
      "firstSentences" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines which instructions it needs to execute by implementing a pipeline follower in the coprocessor.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0186",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503587",
          "sysurihash" : "VLe23twafb7PUmuS",
          "urihash" : "VLe23twafb7PUmuS",
          "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "systransactionid" : 861231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185383388000,
          "topparentid" : 3503587,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378832000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648716148000,
          "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e385088295d1e18d3a018",
          "transactionid" : 861231,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716148000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0186:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716148757086622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1788,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716143444,
          "syssize" : 1788,
          "sysdate" : 1648716148000,
          "haslayout" : "1",
          "topparent" : "3503587",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503587,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716148000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0186/a/?lang=en",
          "modified" : 1638975323000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716148757086622,
          "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronizing the external coprocessor pipeline ",
        "document_number" : "ddi0186",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503587",
        "sysurihash" : "TanWHdyqyzUWvCBñ",
        "urihash" : "TanWHdyqyzUWvCBñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185383388000,
        "topparentid" : 3503587,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378832000,
        "sysconcepts" : "pipeline follower ; ARM9E ; interface ; instructions ; ARM966E ; cycle ; synchronization ; data CPDOUT ; condition codes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503587,
        "parentitem" : "5e8e385088295d1e18d3a018",
        "concepts" : "pipeline follower ; ARM9E ; interface ; instructions ; ARM966E ; cycle ; synchronization ; data CPDOUT ; condition codes",
        "documenttype" : "html",
        "isattachment" : "3503587",
        "sysindexeddate" : 1648716147000,
        "permanentid" : "3c7fc0c78e97df6d739ed931ad8cfd86a8e5988663a46242c5db2cba38f2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e385188295d1e18d3a05a",
        "transactionid" : 861231,
        "title" : "Synchronizing the external coprocessor pipeline ",
        "products" : [ "Arm9" ],
        "date" : 1648716147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0186:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716147705478843,
        "sysisattachment" : "3503587",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503587,
        "size" : 1538,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716143428,
        "syssize" : 1538,
        "sysdate" : 1648716147000,
        "haslayout" : "1",
        "topparent" : "3503587",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503587,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 110,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
        "modified" : 1638975323000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716147705478843,
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
        "syscollection" : "default"
      },
      "Title" : "Synchronizing the external coprocessor pipeline",
      "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "Excerpt" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines ... Because each instruction arrives from instruction memory (either from the I-SRAM or AHB ...",
      "FirstSentences" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines which instructions it needs to execute by implementing a pipeline follower in the coprocessor."
    }, {
      "title" : "Debug communications channel status register",
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "excerpt" : "Figure 8.8. ... Bits 27:2 Are reserved. ... Bit 0 Denotes whether there is new data in the communications data read register. ... Debug communications channel status register Arm9",
      "firstSentences" : "Debug communications channel status register The debug communications channel status register is read-only. It controls synchronized handshaking between the processor and the debugger. The debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0186",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503587",
          "sysurihash" : "VLe23twafb7PUmuS",
          "urihash" : "VLe23twafb7PUmuS",
          "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "systransactionid" : 861231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185383388000,
          "topparentid" : 3503587,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378832000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648716148000,
          "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e385088295d1e18d3a018",
          "transactionid" : 861231,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716148000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0186:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716148757086622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1788,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716143444,
          "syssize" : 1788,
          "sysdate" : 1648716148000,
          "haslayout" : "1",
          "topparent" : "3503587",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503587,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716148000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0186/a/?lang=en",
          "modified" : 1638975323000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716148757086622,
          "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug communications channel status register ",
        "document_number" : "ddi0186",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503587",
        "sysurihash" : "uPdñxkNaREhmFtml",
        "urihash" : "uPdñxkNaREhmFtml",
        "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185383388000,
        "topparentid" : 3503587,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378832000,
        "sysconcepts" : "communications data ; registers ; debugger ; instructions ; scan chain ; c0 ; p14 ; c1 ; Thumb state ; previously placed ; fixed pattern ; synchronized handshaking ; EmbeddedICE-RT",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503587,
        "parentitem" : "5e8e385088295d1e18d3a018",
        "concepts" : "communications data ; registers ; debugger ; instructions ; scan chain ; c0 ; p14 ; c1 ; Thumb state ; previously placed ; fixed pattern ; synchronized handshaking ; EmbeddedICE-RT",
        "documenttype" : "html",
        "isattachment" : "3503587",
        "sysindexeddate" : 1648716147000,
        "permanentid" : "94763bc542624ea5e401d3e13c17a0468707a16ef28f0a39879afe392d6c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e385188295d1e18d3a07b",
        "transactionid" : 861231,
        "title" : "Debug communications channel status register ",
        "products" : [ "Arm9" ],
        "date" : 1648716147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0186:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716147674402194,
        "sysisattachment" : "3503587",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503587,
        "size" : 2095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716143413,
        "syssize" : 2095,
        "sysdate" : 1648716147000,
        "haslayout" : "1",
        "topparent" : "3503587",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503587,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
        "modified" : 1638975323000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716147674402194,
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
        "syscollection" : "default"
      },
      "Title" : "Debug communications channel status register",
      "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "Excerpt" : "Figure 8.8. ... Bits 27:2 Are reserved. ... Bit 0 Denotes whether there is new data in the communications data read register. ... Debug communications channel status register Arm9",
      "FirstSentences" : "Debug communications channel status register The debug communications channel status register is read-only. It controls synchronized handshaking between the processor and the debugger. The debug ..."
    } ],
    "totalNumberOfChildResults" : 143,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM966E-S Technical Reference Manual ",
      "document_number" : "ddi0186",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503587",
      "sysurihash" : "VLe23twafb7PUmuS",
      "urihash" : "VLe23twafb7PUmuS",
      "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
      "systransactionid" : 861231,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185383388000,
      "topparentid" : 3503587,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378832000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "sysindexeddate" : 1648716148000,
      "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e385088295d1e18d3a018",
      "transactionid" : 861231,
      "title" : "ARM966E-S Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648716148000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0186:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716148757086622,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1788,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716143444,
      "syssize" : 1788,
      "sysdate" : 1648716148000,
      "haslayout" : "1",
      "topparent" : "3503587",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503587,
      "content_description" : "This document is a reference manual for the ARM966E-S.",
      "wordcount" : 138,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716148000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0186/a/?lang=en",
      "modified" : 1638975323000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716148757086622,
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
      "syscollection" : "default"
    },
    "Title" : "ARM966E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
    "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Feedback on this manual",
    "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
    "firstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
      "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "iw9H55ñ3KL63ZbN7",
        "urihash" : "iw9H55ñ3KL63ZbN7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147081000,
        "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6d88295d1e18d389ce",
        "transactionid" : 864226,
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649147081000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147081219251611,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1958,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808075,
        "syssize" : 1958,
        "sysdate" : 1649147081000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147081000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147081219251611,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
      "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "excerpt" : "Feedback ARM Limited welcomes feedback on the AHB MC and its documentation. ... Feedback SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "Feedback ARM Limited welcomes feedback on the AHB MC and its documentation. Feedback SRAM NOR/NAND Flash Memory Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "document_number" : "ddi0390",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495832",
          "sysurihash" : "iw9H55ñ3KL63ZbN7",
          "urihash" : "iw9H55ñ3KL63ZbN7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182955478000,
          "topparentid" : 3495832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375789000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147081000,
          "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c6d88295d1e18d389ce",
          "transactionid" : 864226,
          "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649147081000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0390:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147081219251611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146808075,
          "syssize" : 1958,
          "sysdate" : 1649147081000,
          "haslayout" : "1",
          "topparent" : "3495832",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495832,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0390/b/?lang=en",
          "modified" : 1639049597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147081219251611,
          "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "NzuGXwQKñkp6Zx1Q",
        "urihash" : "NzuGXwQKñkp6Zx1Q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495832,
        "parentitem" : "5e8e2c6d88295d1e18d389ce",
        "documenttype" : "html",
        "isattachment" : "3495832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716143000,
        "permanentid" : "379c742dadf25bd423bfdf7245a3b8f4acd9187bd626f2d5be62e21385d8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6e88295d1e18d389f6",
        "transactionid" : 861231,
        "title" : "Feedback ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1648716143000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716143946644987,
        "sysisattachment" : "3495832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495832,
        "size" : 122,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716132482,
        "syssize" : 122,
        "sysdate" : 1648716143000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/preface/feedback?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716143946644987,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "Excerpt" : "Feedback ARM Limited welcomes feedback on the AHB MC and its documentation. ... Feedback SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "Feedback ARM Limited welcomes feedback on the AHB MC and its documentation. Feedback SRAM NOR/NAND Flash Memory Controller"
    }, {
      "title" : "DMC and SMC integration test registers",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "excerpt" : "DMC and SMC integration test registers Figure 4.1 shows the DMC integration test ... DMC integration test register map Test registers are provided for integration testing. ... Figure 4.2.",
      "firstSentences" : "DMC and SMC integration test registers Figure 4.1 shows the DMC integration test register map. Figure 4.1. DMC integration test register map Test registers are provided for integration testing.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "document_number" : "ddi0390",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495832",
          "sysurihash" : "iw9H55ñ3KL63ZbN7",
          "urihash" : "iw9H55ñ3KL63ZbN7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182955478000,
          "topparentid" : 3495832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375789000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147081000,
          "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c6d88295d1e18d389ce",
          "transactionid" : 864226,
          "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649147081000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0390:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147081219251611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146808075,
          "syssize" : 1958,
          "sysdate" : 1649147081000,
          "haslayout" : "1",
          "topparent" : "3495832",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495832,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0390/b/?lang=en",
          "modified" : 1639049597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147081219251611,
          "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMC and SMC integration test registers ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "CZ1BðbJRDRaxJA4z",
        "urihash" : "CZ1BðbJRDRaxJA4z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "test registers ; int ; Type Reset ; Base offset ; WO ; RO ; lists ; shows ; Tie-off dependent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495832,
        "parentitem" : "5e8e2c6d88295d1e18d389ce",
        "concepts" : "test registers ; int ; Type Reset ; Base offset ; WO ; RO ; lists ; shows ; Tie-off dependent",
        "documenttype" : "html",
        "isattachment" : "3495832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716143000,
        "permanentid" : "ef3b712e50008022f6f3396943a3c4f29d6ca75607d6f94ce4ee34362b13",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6f88295d1e18d38ab5",
        "transactionid" : 861231,
        "title" : "DMC and SMC integration test registers ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1648716143000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716143852565409,
        "sysisattachment" : "3495832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495832,
        "size" : 1311,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716132482,
        "syssize" : 1311,
        "sysdate" : 1648716143000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716143852565409,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
        "syscollection" : "default"
      },
      "Title" : "DMC and SMC integration test registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "Excerpt" : "DMC and SMC integration test registers Figure 4.1 shows the DMC integration test ... DMC integration test register map Test registers are provided for integration testing. ... Figure 4.2.",
      "FirstSentences" : "DMC and SMC integration test registers Figure 4.1 shows the DMC integration test register map. Figure 4.1. DMC integration test register map Test registers are provided for integration testing."
    }, {
      "title" : "Clock domains",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "excerpt" : "Clock domains The memory controller has three clock domains: AHB clock domain This is clocked by hclk, ... Dynamic memory clock domain This is clocked by dmc_mclk and dmc_mclkn and is reset by ...",
      "firstSentences" : "Clock domains The memory controller has three clock domains: AHB clock domain This is clocked by hclk, dmc_aclk and smc_aclk and is reset by hresetn. Dynamic memory clock domain This is clocked by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "document_number" : "ddi0390",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495832",
          "sysurihash" : "iw9H55ñ3KL63ZbN7",
          "urihash" : "iw9H55ñ3KL63ZbN7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182955478000,
          "topparentid" : 3495832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375789000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147081000,
          "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c6d88295d1e18d389ce",
          "transactionid" : 864226,
          "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649147081000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0390:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147081219251611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146808075,
          "syssize" : 1958,
          "sysdate" : 1649147081000,
          "haslayout" : "1",
          "topparent" : "3495832",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495832,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0390/b/?lang=en",
          "modified" : 1639049597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147081219251611,
          "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clock domains ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "SQgrfJiCseYiqsoI",
        "urihash" : "SQgrfJiCseYiqsoI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "clock domains ; memory controller ; aclk ; AHB ; PL242 ; shows ; mreset0n ; mclk0n",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495832,
        "parentitem" : "5e8e2c6d88295d1e18d389ce",
        "concepts" : "clock domains ; memory controller ; aclk ; AHB ; PL242 ; shows ; mreset0n ; mclk0n",
        "documenttype" : "html",
        "isattachment" : "3495832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716143000,
        "permanentid" : "4ce761f72c9b61c539ceac59a300bf3ff4fa8484f6895d174f2b13ed2a55",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6e88295d1e18d38a16",
        "transactionid" : 861231,
        "title" : "Clock domains ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1648716143000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716143737728169,
        "sysisattachment" : "3495832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495832,
        "size" : 712,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716132513,
        "syssize" : 712,
        "sysdate" : 1648716143000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716143737728169,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
        "syscollection" : "default"
      },
      "Title" : "Clock domains",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "Excerpt" : "Clock domains The memory controller has three clock domains: AHB clock domain This is clocked by hclk, ... Dynamic memory clock domain This is clocked by dmc_mclk and dmc_mclkn and is reset by ...",
      "FirstSentences" : "Clock domains The memory controller has three clock domains: AHB clock domain This is clocked by hclk, dmc_aclk and smc_aclk and is reset by hresetn. Dynamic memory clock domain This is clocked by ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Feedback on this manual ",
      "document_number" : "ddi0390",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495832",
      "sysurihash" : "4Jv7S1M4soKSL8qU",
      "urihash" : "4Jv7S1M4soKSL8qU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
      "systransactionid" : 861231,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1182955478000,
      "topparentid" : 3495832,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375789000,
      "sysconcepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3495832,
      "parentitem" : "5e8e2c6d88295d1e18d389ce",
      "concepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
      "documenttype" : "html",
      "isattachment" : "3495832",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716143000,
      "permanentid" : "97b948f2e805e91e8e54160e192558a456e10f64ce4816a40464f956e375",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c6e88295d1e18d389f9",
      "transactionid" : 861231,
      "title" : "Feedback on this manual ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1648716143000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0390:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716143972160485,
      "sysisattachment" : "3495832",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495832,
      "size" : 359,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716132482,
      "syssize" : 359,
      "sysdate" : 1648716143000,
      "haslayout" : "1",
      "topparent" : "3495832",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495832,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
      "wordcount" : 44,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716143000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
      "modified" : 1639049597000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716143972160485,
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
      "syscollection" : "default"
    },
    "Title" : "Feedback on this manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "Excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
    "FirstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ..."
  }, {
    "title" : "Peripheral Identification Registers",
    "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "excerpt" : "Peripheral Identification Registers The CoreSight ETM9 Peripheral Identification Registers are a set of ... These registers are defined in the ETM Architecture Specification, which specifies ...",
    "firstSentences" : "Peripheral Identification Registers The CoreSight ETM9 Peripheral Identification Registers are a set of eight read-only registers, PeripheralID7 to PeripheralID0. These registers are defined in ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
      "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM9 Technical Reference Manual ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "8wqe1l13HjncztQ4",
        "urihash" : "8wqe1l13HjncztQ4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "systransactionid" : 864223,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146931000,
        "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74d4",
        "transactionid" : 864223,
        "title" : "CoreSight ETM9 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649146931000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146931372335089,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1957,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146755436,
        "syssize" : 1957,
        "sysdate" : 1649146931000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146931000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146931372335089,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
      "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM9 registers summary",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "excerpt" : "Device Configuration 0xFC8 RO 0x00000000 Indicates no user-definable functionality. ... of the register value. ... CoreSight ETM9 registers summary CoreSight ETM9",
      "firstSentences" : "CoreSight ETM9 registers summary Table 2.1 lists the implementation-specific CoreSight ETM9 registers. Name Base offset Type Reset value Description Configuration Code 0x004 RO 0x8D294024 See ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM9 Technical Reference Manual ",
          "document_number" : "ddi0315",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497275",
          "sysurihash" : "8wqe1l13HjncztQ4",
          "urihash" : "8wqe1l13HjncztQ4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "systransactionid" : 864223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181594028000,
          "topparentid" : 3497275,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146931000,
          "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d4",
          "transactionid" : 864223,
          "title" : "CoreSight ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649146931000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0315:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146931372335089,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146755436,
          "syssize" : 1957,
          "sysdate" : 1649146931000,
          "haslayout" : "1",
          "topparent" : "3497275",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497275,
          "content_description" : "This is the TRM for CoreSight ETM9.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146931000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0315/b/?lang=en",
          "modified" : 1639043066000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146931372335089,
          "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM9 registers summary ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "cHOcCHHLX0bcJVJh",
        "urihash" : "cHOcCHHLX0bcJVJh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "CoreSight ETM9 ; registers ; RO ; Architecture Specification ; ID2 ; ID1 ; ID0 ; ITATBCTR0 ; external pins ; Peripheral ID3 ; trace source ; user-definable functionality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3497275,
        "parentitem" : "5e8e2e9afd977155116a74d4",
        "concepts" : "CoreSight ETM9 ; registers ; RO ; Architecture Specification ; ID2 ; ID1 ; ID0 ; ITATBCTR0 ; external pins ; Peripheral ID3 ; trace source ; user-definable functionality",
        "documenttype" : "html",
        "isattachment" : "3497275",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716118000,
        "permanentid" : "317cf09220fe6cbd555fc87d5f93a4dce3ef9edb07bfe33a7b4bed4cf4b7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a751f",
        "transactionid" : 861231,
        "title" : "CoreSight ETM9 registers summary ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648716118000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716118569172079,
        "sysisattachment" : "3497275",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497275,
        "size" : 2016,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716106799,
        "syssize" : 2016,
        "sysdate" : 1648716118000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716118000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716118569172079,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM9 registers summary",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "Excerpt" : "Device Configuration 0xFC8 RO 0x00000000 Indicates no user-definable functionality. ... of the register value. ... CoreSight ETM9 registers summary CoreSight ETM9",
      "FirstSentences" : "CoreSight ETM9 registers summary Table 2.1 lists the implementation-specific CoreSight ETM9 registers. Name Base offset Type Reset value Description Configuration Code 0x004 RO 0x8D294024 See ..."
    }, {
      "title" : "Context ID tracing",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "excerpt" : "Context ID tracing CoreSight ETM9 detects the MCR instruction that changes the context ID and traces the ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "firstSentences" : "Context ID tracing CoreSight ETM9 detects the MCR instruction that changes the context ID and traces the appropriate number of bytes as a context ID packet instead of a normal data packet. As a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM9 Technical Reference Manual ",
          "document_number" : "ddi0315",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497275",
          "sysurihash" : "8wqe1l13HjncztQ4",
          "urihash" : "8wqe1l13HjncztQ4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "systransactionid" : 864223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181594028000,
          "topparentid" : 3497275,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146931000,
          "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d4",
          "transactionid" : 864223,
          "title" : "CoreSight ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649146931000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0315:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146931372335089,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146755436,
          "syssize" : 1957,
          "sysdate" : 1649146931000,
          "haslayout" : "1",
          "topparent" : "3497275",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497275,
          "content_description" : "This is the TRM for CoreSight ETM9.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146931000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0315/b/?lang=en",
          "modified" : 1639043066000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146931372335089,
          "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Context ID tracing ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "gusWgFpAEZqY9PgD",
        "urihash" : "gusWgFpAEZqY9PgD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "context ID ; packet ; instruction ; CoreSight ETM9",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3497275,
        "parentitem" : "5e8e2e9afd977155116a74d4",
        "concepts" : "context ID ; packet ; instruction ; CoreSight ETM9",
        "documenttype" : "html",
        "isattachment" : "3497275",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716118000,
        "permanentid" : "44951af186ad9a82dcc514376e0b5e0420486fb6dd70a368d20394d6fe4f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a7531",
        "transactionid" : 861231,
        "title" : "Context ID tracing ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648716118000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716118448066440,
        "sysisattachment" : "3497275",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497275,
        "size" : 358,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716106799,
        "syssize" : 358,
        "sysdate" : 1648716118000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716118000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716118448066440,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
        "syscollection" : "default"
      },
      "Title" : "Context ID tracing",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "Excerpt" : "Context ID tracing CoreSight ETM9 detects the MCR instruction that changes the context ID and traces the ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "FirstSentences" : "Context ID tracing CoreSight ETM9 detects the MCR instruction that changes the context ID and traces the appropriate number of bytes as a context ID packet instead of a normal data packet. As a ..."
    }, {
      "title" : "ETM9CSSingle clocks",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "excerpt" : "ETM9CSSingle clocks This section describes ETM9CSSingle clocks and clock enables: ETM9CSSingle clock signals ETM9CSSingle clock enable signals. ... ETM9CSSingle clocks CoreSight ETM9",
      "firstSentences" : "ETM9CSSingle clocks This section describes ETM9CSSingle clocks and clock enables: ETM9CSSingle clock signals ETM9CSSingle clock enable signals. ETM9CSSingle clocks CoreSight ETM9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM9 Technical Reference Manual ",
          "document_number" : "ddi0315",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497275",
          "sysurihash" : "8wqe1l13HjncztQ4",
          "urihash" : "8wqe1l13HjncztQ4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "systransactionid" : 864223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181594028000,
          "topparentid" : 3497275,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146931000,
          "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d4",
          "transactionid" : 864223,
          "title" : "CoreSight ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649146931000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0315:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146931372335089,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146755436,
          "syssize" : 1957,
          "sysdate" : 1649146931000,
          "haslayout" : "1",
          "topparent" : "3497275",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497275,
          "content_description" : "This is the TRM for CoreSight ETM9.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146931000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0315/b/?lang=en",
          "modified" : 1639043066000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146931372335089,
          "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM9CSSingle clocks ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "d15pXmFjlbjfJJPK",
        "urihash" : "d15pXmFjlbjfJJPK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "ETM9CSSingle clocks ; signals",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3497275,
        "parentitem" : "5e8e2e9afd977155116a74d4",
        "concepts" : "ETM9CSSingle clocks ; signals",
        "documenttype" : "html",
        "isattachment" : "3497275",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716118000,
        "permanentid" : "9bc95fc1a22af5d8a23bf54af0099812076543472eb980784edd550811cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a7533",
        "transactionid" : 861231,
        "title" : "ETM9CSSingle clocks ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648716118000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716118394455754,
        "sysisattachment" : "3497275",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497275,
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716106783,
        "syssize" : 178,
        "sysdate" : 1648716118000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 12,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716118000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716118394455754,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
        "syscollection" : "default"
      },
      "Title" : "ETM9CSSingle clocks",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "Excerpt" : "ETM9CSSingle clocks This section describes ETM9CSSingle clocks and clock enables: ETM9CSSingle clock signals ETM9CSSingle clock enable signals. ... ETM9CSSingle clocks CoreSight ETM9",
      "FirstSentences" : "ETM9CSSingle clocks This section describes ETM9CSSingle clocks and clock enables: ETM9CSSingle clock signals ETM9CSSingle clock enable signals. ETM9CSSingle clocks CoreSight ETM9"
    } ],
    "totalNumberOfChildResults" : 60,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Peripheral Identification Registers ",
      "document_number" : "ddi0315",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497275",
      "sysurihash" : "NrPXdq7Fcw6H75aH",
      "urihash" : "NrPXdq7Fcw6H75aH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
      "systransactionid" : 861231,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1181594028000,
      "topparentid" : 3497275,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376346000,
      "sysconcepts" : "read undefined ; Unused ; registers ; Architecture Specification ; future use ; identity code ; JEDEC assigned ; r0p1 release ; ARM PeripheralID2 ; Customer Modified0x00 ; PeripheralID3 0xFEC ; RAZ PeripheralID4 ; PeripheralID7 0xFDC ; PeripheralID1",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3497275,
      "parentitem" : "5e8e2e9afd977155116a74d4",
      "concepts" : "read undefined ; Unused ; registers ; Architecture Specification ; future use ; identity code ; JEDEC assigned ; r0p1 release ; ARM PeripheralID2 ; Customer Modified0x00 ; PeripheralID3 0xFEC ; RAZ PeripheralID4 ; PeripheralID7 0xFDC ; PeripheralID1",
      "documenttype" : "html",
      "isattachment" : "3497275",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716118000,
      "permanentid" : "705650cf72e440a9386553db46e8d474d64210a20ca500a8e3cdc2b2938f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e9bfd977155116a7528",
      "transactionid" : 861231,
      "title" : "Peripheral Identification Registers ",
      "products" : [ "CoreSight ETM9" ],
      "date" : 1648716118000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0315:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716118603215098,
      "sysisattachment" : "3497275",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497275,
      "size" : 1988,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716106799,
      "syssize" : 1988,
      "sysdate" : 1648716118000,
      "haslayout" : "1",
      "topparent" : "3497275",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497275,
      "content_description" : "This is the TRM for CoreSight ETM9.",
      "wordcount" : 135,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716118000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
      "modified" : 1639043066000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716118603215098,
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
      "syscollection" : "default"
    },
    "Title" : "Peripheral Identification Registers",
    "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "Excerpt" : "Peripheral Identification Registers The CoreSight ETM9 Peripheral Identification Registers are a set of ... These registers are defined in the ETM Architecture Specification, which specifies ...",
    "FirstSentences" : "Peripheral Identification Registers The CoreSight ETM9 Peripheral Identification Registers are a set of eight read-only registers, PeripheralID7 to PeripheralID0. These registers are defined in ..."
  }, {
    "title" : "Introduction",
    "uri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
    "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
    "clickUri" : "https://developer.arm.com/documentation/100361/0000/introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/introduction",
    "excerpt" : "Introduction This chapter describes the LPD-500 Low Power Distributor. ... It contains the following sections: About the LPD-500 Low Power Distributor. ... Compliance. ... Features.",
    "firstSentences" : "Introduction This chapter describes the LPD-500 Low Power Distributor. It contains the following sections: About the LPD-500 Low Power Distributor. Compliance. Features. Interfaces. Configuration ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
      "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "biZñSð5UIlK44NxN",
        "urihash" : "biZñSð5UIlK44NxN",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146834000,
        "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba5328e",
        "transactionid" : 864221,
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1649146834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146834725425239,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4333,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146585369,
        "syssize" : 4333,
        "sysdate" : 1649146834000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146834725425239,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
      "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Parameter summary",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/parameter-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "excerpt" : "Parameter summary There are six configuration parameters that determine the functionality ... The following table shows the configuration parameters. ... 1: LPD-500 configured as a sequencer.",
      "firstSentences" : "Parameter summary There are six configuration parameters that determine the functionality of the LPD-500. The following table shows the configuration parameters. Table 2-1 LPD-500 configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "document_number" : "100361",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3447597",
          "sysurihash" : "biZñSð5UIlK44NxN",
          "urihash" : "biZñSð5UIlK44NxN",
          "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1470045640000,
          "topparentid" : 3447597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307689000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146834000,
          "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de029cbfe76649ba5328e",
          "transactionid" : 864221,
          "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "products" : [ "CoreLink LPD-500" ],
          "date" : 1649146834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100361:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146834725425239,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4333,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146585369,
          "syssize" : 4333,
          "sysdate" : 1649146834000,
          "haslayout" : "1",
          "topparent" : "3447597",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447597,
          "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100361/0000/?lang=en",
          "modified" : 1636124887000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146834725425239,
          "uri" : "https://developer.arm.com/documentation/100361/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Parameter summary ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "0WmnblfBJXWLqbK1",
        "urihash" : "0WmnblfBJXWLqbK1",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "configuration parameters ; using QACTIVE ; quiescence request ; devqdeny inputs ; Synchronizers ; IP-XACT ; devqacceptn ; present ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "attachmentparentid" : 3447597,
        "parentitem" : "5e7de029cbfe76649ba5328e",
        "concepts" : "configuration parameters ; using QACTIVE ; quiescence request ; devqdeny inputs ; Synchronizers ; IP-XACT ; devqacceptn ; present ; functionality",
        "documenttype" : "html",
        "isattachment" : "3447597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716045000,
        "permanentid" : "7fa058783bfc980f7c3cb0964475d1f18a363cbf89f960cac1b9f782ed49",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba532a4",
        "transactionid" : 861229,
        "title" : "Parameter summary ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1648716045000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716045157538843,
        "sysisattachment" : "3447597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447597,
        "size" : 1105,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/parameter-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716038838,
        "syssize" : 1105,
        "sysdate" : 1648716045000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/parameter-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/functional-description/parameter-summary?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716045157538843,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
        "syscollection" : "default"
      },
      "Title" : "Parameter summary",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/parameter-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "Excerpt" : "Parameter summary There are six configuration parameters that determine the functionality ... The following table shows the configuration parameters. ... 1: LPD-500 configured as a sequencer.",
      "FirstSentences" : "Parameter summary There are six configuration parameters that determine the functionality of the LPD-500. The following table shows the configuration parameters. Table 2-1 LPD-500 configuration ..."
    }, {
      "title" : "Clock and reset signals",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "excerpt" : "Clock and reset signals The following table shows the LPD-500 clock and reset signals. ... Table A-1 Clock and reset signals Signal name Type Clock Description clk Input - Clock input.",
      "firstSentences" : "Clock and reset signals The following table shows the LPD-500 clock and reset signals. Table A-1 Clock and reset signals Signal name Type Clock Description clk Input - Clock input. resetn Input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "document_number" : "100361",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3447597",
          "sysurihash" : "biZñSð5UIlK44NxN",
          "urihash" : "biZñSð5UIlK44NxN",
          "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1470045640000,
          "topparentid" : 3447597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307689000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146834000,
          "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de029cbfe76649ba5328e",
          "transactionid" : 864221,
          "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "products" : [ "CoreLink LPD-500" ],
          "date" : 1649146834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100361:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146834725425239,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4333,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146585369,
          "syssize" : 4333,
          "sysdate" : 1649146834000,
          "haslayout" : "1",
          "topparent" : "3447597",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447597,
          "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100361/0000/?lang=en",
          "modified" : 1636124887000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146834725425239,
          "uri" : "https://developer.arm.com/documentation/100361/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clock and reset signals ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "66GkT1ðI6aOZZsSN",
        "urihash" : "66GkT1ðI6aOZZsSN",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "reset ; clock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "attachmentparentid" : 3447597,
        "parentitem" : "5e7de029cbfe76649ba5328e",
        "concepts" : "reset ; clock",
        "documenttype" : "html",
        "isattachment" : "3447597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716045000,
        "permanentid" : "2eb24acec97415ea424f05d38861ecda714f81d1d6891ede54da277d95f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba532a8",
        "transactionid" : 861229,
        "title" : "Clock and reset signals ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1648716045000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716045077578804,
        "sysisattachment" : "3447597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447597,
        "size" : 251,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716038838,
        "syssize" : 251,
        "sysdate" : 1648716045000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716045077578804,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
        "syscollection" : "default"
      },
      "Title" : "Clock and reset signals",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "Excerpt" : "Clock and reset signals The following table shows the LPD-500 clock and reset signals. ... Table A-1 Clock and reset signals Signal name Type Clock Description clk Input - Clock input.",
      "FirstSentences" : "Clock and reset signals The following table shows the LPD-500 clock and reset signals. Table A-1 Clock and reset signals Signal name Type Clock Description clk Input - Clock input. resetn Input ..."
    }, {
      "title" : "Q-Channel signals",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/q-channel-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "excerpt" : "Q-Channel signals The following tables show the LPD-500 Q-Channel signals. ... Table A-2 Control interface signals Signal name Type Clock Description ctrlqreqn Input Asynchronous or clka ...",
      "firstSentences" : "Q-Channel signals The following tables show the LPD-500 Q-Channel signals. Table A-2 Control interface signals Signal name Type Clock Description ctrlqreqn Input Asynchronous or clka Controller ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "document_number" : "100361",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3447597",
          "sysurihash" : "biZñSð5UIlK44NxN",
          "urihash" : "biZñSð5UIlK44NxN",
          "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1470045640000,
          "topparentid" : 3447597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307689000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146834000,
          "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de029cbfe76649ba5328e",
          "transactionid" : 864221,
          "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "products" : [ "CoreLink LPD-500" ],
          "date" : 1649146834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100361:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146834725425239,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4333,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146585369,
          "syssize" : 4333,
          "sysdate" : 1649146834000,
          "haslayout" : "1",
          "topparent" : "3447597",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447597,
          "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100361/0000/?lang=en",
          "modified" : 1636124887000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146834725425239,
          "uri" : "https://developer.arm.com/documentation/100361/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Q-Channel signals ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "qzeHcGFfrqN6vxfð",
        "urihash" : "qzeHcGFfrqN6vxfð",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "quiescence request ; interface signals ; QDENY denial ; Input Asynchronous ; Type Clock ; devqdeny ; devqacceptn ; devqreqn",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "attachmentparentid" : 3447597,
        "parentitem" : "5e7de029cbfe76649ba5328e",
        "concepts" : "quiescence request ; interface signals ; QDENY denial ; Input Asynchronous ; Type Clock ; devqdeny ; devqacceptn ; devqreqn",
        "documenttype" : "html",
        "isattachment" : "3447597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716044000,
        "permanentid" : "cd1605d91a861acaffbf5d6eeefacaf393eacb159439c84bcd0339167fc4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba532a9",
        "transactionid" : 861229,
        "title" : "Q-Channel signals ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1648716044000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716044528537698,
        "sysisattachment" : "3447597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447597,
        "size" : 1144,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/q-channel-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716038838,
        "syssize" : 1144,
        "sysdate" : 1648716044000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716044000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/q-channel-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/signal-descriptions/q-channel-signals?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716044528537698,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
        "syscollection" : "default"
      },
      "Title" : "Q-Channel signals",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/q-channel-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "Excerpt" : "Q-Channel signals The following tables show the LPD-500 Q-Channel signals. ... Table A-2 Control interface signals Signal name Type Clock Description ctrlqreqn Input Asynchronous or clka ...",
      "FirstSentences" : "Q-Channel signals The following tables show the LPD-500 Q-Channel signals. Table A-2 Control interface signals Signal name Type Clock Description ctrlqreqn Input Asynchronous or clka Controller ..."
    } ],
    "totalNumberOfChildResults" : 30,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Introduction ",
      "document_number" : "100361",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3447597",
      "sysurihash" : "RNTXL6ouyBcQsurj",
      "urihash" : "RNTXL6ouyBcQsurj",
      "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
      "systransactionid" : 861229,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1470045640000,
      "topparentid" : 3447597,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307689000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
      "attachmentparentid" : 3447597,
      "parentitem" : "5e7de029cbfe76649ba5328e",
      "documenttype" : "html",
      "isattachment" : "3447597",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716047000,
      "permanentid" : "006b3f2be11c67ce3a913918a549f85ecf32300a3abfaded247a94a496b3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de029cbfe76649ba53293",
      "transactionid" : 861229,
      "title" : "Introduction ",
      "products" : [ "CoreLink LPD-500" ],
      "date" : 1648716047000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100361:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716047763124992,
      "sysisattachment" : "3447597",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3447597,
      "size" : 292,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100361/0000/introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716038838,
      "syssize" : 292,
      "sysdate" : 1648716047000,
      "haslayout" : "1",
      "topparent" : "3447597",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3447597,
      "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716047000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100361/0000/introduction?lang=en",
      "modified" : 1636124887000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716047763124992,
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
      "syscollection" : "default"
    },
    "Title" : "Introduction",
    "Uri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
    "ClickUri" : "https://developer.arm.com/documentation/100361/0000/introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/introduction",
    "Excerpt" : "Introduction This chapter describes the LPD-500 Low Power Distributor. ... It contains the following sections: About the LPD-500 Low Power Distributor. ... Compliance. ... Features.",
    "FirstSentences" : "Introduction This chapter describes the LPD-500 Low Power Distributor. It contains the following sections: About the LPD-500 Low Power Distributor. Compliance. Features. Interfaces. Configuration ..."
  }, {
    "title" : "AR channel average rate Register",
    "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "excerpt" : "AR channel average rate Register The ar_r Register characteristics are: Purpose AR ... See Transaction rate regulation for more information. ... Attributes See Table . ... [19:0] - Reserved.",
    "firstSentences" : "AR channel average rate Register The ar_r Register characteristics are: Purpose AR channel average rate, that is, a binary fraction of the number of transfers per cycle. See Transaction rate ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
      "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "hOun2GMrQyzdI8Qg",
        "urihash" : "hOun2GMrQyzdI8Qg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146832000,
        "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00acafe527e86f6198d",
        "transactionid" : 864221,
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1649146832000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146832897000274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1959,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146573249,
        "syssize" : 1959,
        "sysdate" : 1649146832000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146832000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146832897000274,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
      "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
    },
    "childResults" : [ {
      "title" : "AR channel burstiness allowance Register",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "excerpt" : "AR channel burstiness allowance Register The ar_b Register characteristics are: ... See Transaction rate regulation for more information. ... Usage constraints There are no usage constraints.",
      "firstSentences" : "AR channel burstiness allowance Register The ar_b Register characteristics are: Purpose AR channel burstiness allowance, in transfers. See Transaction rate regulation for more information. Usage ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "document_number" : "ddi0451",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3724181",
          "sysurihash" : "hOun2GMrQyzdI8Qg",
          "urihash" : "hOun2GMrQyzdI8Qg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316709068000,
          "topparentid" : 3724181,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594208266000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146832000,
          "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f05b00acafe527e86f6198d",
          "transactionid" : 864221,
          "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1649146832000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0451:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146832897000274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1959,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146573249,
          "syssize" : 1959,
          "sysdate" : 1649146832000,
          "haslayout" : "1",
          "topparent" : "3724181",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3724181,
          "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146832000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0451/b/?lang=en",
          "modified" : 1639131693000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146832897000274,
          "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AR channel burstiness allowance Register ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "ð6VpJILH1EHK3oLS",
        "urihash" : "ð6VpJILH1EHK3oLS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "usage constraints ; burstiness allowance ; assignments ; Register ; AMBA Designer ; rate regulation ; Configurations ; transfers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3724181,
        "parentitem" : "5f05b00acafe527e86f6198d",
        "concepts" : "usage constraints ; burstiness allowance ; assignments ; Register ; AMBA Designer ; rate regulation ; Configurations ; transfers",
        "documenttype" : "html",
        "isattachment" : "3724181",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716019000,
        "permanentid" : "2ca29aed1494a494a7ed1b3cc7597d4f390c14b7e2f49378d5688a8d01f6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00bcafe527e86f619ac",
        "transactionid" : 861229,
        "title" : "AR channel burstiness allowance Register ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648716019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716019209607201,
        "sysisattachment" : "3724181",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3724181,
        "size" : 664,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716017068,
        "syssize" : 664,
        "sysdate" : 1648716019000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716019209607201,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
        "syscollection" : "default"
      },
      "Title" : "AR channel burstiness allowance Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "Excerpt" : "AR channel burstiness allowance Register The ar_b Register characteristics are: ... See Transaction rate regulation for more information. ... Usage constraints There are no usage constraints.",
      "FirstSentences" : "AR channel burstiness allowance Register The ar_b Register characteristics are: Purpose AR channel burstiness allowance, in transfers. See Transaction rate regulation for more information. Usage ..."
    }, {
      "title" : "AXI Slave Interface Block (ASIB) signals",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "excerpt" : "AXI Slave Interface Block (ASIB) signals You can configure the ASIB to have the QoS ... Table A.1. ... ASIB signals Name Direction Width Description AWQOS[a] Input [3:0] The QoS value for this ...",
      "firstSentences" : "AXI Slave Interface Block (ASIB) signals You can configure the ASIB to have the QoS signals that Table shows. Table A.1. ASIB signals Name Direction Width Description AWQOS[a] Input [3:0] The QoS ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "document_number" : "ddi0451",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3724181",
          "sysurihash" : "hOun2GMrQyzdI8Qg",
          "urihash" : "hOun2GMrQyzdI8Qg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316709068000,
          "topparentid" : 3724181,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594208266000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146832000,
          "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f05b00acafe527e86f6198d",
          "transactionid" : 864221,
          "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1649146832000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0451:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146832897000274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1959,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146573249,
          "syssize" : 1959,
          "sysdate" : 1649146832000,
          "haslayout" : "1",
          "topparent" : "3724181",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3724181,
          "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146832000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0451/b/?lang=en",
          "modified" : 1639131693000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146832897000274,
          "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI Slave Interface Block (ASIB) signals ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "HZatJñMNYñy6TBCM",
        "urihash" : "HZatJñMNYñy6TBCM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "higher the priority ; QoS ; signals ; acts ; transaction ; latency regulation ; base product ; NIC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3724181,
        "parentitem" : "5f05b00acafe527e86f6198d",
        "concepts" : "higher the priority ; QoS ; signals ; acts ; transaction ; latency regulation ; base product ; NIC",
        "documenttype" : "html",
        "isattachment" : "3724181",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716019000,
        "permanentid" : "e11e55e61ade923f86f87c5885a47d30615fa8712778c2851903a643d39d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00bcafe527e86f619b3",
        "transactionid" : 861229,
        "title" : "AXI Slave Interface Block (ASIB) signals ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648716019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716019167532003,
        "sysisattachment" : "3724181",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3724181,
        "size" : 633,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716017068,
        "syssize" : 633,
        "sysdate" : 1648716019000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716019167532003,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
        "syscollection" : "default"
      },
      "Title" : "AXI Slave Interface Block (ASIB) signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "Excerpt" : "AXI Slave Interface Block (ASIB) signals You can configure the ASIB to have the QoS ... Table A.1. ... ASIB signals Name Direction Width Description AWQOS[a] Input [3:0] The QoS value for this ...",
      "FirstSentences" : "AXI Slave Interface Block (ASIB) signals You can configure the ASIB to have the QoS signals that Table shows. Table A.1. ASIB signals Name Direction Width Description AWQOS[a] Input [3:0] The QoS ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "excerpt" : "Introduction You can configure the CoreLink QoS-301 Network Interconnect Advanced Quality of Service ... The CoreLink QoS-301 Network Interconnect Advanced Quality of Service also uses these ...",
      "firstSentences" : "Introduction You can configure the CoreLink QoS-301 Network Interconnect Advanced Quality of Service signals in the CoreLink NIC-301 Network Interconnect. The CoreLink QoS-301 Network Interconnect ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "document_number" : "ddi0451",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3724181",
          "sysurihash" : "hOun2GMrQyzdI8Qg",
          "urihash" : "hOun2GMrQyzdI8Qg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316709068000,
          "topparentid" : 3724181,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594208266000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146832000,
          "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f05b00acafe527e86f6198d",
          "transactionid" : 864221,
          "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1649146832000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0451:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146832897000274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1959,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146573249,
          "syssize" : 1959,
          "sysdate" : 1649146832000,
          "haslayout" : "1",
          "topparent" : "3724181",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3724181,
          "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146832000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0451/b/?lang=en",
          "modified" : 1639131693000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146832897000274,
          "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "qCQy8iMGNnaI38uh",
        "urihash" : "qCQy8iMGNnaI38uh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3724181,
        "parentitem" : "5f05b00acafe527e86f6198d",
        "documenttype" : "html",
        "isattachment" : "3724181",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716019000,
        "permanentid" : "638accdda06c08274dc69b1ab3af1283cb613a3236fb9c8bb4bb2d8b0f32",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00bcafe527e86f619b2",
        "transactionid" : 861229,
        "title" : "Introduction ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648716019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716019129636099,
        "sysisattachment" : "3724181",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3724181,
        "size" : 477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716017068,
        "syssize" : 477,
        "sysdate" : 1648716019000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716019129636099,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "Excerpt" : "Introduction You can configure the CoreLink QoS-301 Network Interconnect Advanced Quality of Service ... The CoreLink QoS-301 Network Interconnect Advanced Quality of Service also uses these ...",
      "FirstSentences" : "Introduction You can configure the CoreLink QoS-301 Network Interconnect Advanced Quality of Service signals in the CoreLink NIC-301 Network Interconnect. The CoreLink QoS-301 Network Interconnect ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AR channel average rate Register ",
      "document_number" : "ddi0451",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724181",
      "sysurihash" : "4dnhTñagnsjOP4sD",
      "urihash" : "4dnhTñagnsjOP4sD",
      "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
      "systransactionid" : 861229,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1316709068000,
      "topparentid" : 3724181,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594208266000,
      "sysconcepts" : "average rate ; AR channel ; usage constraints ; assignments ; Register ; AMBA Designer ; binary fraction ; Configurations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
      "attachmentparentid" : 3724181,
      "parentitem" : "5f05b00acafe527e86f6198d",
      "concepts" : "average rate ; AR channel ; usage constraints ; assignments ; Register ; AMBA Designer ; binary fraction ; Configurations",
      "documenttype" : "html",
      "isattachment" : "3724181",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716019000,
      "permanentid" : "548367a3e5594f19c5f04b2704155674af5564dadc552c524f265a14f210",
      "syslanguage" : [ "English" ],
      "itemid" : "5f05b00bcafe527e86f619ad",
      "transactionid" : 861229,
      "title" : "AR channel average rate Register ",
      "products" : [ "CoreLink NIC-301" ],
      "date" : 1648716019000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0451:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716019249905756,
      "sysisattachment" : "3724181",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724181,
      "size" : 694,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716017068,
      "syssize" : 694,
      "sysdate" : 1648716019000,
      "haslayout" : "1",
      "topparent" : "3724181",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3724181,
      "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
      "wordcount" : 65,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716019000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
      "modified" : 1639131693000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716019249905756,
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
      "syscollection" : "default"
    },
    "Title" : "AR channel average rate Register",
    "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "Excerpt" : "AR channel average rate Register The ar_r Register characteristics are: Purpose AR ... See Transaction rate regulation for more information. ... Attributes See Table . ... [19:0] - Reserved.",
    "FirstSentences" : "AR channel average rate Register The ar_r Register characteristics are: Purpose AR channel average rate, that is, a binary fraction of the number of transfers per cycle. See Transaction rate ..."
  }, {
    "title" : "About the CI",
    "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "excerpt" : "Figure 2.19 shows the timing diagram for this. ... The handshaking can be bypassed if required. ... The handshake is only dependent on the following clock domains: the CTM clock domain, ...",
    "firstSentences" : "About the CI The CTM contains some sequential elements to complete the handshake signalling with the CTI. The CI is controlled by the CTM which is a crossbar consisting of four channels and four CIs.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Embedded Cross Trigger Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
      "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "MNYGxkYe9dcT0Tð1",
        "urihash" : "MNYGxkYe9dcT0Tð1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146859000,
        "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284afd977155116a6471",
        "transactionid" : 864221,
        "title" : "Embedded Cross Trigger Technical Reference Manual ",
        "products" : [ "Cross Trigger" ],
        "date" : 1649146859000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146859584892375,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1697,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146559371,
        "syssize" : 1697,
        "sysdate" : 1649146859000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146859000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146859584892375,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Cross Trigger Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
      "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Synchronization",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "excerpt" : "Figure 2.9. ... If all the subsystems are synchronous. ... However, this path must respect the layout and synthesis timing constraints. ... Synchronization Cross Trigger",
      "firstSentences" : "Synchronization Systems where events broadcast on the ECT can emanate from asynchronous clock domains must observe the following rules: Register input events. Any signal that is an input of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Cross Trigger Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
          "document_number" : "ddi0291",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490391",
          "sysurihash" : "MNYGxkYe9dcT0Tð1",
          "urihash" : "MNYGxkYe9dcT0Tð1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756647000,
          "topparentid" : 3490391,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374730000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146859000,
          "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e284afd977155116a6471",
          "transactionid" : 864221,
          "title" : "Embedded Cross Trigger Technical Reference Manual ",
          "products" : [ "Cross Trigger" ],
          "date" : 1649146859000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0291:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146859584892375,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1697,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146559371,
          "syssize" : 1697,
          "sysdate" : 1649146859000,
          "haslayout" : "1",
          "topparent" : "3490391",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490391,
          "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146859000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0291/a/?lang=en",
          "modified" : 1638978471000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146859584892375,
          "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Cross Trigger Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronization ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "8WVXFapa9t8oOðaC",
        "urihash" : "8WVXFapa9t8oOðaC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "synchronization ; signals ; ECT ; glitch-free ; clock ; subsystems ; wrapper ; latency ; timing constraints ; receiving device ; close proximity ; target process ; standard two-register ; propagation ; recommendation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "attachmentparentid" : 3490391,
        "parentitem" : "5e8e284afd977155116a6471",
        "concepts" : "synchronization ; signals ; ECT ; glitch-free ; clock ; subsystems ; wrapper ; latency ; timing constraints ; receiving device ; close proximity ; target process ; standard two-register ; propagation ; recommendation",
        "documenttype" : "html",
        "isattachment" : "3490391",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716012000,
        "permanentid" : "8d50f438cd975e42e0e570f02f28888c20298a80c88979506249663ea040",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284bfd977155116a648a",
        "transactionid" : 861229,
        "title" : "Synchronization ",
        "products" : [ "Cross Trigger" ],
        "date" : 1648716012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716012572322654,
        "sysisattachment" : "3490391",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490391,
        "size" : 3233,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715987847,
        "syssize" : 3233,
        "sysdate" : 1648716012000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 211,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716012572322654,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
        "syscollection" : "default"
      },
      "Title" : "Synchronization",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "Excerpt" : "Figure 2.9. ... If all the subsystems are synchronous. ... However, this path must respect the layout and synthesis timing constraints. ... Synchronization Cross Trigger",
      "FirstSentences" : "Synchronization Systems where events broadcast on the ECT can emanate from asynchronous clock domains must observe the following rules: Register input events. Any signal that is an input of the ..."
    }, {
      "title" : "Access issues",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "excerpt" : "Access issues Because you can use the ECT to generate intrusive debug events, it is important to ensure ... The following access mechanisms are implemented for protecting the CTI from unwanted ...",
      "firstSentences" : "Access issues Because you can use the ECT to generate intrusive debug events, it is important to ensure that these macrocells are only used during product development, and that their use (either ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Cross Trigger Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
          "document_number" : "ddi0291",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490391",
          "sysurihash" : "MNYGxkYe9dcT0Tð1",
          "urihash" : "MNYGxkYe9dcT0Tð1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756647000,
          "topparentid" : 3490391,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374730000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146859000,
          "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e284afd977155116a6471",
          "transactionid" : 864221,
          "title" : "Embedded Cross Trigger Technical Reference Manual ",
          "products" : [ "Cross Trigger" ],
          "date" : 1649146859000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0291:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146859584892375,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1697,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146559371,
          "syssize" : 1697,
          "sysdate" : 1649146859000,
          "haslayout" : "1",
          "topparent" : "3490391",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490391,
          "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146859000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0291/a/?lang=en",
          "modified" : 1638978471000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146859584892375,
          "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Cross Trigger Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Access issues ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "Tj1kRPwZL5UñkiJ4",
        "urihash" : "Tj1kRPwZL5UñkiJ4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "production systems ; ECT ; configuration ; CTI ; trap handler ; returns zeros ; effectively masked ; DBGEN input ; receiving ; macrocells",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "attachmentparentid" : 3490391,
        "parentitem" : "5e8e284afd977155116a6471",
        "concepts" : "production systems ; ECT ; configuration ; CTI ; trap handler ; returns zeros ; effectively masked ; DBGEN input ; receiving ; macrocells",
        "documenttype" : "html",
        "isattachment" : "3490391",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716004000,
        "permanentid" : "d03ca7aa16bd4da80fab4922214dc467a12893661476a9c3fb1aca5eed71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284bfd977155116a649b",
        "transactionid" : 861229,
        "title" : "Access issues ",
        "products" : [ "Cross Trigger" ],
        "date" : 1648716004000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716004099517348,
        "sysisattachment" : "3490391",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490391,
        "size" : 1457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715987847,
        "syssize" : 1457,
        "sysdate" : 1648716004000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716004000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716004099517348,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
        "syscollection" : "default"
      },
      "Title" : "Access issues",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "Excerpt" : "Access issues Because you can use the ECT to generate intrusive debug events, it is important to ensure ... The following access mechanisms are implemented for protecting the CTI from unwanted ...",
      "FirstSentences" : "Access issues Because you can use the ECT to generate intrusive debug events, it is important to ensure that these macrocells are only used during product development, and that their use (either ..."
    }, {
      "title" : "CTI register access",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "excerpt" : "CTI register access The CTI is accessed as a memory-mapped device. ... ARM recommend that each core is responsible for the configuration of the CTI ... CTI register access Cross Trigger",
      "firstSentences" : "CTI register access The CTI is accessed as a memory-mapped device. ARM recommend that each core is responsible for the configuration of the CTI registers relevant to it. Working like this, the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Cross Trigger Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
          "document_number" : "ddi0291",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490391",
          "sysurihash" : "MNYGxkYe9dcT0Tð1",
          "urihash" : "MNYGxkYe9dcT0Tð1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756647000,
          "topparentid" : 3490391,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374730000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146859000,
          "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e284afd977155116a6471",
          "transactionid" : 864221,
          "title" : "Embedded Cross Trigger Technical Reference Manual ",
          "products" : [ "Cross Trigger" ],
          "date" : 1649146859000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0291:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146859584892375,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1697,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146559371,
          "syssize" : 1697,
          "sysdate" : 1649146859000,
          "haslayout" : "1",
          "topparent" : "3490391",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490391,
          "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146859000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0291/a/?lang=en",
          "modified" : 1638978471000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146859584892375,
          "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Cross Trigger Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CTI register access ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "JzqTCmñLfPñGOJIN",
        "urihash" : "JzqTCmñLfPñGOJIN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "CTI registers ; core ; events pertinent ; memory-mapped device ; debugger ; ARM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "attachmentparentid" : 3490391,
        "parentitem" : "5e8e284afd977155116a6471",
        "concepts" : "CTI registers ; core ; events pertinent ; memory-mapped device ; debugger ; ARM",
        "documenttype" : "html",
        "isattachment" : "3490391",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716002000,
        "permanentid" : "247ae43f0a65af1e3e9890e0f766ad609fe2c394a54dac24c271be034d15",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284bfd977155116a649a",
        "transactionid" : 861229,
        "title" : "CTI register access ",
        "products" : [ "Cross Trigger" ],
        "date" : 1648716002000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716002974965600,
        "sysisattachment" : "3490391",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490391,
        "size" : 365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715987847,
        "syssize" : 365,
        "sysdate" : 1648716002000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716002000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/functional-description/cti-register-access?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716002974965600,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
        "syscollection" : "default"
      },
      "Title" : "CTI register access",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "Excerpt" : "CTI register access The CTI is accessed as a memory-mapped device. ... ARM recommend that each core is responsible for the configuration of the CTI ... CTI register access Cross Trigger",
      "FirstSentences" : "CTI register access The CTI is accessed as a memory-mapped device. ARM recommend that each core is responsible for the configuration of the CTI registers relevant to it. Working like this, the ..."
    } ],
    "totalNumberOfChildResults" : 74,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the CI ",
      "document_number" : "ddi0291",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490391",
      "sysurihash" : "UZ2MIWnXX7ñ7hEEL",
      "urihash" : "UZ2MIWnXX7ñ7hEEL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
      "systransactionid" : 861229,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756647000,
      "topparentid" : 3490391,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374730000,
      "sysconcepts" : "CIs ; sequential elements ; channels ; handshaking ; CTI ; ECTCHOUT0 ; clock domains ; acknowledgement ; signalling ; trigger sinks ; own ECTCHOUT ; interface ; dependent ; protocol deadlock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
      "attachmentparentid" : 3490391,
      "parentitem" : "5e8e284afd977155116a6471",
      "concepts" : "CIs ; sequential elements ; channels ; handshaking ; CTI ; ECTCHOUT0 ; clock domains ; acknowledgement ; signalling ; trigger sinks ; own ECTCHOUT ; interface ; dependent ; protocol deadlock",
      "documenttype" : "html",
      "isattachment" : "3490391",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716012000,
      "permanentid" : "268b5a8f508bcede5ee1989ee00099d6006dba4141d64a54c018fcf926f1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e284bfd977155116a6495",
      "transactionid" : 861229,
      "title" : "About the CI ",
      "products" : [ "Cross Trigger" ],
      "date" : 1648716012000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0291:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716012661069813,
      "sysisattachment" : "3490391",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490391,
      "size" : 3736,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715987847,
      "syssize" : 3736,
      "sysdate" : 1648716012000,
      "haslayout" : "1",
      "topparent" : "3490391",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490391,
      "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
      "wordcount" : 208,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716012000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
      "modified" : 1638978471000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716012661069813,
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
      "syscollection" : "default"
    },
    "Title" : "About the CI",
    "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "Excerpt" : "Figure 2.19 shows the timing diagram for this. ... The handshaking can be bypassed if required. ... The handshake is only dependent on the following clock domains: the CTM clock domain, ...",
    "FirstSentences" : "About the CI The CTM contains some sequential elements to complete the handshake signalling with the CTI. The CI is controlled by the CTM which is a crossbar consisting of four channels and four CIs."
  }, {
    "title" : "Scan timing",
    "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "excerpt" : "Scan timing Scan timing parameters are shown in Figure 8.5. ... Scan timing Scan timing ARM7TDMI",
    "firstSentences" : "Scan timing Scan timing parameters are shown in Figure 8.5. Figure 8.5. Scan timing Scan timing ARM7TDMI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "F7rCdMWcHWñxvy52",
        "urihash" : "F7rCdMWcHWñxvy52",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148735000,
        "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a6fd977155116a31d5",
        "transactionid" : 864257,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148735169414472,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 1949,
        "sysdate" : 1649148735000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148735169414472,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Not using an external coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "excerpt" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, ... This indicates that no external coprocessors are present in the system.",
      "firstSentences" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, you must tie both CPA and CPB HIGH. This indicates that no external coprocessors ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Not using an external coprocessor ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ñxEðAWNitzENUTRe",
        "urihash" : "ñxEðAWNitzENUTRe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "external coprocessors ; instructions ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "external coprocessors ; instructions ; CPA",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "290b77272b922e6e14b58fb1d3b189749d94f9d6729b3a594c16592c481f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a7fd977155116a323c",
        "transactionid" : 864260,
        "title" : "Not using an external coprocessor ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148873000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148873588127604,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 539,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 539,
        "sysdate" : 1649148873000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148873588127604,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "Not using an external coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "Excerpt" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, ... This indicates that no external coprocessors are present in the system.",
      "FirstSentences" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, you must tie both CPA and CPB HIGH. This indicates that no external coprocessors ..."
    }, {
      "title" : "Pipeline-following signals",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "excerpt" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the ... The coprocessors connect to the ARM7TDMI-S processor input data bus, RDATA[31:0], ...",
      "firstSentences" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the instructions executing in the ARM7TDMI-S core pipeline. The coprocessors connect to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Pipeline-following signals ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ñPM46a1ZhMUoS0FD",
        "urihash" : "ñPM46a1ZhMUoS0FD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "instructions ; pipelines ; coprocessors ; bus ; ARM7TDMI ; reset ; CLKEN ; signals ; rising edge ; automatically flushed ; first action ; nRESET LOW ; input data ; prefetches ; execution",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "instructions ; pipelines ; coprocessors ; bus ; ARM7TDMI ; reset ; CLKEN ; signals ; rising edge ; automatically flushed ; first action ; nRESET LOW ; input data ; prefetches ; execution",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "268974461680e0ce10fb704d4b9dae977a23696851b08fef303a127920e2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a7fd977155116a3230",
        "transactionid" : 864260,
        "title" : "Pipeline-following signals ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148872000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148872228108374,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 1802,
        "sysdate" : 1649148872000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148872228108374,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
        "syscollection" : "default"
      },
      "Title" : "Pipeline-following signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "Excerpt" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the ... The coprocessors connect to the ARM7TDMI-S processor input data bus, RDATA[31:0], ...",
      "FirstSentences" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the instructions executing in the ARM7TDMI-S core pipeline. The coprocessors connect to the ..."
    }, {
      "title" : "Timing parameters for data accesses",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "excerpt" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure ... Figure 8.1. ... Timing parameters for data accesses Note The timing for both read and write data ...",
      "firstSentences" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure 8.1. Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing parameters for data accesses ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ST9aWvsZzdoVw6P9",
        "urihash" : "ST9aWvsZzdoVw6P9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "data accesses ; Timing parameters ; cycle ; transaction ; signals ; coprocessor register ; valid memory ; WDATA port",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "data accesses ; Timing parameters ; cycle ; transaction ; signals ; coprocessor register ; valid memory ; WDATA port",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "3c30dd094d0c67024ff07c238e741e50ca1d88eb818b9d47bd908a47a4b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a9fd977155116a3309",
        "transactionid" : 864260,
        "title" : "Timing parameters for data accesses ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148871000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148871894909509,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 617,
        "sysdate" : 1649148871000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148871894909509,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
        "syscollection" : "default"
      },
      "Title" : "Timing parameters for data accesses",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "Excerpt" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure ... Figure 8.1. ... Timing parameters for data accesses Note The timing for both read and write data ...",
      "FirstSentences" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure 8.1. Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data access ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Scan timing ",
      "document_number" : "ddi0234",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474226",
      "sysurihash" : "GtTsAjBH4EH1B818",
      "urihash" : "GtTsAjBH4EH1B818",
      "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
      "systransactionid" : 864260,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1158929304000,
      "topparentid" : 3474226,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369446000,
      "sysconcepts" : "Scan timing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3474226,
      "parentitem" : "5e8e13a6fd977155116a31d5",
      "concepts" : "Scan timing",
      "documenttype" : "html",
      "isattachment" : "3474226",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148874000,
      "permanentid" : "bd3e860b428e4bf453687ea8dca8af16ea48cea69b0d3cfa8a56df6a519d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e13a9fd977155116a330e",
      "transactionid" : 864260,
      "title" : "Scan timing ",
      "products" : [ "ARM7TDMI" ],
      "date" : 1649148873000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0234:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148873717875182,
      "sysisattachment" : "3474226",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474226,
      "size" : 104,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148609336,
      "syssize" : 104,
      "sysdate" : 1649148873000,
      "haslayout" : "1",
      "topparent" : "3474226",
      "label_version" : "r4p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474226,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
      "wordcount" : 10,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148874000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "modified" : 1638976773000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148873717875182,
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
      "syscollection" : "default"
    },
    "Title" : "Scan timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "Excerpt" : "Scan timing Scan timing parameters are shown in Figure 8.5. ... Scan timing Scan timing ARM7TDMI",
    "FirstSentences" : "Scan timing Scan timing parameters are shown in Figure 8.5. Figure 8.5. Scan timing Scan timing ARM7TDMI"
  } ]
}