
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006ae4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406ae4  00406ae4  00016ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00406aec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000037c  204009d0  004074bc  000209d0  2**2
                  ALLOC
  4 .stack        00002004  20400d4c  00407838  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402d50  0040983c  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017830  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003585  00000000  00000000  00038287  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005780  00000000  00000000  0003b80c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008e8  00000000  00000000  00040f8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000930  00000000  00000000  00041874  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00009d8d  00000000  00000000  000421a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e5e0  00000000  00000000  0004bf31  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090134  00000000  00000000  0005a511  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001f5c  00000000  00000000  000ea648  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 2d 40 20 79 0f 40 00 75 0f 40 00 75 0f 40 00     P-@ y.@.u.@.u.@.
  400010:	75 0f 40 00 75 0f 40 00 75 0f 40 00 00 00 00 00     u.@.u.@.u.@.....
	...
  40002c:	75 0f 40 00 75 0f 40 00 00 00 00 00 75 0f 40 00     u.@.u.@.....u.@.
  40003c:	75 0f 40 00 75 0f 40 00 75 0f 40 00 75 0f 40 00     u.@.u.@.u.@.u.@.
  40004c:	75 0f 40 00 75 0f 40 00 75 0f 40 00 75 0f 40 00     u.@.u.@.u.@.u.@.
  40005c:	75 0f 40 00 75 0f 40 00 00 00 00 00 9d 0d 40 00     u.@.u.@.......@.
  40006c:	b1 0d 40 00 c5 0d 40 00 75 0f 40 00 75 0f 40 00     ..@...@.u.@.u.@.
  40007c:	75 0f 40 00 d9 0d 40 00 ed 0d 40 00 75 0f 40 00     u.@...@...@.u.@.
  40008c:	75 0f 40 00 75 0f 40 00 75 0f 40 00 75 0f 40 00     u.@.u.@.u.@.u.@.
  40009c:	75 0f 40 00 75 0f 40 00 75 0f 40 00 15 13 40 00     u.@.u.@.u.@...@.
  4000ac:	75 0f 40 00 75 0f 40 00 75 0f 40 00 75 0f 40 00     u.@.u.@.u.@.u.@.
  4000bc:	75 0f 40 00 75 0f 40 00 75 0f 40 00 75 0f 40 00     u.@.u.@.u.@.u.@.
  4000cc:	75 0f 40 00 00 00 00 00 75 0f 40 00 00 00 00 00     u.@.....u.@.....
  4000dc:	75 0f 40 00 75 0f 40 00 75 0f 40 00 75 0f 40 00     u.@.u.@.u.@.u.@.
  4000ec:	75 0f 40 00 75 0f 40 00 75 0f 40 00 75 0f 40 00     u.@.u.@.u.@.u.@.
  4000fc:	75 0f 40 00 75 0f 40 00 75 0f 40 00 75 0f 40 00     u.@.u.@.u.@.u.@.
  40010c:	75 0f 40 00 75 0f 40 00 00 00 00 00 00 00 00 00     u.@.u.@.........
  40011c:	00 00 00 00 75 0f 40 00 75 0f 40 00 75 0f 40 00     ....u.@.u.@.u.@.
  40012c:	75 0f 40 00 75 0f 40 00 00 00 00 00 75 0f 40 00     u.@.u.@.....u.@.
  40013c:	75 0f 40 00                                         u.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00406aec 	.word	0x00406aec

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406aec 	.word	0x00406aec
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00406aec 	.word	0x00406aec
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00400f21 	.word	0x00400f21

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr

004002f6 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4002f6:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4002f8:	0189      	lsls	r1, r1, #6
  4002fa:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4002fc:	2402      	movs	r4, #2
  4002fe:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400300:	f04f 31ff 	mov.w	r1, #4294967295
  400304:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400306:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400308:	605a      	str	r2, [r3, #4]
}
  40030a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40030e:	4770      	bx	lr

00400310 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400310:	0189      	lsls	r1, r1, #6
  400312:	2305      	movs	r3, #5
  400314:	5043      	str	r3, [r0, r1]
  400316:	4770      	bx	lr

00400318 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400318:	0189      	lsls	r1, r1, #6
  40031a:	2302      	movs	r3, #2
  40031c:	5043      	str	r3, [r0, r1]
  40031e:	4770      	bx	lr

00400320 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
  400320:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400324:	6908      	ldr	r0, [r1, #16]
}
  400326:	4770      	bx	lr

00400328 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400328:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40032c:	61ca      	str	r2, [r1, #28]
  40032e:	4770      	bx	lr

00400330 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400330:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400334:	624a      	str	r2, [r1, #36]	; 0x24
  400336:	4770      	bx	lr

00400338 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400338:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40033c:	6a08      	ldr	r0, [r1, #32]
}
  40033e:	4770      	bx	lr

00400340 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400340:	b4f0      	push	{r4, r5, r6, r7}
  400342:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400344:	2402      	movs	r4, #2
  400346:	9401      	str	r4, [sp, #4]
  400348:	2408      	movs	r4, #8
  40034a:	9402      	str	r4, [sp, #8]
  40034c:	2420      	movs	r4, #32
  40034e:	9403      	str	r4, [sp, #12]
  400350:	2480      	movs	r4, #128	; 0x80
  400352:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400354:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400356:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400358:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40035a:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40035e:	d814      	bhi.n	40038a <tc_find_mck_divisor+0x4a>
  400360:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400362:	42a0      	cmp	r0, r4
  400364:	d217      	bcs.n	400396 <tc_find_mck_divisor+0x56>
  400366:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400368:	af01      	add	r7, sp, #4
  40036a:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40036e:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400372:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400374:	4284      	cmp	r4, r0
  400376:	d30a      	bcc.n	40038e <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400378:	4286      	cmp	r6, r0
  40037a:	d90d      	bls.n	400398 <tc_find_mck_divisor+0x58>
			ul_index++) {
  40037c:	3501      	adds	r5, #1
	for (ul_index = 0;
  40037e:	2d05      	cmp	r5, #5
  400380:	d1f3      	bne.n	40036a <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400382:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400384:	b006      	add	sp, #24
  400386:	bcf0      	pop	{r4, r5, r6, r7}
  400388:	4770      	bx	lr
			return 0;
  40038a:	2000      	movs	r0, #0
  40038c:	e7fa      	b.n	400384 <tc_find_mck_divisor+0x44>
  40038e:	2000      	movs	r0, #0
  400390:	e7f8      	b.n	400384 <tc_find_mck_divisor+0x44>
	return 1;
  400392:	2001      	movs	r0, #1
  400394:	e7f6      	b.n	400384 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400396:	2500      	movs	r5, #0
	if (p_uldiv) {
  400398:	b12a      	cbz	r2, 4003a6 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40039a:	a906      	add	r1, sp, #24
  40039c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4003a0:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4003a4:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4003a6:	2b00      	cmp	r3, #0
  4003a8:	d0f3      	beq.n	400392 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4003aa:	601d      	str	r5, [r3, #0]
	return 1;
  4003ac:	2001      	movs	r0, #1
  4003ae:	e7e9      	b.n	400384 <tc_find_mck_divisor+0x44>

004003b0 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4003b0:	4b01      	ldr	r3, [pc, #4]	; (4003b8 <gfx_mono_set_framebuffer+0x8>)
  4003b2:	6018      	str	r0, [r3, #0]
  4003b4:	4770      	bx	lr
  4003b6:	bf00      	nop
  4003b8:	204009ec 	.word	0x204009ec

004003bc <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4003bc:	4b02      	ldr	r3, [pc, #8]	; (4003c8 <gfx_mono_framebuffer_put_byte+0xc>)
  4003be:	681b      	ldr	r3, [r3, #0]
  4003c0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4003c4:	5442      	strb	r2, [r0, r1]
  4003c6:	4770      	bx	lr
  4003c8:	204009ec 	.word	0x204009ec

004003cc <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4003cc:	4b02      	ldr	r3, [pc, #8]	; (4003d8 <gfx_mono_framebuffer_get_byte+0xc>)
  4003ce:	681b      	ldr	r3, [r3, #0]
  4003d0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4003d4:	5c40      	ldrb	r0, [r0, r1]
  4003d6:	4770      	bx	lr
  4003d8:	204009ec 	.word	0x204009ec

004003dc <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4003dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4003e0:	1884      	adds	r4, r0, r2
  4003e2:	2c80      	cmp	r4, #128	; 0x80
  4003e4:	dd02      	ble.n	4003ec <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4003e6:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4003ea:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4003ec:	b322      	cbz	r2, 400438 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4003ee:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003f0:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4003f4:	2601      	movs	r6, #1
  4003f6:	fa06 f101 	lsl.w	r1, r6, r1
  4003fa:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4003fc:	2b01      	cmp	r3, #1
  4003fe:	d01d      	beq.n	40043c <gfx_mono_generic_draw_horizontal_line+0x60>
  400400:	2b00      	cmp	r3, #0
  400402:	d035      	beq.n	400470 <gfx_mono_generic_draw_horizontal_line+0x94>
  400404:	2b02      	cmp	r3, #2
  400406:	d117      	bne.n	400438 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400408:	3801      	subs	r0, #1
  40040a:	b2c7      	uxtb	r7, r0
  40040c:	19d4      	adds	r4, r2, r7
  40040e:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400410:	f8df a090 	ldr.w	sl, [pc, #144]	; 4004a4 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400414:	f04f 0900 	mov.w	r9, #0
  400418:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4004a8 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40041c:	4621      	mov	r1, r4
  40041e:	4628      	mov	r0, r5
  400420:	47d0      	blx	sl
			temp ^= pixelmask;
  400422:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400426:	464b      	mov	r3, r9
  400428:	b2d2      	uxtb	r2, r2
  40042a:	4621      	mov	r1, r4
  40042c:	4628      	mov	r0, r5
  40042e:	47c0      	blx	r8
  400430:	3c01      	subs	r4, #1
  400432:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400434:	42bc      	cmp	r4, r7
  400436:	d1f1      	bne.n	40041c <gfx_mono_generic_draw_horizontal_line+0x40>
  400438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40043c:	3801      	subs	r0, #1
  40043e:	b2c7      	uxtb	r7, r0
  400440:	19d4      	adds	r4, r2, r7
  400442:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400444:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4004a4 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400448:	f04f 0900 	mov.w	r9, #0
  40044c:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4004a8 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400450:	4621      	mov	r1, r4
  400452:	4628      	mov	r0, r5
  400454:	47d0      	blx	sl
			temp |= pixelmask;
  400456:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40045a:	464b      	mov	r3, r9
  40045c:	b2d2      	uxtb	r2, r2
  40045e:	4621      	mov	r1, r4
  400460:	4628      	mov	r0, r5
  400462:	47c0      	blx	r8
  400464:	3c01      	subs	r4, #1
  400466:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400468:	42bc      	cmp	r4, r7
  40046a:	d1f1      	bne.n	400450 <gfx_mono_generic_draw_horizontal_line+0x74>
  40046c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400470:	3801      	subs	r0, #1
  400472:	b2c7      	uxtb	r7, r0
  400474:	19d4      	adds	r4, r2, r7
  400476:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400478:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4004a4 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  40047c:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40047e:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4004a8 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400482:	4621      	mov	r1, r4
  400484:	4628      	mov	r0, r5
  400486:	47c0      	blx	r8
			temp &= ~pixelmask;
  400488:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40048c:	2300      	movs	r3, #0
  40048e:	b2d2      	uxtb	r2, r2
  400490:	4621      	mov	r1, r4
  400492:	4628      	mov	r0, r5
  400494:	47c8      	blx	r9
  400496:	3c01      	subs	r4, #1
  400498:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40049a:	42bc      	cmp	r4, r7
  40049c:	d1f1      	bne.n	400482 <gfx_mono_generic_draw_horizontal_line+0xa6>
  40049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004a2:	bf00      	nop
  4004a4:	004006dd 	.word	0x004006dd
  4004a8:	004005d9 	.word	0x004005d9

004004ac <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4004ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4004b0:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4004b4:	b18b      	cbz	r3, 4004da <gfx_mono_generic_draw_filled_rect+0x2e>
  4004b6:	461c      	mov	r4, r3
  4004b8:	4690      	mov	r8, r2
  4004ba:	4606      	mov	r6, r0
  4004bc:	1e4d      	subs	r5, r1, #1
  4004be:	b2ed      	uxtb	r5, r5
  4004c0:	442c      	add	r4, r5
  4004c2:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4004c4:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4004e0 <gfx_mono_generic_draw_filled_rect+0x34>
  4004c8:	463b      	mov	r3, r7
  4004ca:	4642      	mov	r2, r8
  4004cc:	4621      	mov	r1, r4
  4004ce:	4630      	mov	r0, r6
  4004d0:	47c8      	blx	r9
  4004d2:	3c01      	subs	r4, #1
  4004d4:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4004d6:	42ac      	cmp	r4, r5
  4004d8:	d1f6      	bne.n	4004c8 <gfx_mono_generic_draw_filled_rect+0x1c>
  4004da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4004de:	bf00      	nop
  4004e0:	004003dd 	.word	0x004003dd

004004e4 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4004e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004e8:	b083      	sub	sp, #12
  4004ea:	4604      	mov	r4, r0
  4004ec:	4688      	mov	r8, r1
  4004ee:	4691      	mov	r9, r2
  4004f0:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4004f2:	7a5b      	ldrb	r3, [r3, #9]
  4004f4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004f8:	2100      	movs	r1, #0
  4004fa:	9100      	str	r1, [sp, #0]
  4004fc:	4649      	mov	r1, r9
  4004fe:	4640      	mov	r0, r8
  400500:	4d21      	ldr	r5, [pc, #132]	; (400588 <gfx_mono_draw_char+0xa4>)
  400502:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400504:	f89b 3000 	ldrb.w	r3, [fp]
  400508:	b113      	cbz	r3, 400510 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  40050a:	b003      	add	sp, #12
  40050c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400510:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400514:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400516:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  40051a:	bf18      	it	ne
  40051c:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40051e:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  400522:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400526:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400528:	fb17 f70a 	smulbb	r7, r7, sl
  40052c:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400530:	f8db 3004 	ldr.w	r3, [fp, #4]
  400534:	fa13 f787 	uxtah	r7, r3, r7
  400538:	e01f      	b.n	40057a <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  40053a:	0064      	lsls	r4, r4, #1
  40053c:	b2e4      	uxtb	r4, r4
  40053e:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400540:	b2eb      	uxtb	r3, r5
  400542:	429e      	cmp	r6, r3
  400544:	d910      	bls.n	400568 <gfx_mono_draw_char+0x84>
  400546:	b2eb      	uxtb	r3, r5
  400548:	eb08 0003 	add.w	r0, r8, r3
  40054c:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  40054e:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400552:	bf08      	it	eq
  400554:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400558:	f014 0f80 	tst.w	r4, #128	; 0x80
  40055c:	d0ed      	beq.n	40053a <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40055e:	2201      	movs	r2, #1
  400560:	4649      	mov	r1, r9
  400562:	4b0a      	ldr	r3, [pc, #40]	; (40058c <gfx_mono_draw_char+0xa8>)
  400564:	4798      	blx	r3
  400566:	e7e8      	b.n	40053a <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400568:	f109 0901 	add.w	r9, r9, #1
  40056c:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400570:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400574:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400578:	d0c7      	beq.n	40050a <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40057a:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40057e:	2e00      	cmp	r6, #0
  400580:	d0f2      	beq.n	400568 <gfx_mono_draw_char+0x84>
  400582:	2500      	movs	r5, #0
  400584:	462c      	mov	r4, r5
  400586:	e7de      	b.n	400546 <gfx_mono_draw_char+0x62>
  400588:	004004ad 	.word	0x004004ad
  40058c:	00400679 	.word	0x00400679

00400590 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400594:	4604      	mov	r4, r0
  400596:	4690      	mov	r8, r2
  400598:	461d      	mov	r5, r3
  40059a:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  40059c:	4f0d      	ldr	r7, [pc, #52]	; (4005d4 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  40059e:	460e      	mov	r6, r1
  4005a0:	e008      	b.n	4005b4 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4005a2:	7a6a      	ldrb	r2, [r5, #9]
  4005a4:	3201      	adds	r2, #1
  4005a6:	4442      	add	r2, r8
  4005a8:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4005ac:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4005ae:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4005b2:	b16b      	cbz	r3, 4005d0 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4005b4:	7820      	ldrb	r0, [r4, #0]
  4005b6:	280a      	cmp	r0, #10
  4005b8:	d0f3      	beq.n	4005a2 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4005ba:	280d      	cmp	r0, #13
  4005bc:	d0f7      	beq.n	4005ae <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4005be:	462b      	mov	r3, r5
  4005c0:	4642      	mov	r2, r8
  4005c2:	4649      	mov	r1, r9
  4005c4:	47b8      	blx	r7
			x += font->width;
  4005c6:	7a2b      	ldrb	r3, [r5, #8]
  4005c8:	4499      	add	r9, r3
  4005ca:	fa5f f989 	uxtb.w	r9, r9
  4005ce:	e7ee      	b.n	4005ae <gfx_mono_draw_string+0x1e>
}
  4005d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005d4:	004004e5 	.word	0x004004e5

004005d8 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4005d8:	b570      	push	{r4, r5, r6, lr}
  4005da:	4604      	mov	r4, r0
  4005dc:	460d      	mov	r5, r1
  4005de:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4005e0:	b91b      	cbnz	r3, 4005ea <gfx_mono_ssd1306_put_byte+0x12>
  4005e2:	4b0d      	ldr	r3, [pc, #52]	; (400618 <gfx_mono_ssd1306_put_byte+0x40>)
  4005e4:	4798      	blx	r3
  4005e6:	42b0      	cmp	r0, r6
  4005e8:	d015      	beq.n	400616 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4005ea:	4632      	mov	r2, r6
  4005ec:	4629      	mov	r1, r5
  4005ee:	4620      	mov	r0, r4
  4005f0:	4b0a      	ldr	r3, [pc, #40]	; (40061c <gfx_mono_ssd1306_put_byte+0x44>)
  4005f2:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4005f4:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4005f8:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4005fc:	4c08      	ldr	r4, [pc, #32]	; (400620 <gfx_mono_ssd1306_put_byte+0x48>)
  4005fe:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400600:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400604:	f040 0010 	orr.w	r0, r0, #16
  400608:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  40060a:	f005 000f 	and.w	r0, r5, #15
  40060e:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400610:	4630      	mov	r0, r6
  400612:	4b04      	ldr	r3, [pc, #16]	; (400624 <gfx_mono_ssd1306_put_byte+0x4c>)
  400614:	4798      	blx	r3
  400616:	bd70      	pop	{r4, r5, r6, pc}
  400618:	004003cd 	.word	0x004003cd
  40061c:	004003bd 	.word	0x004003bd
  400620:	004006e9 	.word	0x004006e9
  400624:	00400909 	.word	0x00400909

00400628 <gfx_mono_ssd1306_init>:
{
  400628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  40062c:	480d      	ldr	r0, [pc, #52]	; (400664 <gfx_mono_ssd1306_init+0x3c>)
  40062e:	4b0e      	ldr	r3, [pc, #56]	; (400668 <gfx_mono_ssd1306_init+0x40>)
  400630:	4798      	blx	r3
	ssd1306_init();
  400632:	4b0e      	ldr	r3, [pc, #56]	; (40066c <gfx_mono_ssd1306_init+0x44>)
  400634:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400636:	2040      	movs	r0, #64	; 0x40
  400638:	4b0d      	ldr	r3, [pc, #52]	; (400670 <gfx_mono_ssd1306_init+0x48>)
  40063a:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40063c:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40063e:	f04f 0801 	mov.w	r8, #1
  400642:	462f      	mov	r7, r5
  400644:	4e0b      	ldr	r6, [pc, #44]	; (400674 <gfx_mono_ssd1306_init+0x4c>)
{
  400646:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400648:	4643      	mov	r3, r8
  40064a:	463a      	mov	r2, r7
  40064c:	b2e1      	uxtb	r1, r4
  40064e:	4628      	mov	r0, r5
  400650:	47b0      	blx	r6
  400652:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400654:	2c80      	cmp	r4, #128	; 0x80
  400656:	d1f7      	bne.n	400648 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400658:	3501      	adds	r5, #1
  40065a:	b2ed      	uxtb	r5, r5
  40065c:	2d04      	cmp	r5, #4
  40065e:	d1f2      	bne.n	400646 <gfx_mono_ssd1306_init+0x1e>
  400660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400664:	204009f0 	.word	0x204009f0
  400668:	004003b1 	.word	0x004003b1
  40066c:	00400729 	.word	0x00400729
  400670:	004006e9 	.word	0x004006e9
  400674:	004005d9 	.word	0x004005d9

00400678 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400678:	09c3      	lsrs	r3, r0, #7
  40067a:	d12a      	bne.n	4006d2 <gfx_mono_ssd1306_draw_pixel+0x5a>
  40067c:	291f      	cmp	r1, #31
  40067e:	d828      	bhi.n	4006d2 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400684:	4614      	mov	r4, r2
  400686:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400688:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40068a:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  40068e:	2201      	movs	r2, #1
  400690:	fa02 f701 	lsl.w	r7, r2, r1
  400694:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400698:	4601      	mov	r1, r0
  40069a:	4630      	mov	r0, r6
  40069c:	4b0d      	ldr	r3, [pc, #52]	; (4006d4 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  40069e:	4798      	blx	r3
  4006a0:	4602      	mov	r2, r0
	switch (color) {
  4006a2:	2c01      	cmp	r4, #1
  4006a4:	d009      	beq.n	4006ba <gfx_mono_ssd1306_draw_pixel+0x42>
  4006a6:	b164      	cbz	r4, 4006c2 <gfx_mono_ssd1306_draw_pixel+0x4a>
  4006a8:	2c02      	cmp	r4, #2
  4006aa:	d00e      	beq.n	4006ca <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4006ac:	2300      	movs	r3, #0
  4006ae:	4629      	mov	r1, r5
  4006b0:	4630      	mov	r0, r6
  4006b2:	4c09      	ldr	r4, [pc, #36]	; (4006d8 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4006b4:	47a0      	blx	r4
  4006b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4006ba:	ea48 0200 	orr.w	r2, r8, r0
  4006be:	b2d2      	uxtb	r2, r2
		break;
  4006c0:	e7f4      	b.n	4006ac <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4006c2:	ea20 0207 	bic.w	r2, r0, r7
  4006c6:	b2d2      	uxtb	r2, r2
		break;
  4006c8:	e7f0      	b.n	4006ac <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4006ca:	ea88 0200 	eor.w	r2, r8, r0
  4006ce:	b2d2      	uxtb	r2, r2
		break;
  4006d0:	e7ec      	b.n	4006ac <gfx_mono_ssd1306_draw_pixel+0x34>
  4006d2:	4770      	bx	lr
  4006d4:	004003cd 	.word	0x004003cd
  4006d8:	004005d9 	.word	0x004005d9

004006dc <gfx_mono_ssd1306_get_byte>:
{
  4006dc:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  4006de:	4b01      	ldr	r3, [pc, #4]	; (4006e4 <gfx_mono_ssd1306_get_byte+0x8>)
  4006e0:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4006e2:	bd08      	pop	{r3, pc}
  4006e4:	004003cd 	.word	0x004003cd

004006e8 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4006e8:	b538      	push	{r3, r4, r5, lr}
  4006ea:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4006ec:	2208      	movs	r2, #8
  4006ee:	4b09      	ldr	r3, [pc, #36]	; (400714 <ssd1306_write_command+0x2c>)
  4006f0:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4006f2:	4c09      	ldr	r4, [pc, #36]	; (400718 <ssd1306_write_command+0x30>)
  4006f4:	2101      	movs	r1, #1
  4006f6:	4620      	mov	r0, r4
  4006f8:	4b08      	ldr	r3, [pc, #32]	; (40071c <ssd1306_write_command+0x34>)
  4006fa:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4006fc:	2301      	movs	r3, #1
  4006fe:	461a      	mov	r2, r3
  400700:	4629      	mov	r1, r5
  400702:	4620      	mov	r0, r4
  400704:	4c06      	ldr	r4, [pc, #24]	; (400720 <ssd1306_write_command+0x38>)
  400706:	47a0      	blx	r4
	delay_us(10);
  400708:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  40070c:	4b05      	ldr	r3, [pc, #20]	; (400724 <ssd1306_write_command+0x3c>)
  40070e:	4798      	blx	r3
  400710:	bd38      	pop	{r3, r4, r5, pc}
  400712:	bf00      	nop
  400714:	400e1000 	.word	0x400e1000
  400718:	40008000 	.word	0x40008000
  40071c:	004001d9 	.word	0x004001d9
  400720:	004001ef 	.word	0x004001ef
  400724:	20400001 	.word	0x20400001

00400728 <ssd1306_init>:
{
  400728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40072c:	4d66      	ldr	r5, [pc, #408]	; (4008c8 <ssd1306_init+0x1a0>)
  40072e:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400732:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400734:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400738:	4b64      	ldr	r3, [pc, #400]	; (4008cc <ssd1306_init+0x1a4>)
  40073a:	2708      	movs	r7, #8
  40073c:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40073e:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400742:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400744:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400748:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  40074a:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40074c:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400750:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400752:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400756:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400758:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40075a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40075e:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400760:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400762:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400766:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400768:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40076a:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40076e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400770:	f022 0208 	bic.w	r2, r2, #8
  400774:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400776:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400778:	f022 0208 	bic.w	r2, r2, #8
  40077c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40077e:	601f      	str	r7, [r3, #0]
  400780:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400782:	631f      	str	r7, [r3, #48]	; 0x30
  400784:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400786:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400904 <ssd1306_init+0x1dc>
  40078a:	2300      	movs	r3, #0
  40078c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400790:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400794:	4640      	mov	r0, r8
  400796:	4c4e      	ldr	r4, [pc, #312]	; (4008d0 <ssd1306_init+0x1a8>)
  400798:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40079a:	2300      	movs	r3, #0
  40079c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4007a0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007a4:	4640      	mov	r0, r8
  4007a6:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4007a8:	2300      	movs	r3, #0
  4007aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4007ae:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007b2:	4640      	mov	r0, r8
  4007b4:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4007b6:	2300      	movs	r3, #0
  4007b8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4007bc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007c0:	4640      	mov	r0, r8
  4007c2:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4007c4:	2300      	movs	r3, #0
  4007c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4007ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007ce:	4640      	mov	r0, r8
  4007d0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4007d2:	2300      	movs	r3, #0
  4007d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4007d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007dc:	4640      	mov	r0, r8
  4007de:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4007e0:	4c3c      	ldr	r4, [pc, #240]	; (4008d4 <ssd1306_init+0x1ac>)
  4007e2:	f04f 0902 	mov.w	r9, #2
  4007e6:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4007ea:	f04f 0880 	mov.w	r8, #128	; 0x80
  4007ee:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007f2:	6863      	ldr	r3, [r4, #4]
  4007f4:	f043 0301 	orr.w	r3, r3, #1
  4007f8:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4007fa:	463a      	mov	r2, r7
  4007fc:	2101      	movs	r1, #1
  4007fe:	4620      	mov	r0, r4
  400800:	4b35      	ldr	r3, [pc, #212]	; (4008d8 <ssd1306_init+0x1b0>)
  400802:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400804:	2200      	movs	r2, #0
  400806:	2101      	movs	r1, #1
  400808:	4620      	mov	r0, r4
  40080a:	4b34      	ldr	r3, [pc, #208]	; (4008dc <ssd1306_init+0x1b4>)
  40080c:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40080e:	2200      	movs	r2, #0
  400810:	2101      	movs	r1, #1
  400812:	4620      	mov	r0, r4
  400814:	4b32      	ldr	r3, [pc, #200]	; (4008e0 <ssd1306_init+0x1b8>)
  400816:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400818:	6863      	ldr	r3, [r4, #4]
  40081a:	f023 0302 	bic.w	r3, r3, #2
  40081e:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400820:	2200      	movs	r2, #0
  400822:	2101      	movs	r1, #1
  400824:	4620      	mov	r0, r4
  400826:	4b2f      	ldr	r3, [pc, #188]	; (4008e4 <ssd1306_init+0x1bc>)
  400828:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40082a:	6863      	ldr	r3, [r4, #4]
  40082c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400830:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400832:	6863      	ldr	r3, [r4, #4]
  400834:	f043 0310 	orr.w	r3, r3, #16
  400838:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  40083a:	492b      	ldr	r1, [pc, #172]	; (4008e8 <ssd1306_init+0x1c0>)
  40083c:	482b      	ldr	r0, [pc, #172]	; (4008ec <ssd1306_init+0x1c4>)
  40083e:	4b2c      	ldr	r3, [pc, #176]	; (4008f0 <ssd1306_init+0x1c8>)
  400840:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400842:	b2c2      	uxtb	r2, r0
  400844:	2101      	movs	r1, #1
  400846:	4620      	mov	r0, r4
  400848:	4b2a      	ldr	r3, [pc, #168]	; (4008f4 <ssd1306_init+0x1cc>)
  40084a:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40084c:	4620      	mov	r0, r4
  40084e:	4b2a      	ldr	r3, [pc, #168]	; (4008f8 <ssd1306_init+0x1d0>)
  400850:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400852:	2301      	movs	r3, #1
  400854:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400856:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400858:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40085c:	4c27      	ldr	r4, [pc, #156]	; (4008fc <ssd1306_init+0x1d4>)
  40085e:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400860:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400862:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400866:	47a0      	blx	r4
  400868:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40086a:	20a8      	movs	r0, #168	; 0xa8
  40086c:	4c24      	ldr	r4, [pc, #144]	; (400900 <ssd1306_init+0x1d8>)
  40086e:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400870:	201f      	movs	r0, #31
  400872:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400874:	20d3      	movs	r0, #211	; 0xd3
  400876:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400878:	2000      	movs	r0, #0
  40087a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  40087c:	2040      	movs	r0, #64	; 0x40
  40087e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400880:	20a1      	movs	r0, #161	; 0xa1
  400882:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400884:	20c8      	movs	r0, #200	; 0xc8
  400886:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400888:	20da      	movs	r0, #218	; 0xda
  40088a:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  40088c:	4648      	mov	r0, r9
  40088e:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400890:	2081      	movs	r0, #129	; 0x81
  400892:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400894:	208f      	movs	r0, #143	; 0x8f
  400896:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400898:	20a4      	movs	r0, #164	; 0xa4
  40089a:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  40089c:	20a6      	movs	r0, #166	; 0xa6
  40089e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4008a0:	20d5      	movs	r0, #213	; 0xd5
  4008a2:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4008a4:	4640      	mov	r0, r8
  4008a6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4008a8:	208d      	movs	r0, #141	; 0x8d
  4008aa:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4008ac:	2014      	movs	r0, #20
  4008ae:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4008b0:	20db      	movs	r0, #219	; 0xdb
  4008b2:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4008b4:	2040      	movs	r0, #64	; 0x40
  4008b6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4008b8:	20d9      	movs	r0, #217	; 0xd9
  4008ba:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4008bc:	20f1      	movs	r0, #241	; 0xf1
  4008be:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4008c0:	20af      	movs	r0, #175	; 0xaf
  4008c2:	47a0      	blx	r4
  4008c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4008c8:	400e1200 	.word	0x400e1200
  4008cc:	400e1000 	.word	0x400e1000
  4008d0:	00400c0d 	.word	0x00400c0d
  4008d4:	40008000 	.word	0x40008000
  4008d8:	0040025f 	.word	0x0040025f
  4008dc:	00400223 	.word	0x00400223
  4008e0:	00400241 	.word	0x00400241
  4008e4:	004002a5 	.word	0x004002a5
  4008e8:	08f0d180 	.word	0x08f0d180
  4008ec:	001e8480 	.word	0x001e8480
  4008f0:	004002b9 	.word	0x004002b9
  4008f4:	004002cf 	.word	0x004002cf
  4008f8:	004001ad 	.word	0x004001ad
  4008fc:	20400001 	.word	0x20400001
  400900:	004006e9 	.word	0x004006e9
  400904:	400e1400 	.word	0x400e1400

00400908 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400908:	b538      	push	{r3, r4, r5, lr}
  40090a:	4605      	mov	r5, r0
  40090c:	2208      	movs	r2, #8
  40090e:	4b09      	ldr	r3, [pc, #36]	; (400934 <ssd1306_write_data+0x2c>)
  400910:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400912:	4c09      	ldr	r4, [pc, #36]	; (400938 <ssd1306_write_data+0x30>)
  400914:	2101      	movs	r1, #1
  400916:	4620      	mov	r0, r4
  400918:	4b08      	ldr	r3, [pc, #32]	; (40093c <ssd1306_write_data+0x34>)
  40091a:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  40091c:	2301      	movs	r3, #1
  40091e:	461a      	mov	r2, r3
  400920:	4629      	mov	r1, r5
  400922:	4620      	mov	r0, r4
  400924:	4c06      	ldr	r4, [pc, #24]	; (400940 <ssd1306_write_data+0x38>)
  400926:	47a0      	blx	r4
	delay_us(10);
  400928:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  40092c:	4b05      	ldr	r3, [pc, #20]	; (400944 <ssd1306_write_data+0x3c>)
  40092e:	4798      	blx	r3
  400930:	bd38      	pop	{r3, r4, r5, pc}
  400932:	bf00      	nop
  400934:	400e1000 	.word	0x400e1000
  400938:	40008000 	.word	0x40008000
  40093c:	004001d9 	.word	0x004001d9
  400940:	004001ef 	.word	0x004001ef
  400944:	20400001 	.word	0x20400001

00400948 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400948:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40094a:	4810      	ldr	r0, [pc, #64]	; (40098c <sysclk_init+0x44>)
  40094c:	4b10      	ldr	r3, [pc, #64]	; (400990 <sysclk_init+0x48>)
  40094e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400950:	213e      	movs	r1, #62	; 0x3e
  400952:	2000      	movs	r0, #0
  400954:	4b0f      	ldr	r3, [pc, #60]	; (400994 <sysclk_init+0x4c>)
  400956:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400958:	4c0f      	ldr	r4, [pc, #60]	; (400998 <sysclk_init+0x50>)
  40095a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40095c:	2800      	cmp	r0, #0
  40095e:	d0fc      	beq.n	40095a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400960:	4b0e      	ldr	r3, [pc, #56]	; (40099c <sysclk_init+0x54>)
  400962:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400964:	4a0e      	ldr	r2, [pc, #56]	; (4009a0 <sysclk_init+0x58>)
  400966:	4b0f      	ldr	r3, [pc, #60]	; (4009a4 <sysclk_init+0x5c>)
  400968:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40096a:	4c0f      	ldr	r4, [pc, #60]	; (4009a8 <sysclk_init+0x60>)
  40096c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40096e:	2800      	cmp	r0, #0
  400970:	d0fc      	beq.n	40096c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400972:	2002      	movs	r0, #2
  400974:	4b0d      	ldr	r3, [pc, #52]	; (4009ac <sysclk_init+0x64>)
  400976:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400978:	2000      	movs	r0, #0
  40097a:	4b0d      	ldr	r3, [pc, #52]	; (4009b0 <sysclk_init+0x68>)
  40097c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40097e:	4b0d      	ldr	r3, [pc, #52]	; (4009b4 <sysclk_init+0x6c>)
  400980:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400982:	4802      	ldr	r0, [pc, #8]	; (40098c <sysclk_init+0x44>)
  400984:	4b02      	ldr	r3, [pc, #8]	; (400990 <sysclk_init+0x48>)
  400986:	4798      	blx	r3
  400988:	bd10      	pop	{r4, pc}
  40098a:	bf00      	nop
  40098c:	11e1a300 	.word	0x11e1a300
  400990:	0040114d 	.word	0x0040114d
  400994:	00400e9d 	.word	0x00400e9d
  400998:	00400ef1 	.word	0x00400ef1
  40099c:	00400f01 	.word	0x00400f01
  4009a0:	20183f01 	.word	0x20183f01
  4009a4:	400e0600 	.word	0x400e0600
  4009a8:	00400f11 	.word	0x00400f11
  4009ac:	00400e01 	.word	0x00400e01
  4009b0:	00400e39 	.word	0x00400e39
  4009b4:	00401041 	.word	0x00401041

004009b8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4009b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009be:	4b48      	ldr	r3, [pc, #288]	; (400ae0 <board_init+0x128>)
  4009c0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4009c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009c6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4009ca:	4b46      	ldr	r3, [pc, #280]	; (400ae4 <board_init+0x12c>)
  4009cc:	2200      	movs	r2, #0
  4009ce:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4009d2:	695a      	ldr	r2, [r3, #20]
  4009d4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4009d8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4009da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009de:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4009e2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4009e6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4009ea:	f007 0007 	and.w	r0, r7, #7
  4009ee:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009f0:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4009f4:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4009f8:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4009fc:	f3bf 8f4f 	dsb	sy
  400a00:	f04f 34ff 	mov.w	r4, #4294967295
  400a04:	fa04 fc00 	lsl.w	ip, r4, r0
  400a08:	fa06 f000 	lsl.w	r0, r6, r0
  400a0c:	fa04 f40e 	lsl.w	r4, r4, lr
  400a10:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a14:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a16:	463a      	mov	r2, r7
  400a18:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a1a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a1e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a22:	3a01      	subs	r2, #1
  400a24:	4423      	add	r3, r4
  400a26:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a2a:	d1f6      	bne.n	400a1a <board_init+0x62>
        } while(sets--);
  400a2c:	3e01      	subs	r6, #1
  400a2e:	4460      	add	r0, ip
  400a30:	f1b6 3fff 	cmp.w	r6, #4294967295
  400a34:	d1ef      	bne.n	400a16 <board_init+0x5e>
  400a36:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a3a:	4b2a      	ldr	r3, [pc, #168]	; (400ae4 <board_init+0x12c>)
  400a3c:	695a      	ldr	r2, [r3, #20]
  400a3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400a42:	615a      	str	r2, [r3, #20]
  400a44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a48:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a4c:	4a26      	ldr	r2, [pc, #152]	; (400ae8 <board_init+0x130>)
  400a4e:	4927      	ldr	r1, [pc, #156]	; (400aec <board_init+0x134>)
  400a50:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a52:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a56:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a5c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a60:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a64:	f022 0201 	bic.w	r2, r2, #1
  400a68:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a6c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a70:	f022 0201 	bic.w	r2, r2, #1
  400a74:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a7c:	f3bf 8f6f 	isb	sy
  400a80:	200a      	movs	r0, #10
  400a82:	4c1b      	ldr	r4, [pc, #108]	; (400af0 <board_init+0x138>)
  400a84:	47a0      	blx	r4
  400a86:	200b      	movs	r0, #11
  400a88:	47a0      	blx	r4
  400a8a:	200c      	movs	r0, #12
  400a8c:	47a0      	blx	r4
  400a8e:	2010      	movs	r0, #16
  400a90:	47a0      	blx	r4
  400a92:	2011      	movs	r0, #17
  400a94:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a96:	4b17      	ldr	r3, [pc, #92]	; (400af4 <board_init+0x13c>)
  400a98:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a9c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a9e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400aa2:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400aa4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400aa8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400aac:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400ab2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ab4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ab8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400aba:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400abc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400ac0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400ac2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400ac6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ac8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400aca:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400ace:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400ad0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ad4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400ad8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ade:	bf00      	nop
  400ae0:	400e1850 	.word	0x400e1850
  400ae4:	e000ed00 	.word	0xe000ed00
  400ae8:	400e0c00 	.word	0x400e0c00
  400aec:	5a00080c 	.word	0x5a00080c
  400af0:	00400f21 	.word	0x00400f21
  400af4:	400e1200 	.word	0x400e1200

00400af8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400af8:	6301      	str	r1, [r0, #48]	; 0x30
  400afa:	4770      	bx	lr

00400afc <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400afc:	6341      	str	r1, [r0, #52]	; 0x34
  400afe:	4770      	bx	lr

00400b00 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400b00:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400b04:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b08:	d105      	bne.n	400b16 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400b0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400b0c:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400b0e:	bf14      	ite	ne
  400b10:	2001      	movne	r0, #1
  400b12:	2000      	moveq	r0, #0
  400b14:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400b16:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400b18:	e7f8      	b.n	400b0c <pio_get+0xc>

00400b1a <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400b1a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400b1c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b20:	d03a      	beq.n	400b98 <pio_set_peripheral+0x7e>
  400b22:	d813      	bhi.n	400b4c <pio_set_peripheral+0x32>
  400b24:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b28:	d025      	beq.n	400b76 <pio_set_peripheral+0x5c>
  400b2a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b2e:	d10a      	bne.n	400b46 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b30:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b32:	4313      	orrs	r3, r2
  400b34:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b36:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b38:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b3a:	400b      	ands	r3, r1
  400b3c:	ea23 0302 	bic.w	r3, r3, r2
  400b40:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400b42:	6042      	str	r2, [r0, #4]
  400b44:	4770      	bx	lr
	switch (ul_type) {
  400b46:	2900      	cmp	r1, #0
  400b48:	d1fb      	bne.n	400b42 <pio_set_peripheral+0x28>
  400b4a:	4770      	bx	lr
  400b4c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b50:	d021      	beq.n	400b96 <pio_set_peripheral+0x7c>
  400b52:	d809      	bhi.n	400b68 <pio_set_peripheral+0x4e>
  400b54:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b58:	d1f3      	bne.n	400b42 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b5a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b5c:	4313      	orrs	r3, r2
  400b5e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b60:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b62:	4313      	orrs	r3, r2
  400b64:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b66:	e7ec      	b.n	400b42 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b68:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b6c:	d013      	beq.n	400b96 <pio_set_peripheral+0x7c>
  400b6e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b72:	d010      	beq.n	400b96 <pio_set_peripheral+0x7c>
  400b74:	e7e5      	b.n	400b42 <pio_set_peripheral+0x28>
{
  400b76:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b78:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b7a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b7c:	43d3      	mvns	r3, r2
  400b7e:	4021      	ands	r1, r4
  400b80:	461c      	mov	r4, r3
  400b82:	4019      	ands	r1, r3
  400b84:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b86:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b88:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b8a:	400b      	ands	r3, r1
  400b8c:	4023      	ands	r3, r4
  400b8e:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b90:	6042      	str	r2, [r0, #4]
}
  400b92:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b96:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b98:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b9a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b9c:	400b      	ands	r3, r1
  400b9e:	ea23 0302 	bic.w	r3, r3, r2
  400ba2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ba4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ba6:	4313      	orrs	r3, r2
  400ba8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400baa:	e7ca      	b.n	400b42 <pio_set_peripheral+0x28>

00400bac <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400bac:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400bae:	f012 0f01 	tst.w	r2, #1
  400bb2:	d10d      	bne.n	400bd0 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400bb4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400bb6:	f012 0f0a 	tst.w	r2, #10
  400bba:	d00b      	beq.n	400bd4 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400bbc:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400bbe:	f012 0f02 	tst.w	r2, #2
  400bc2:	d109      	bne.n	400bd8 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400bc4:	f012 0f08 	tst.w	r2, #8
  400bc8:	d008      	beq.n	400bdc <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400bca:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400bce:	e005      	b.n	400bdc <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400bd0:	6641      	str	r1, [r0, #100]	; 0x64
  400bd2:	e7f0      	b.n	400bb6 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400bd4:	6241      	str	r1, [r0, #36]	; 0x24
  400bd6:	e7f2      	b.n	400bbe <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400bd8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400bdc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400bde:	6001      	str	r1, [r0, #0]
  400be0:	4770      	bx	lr

00400be2 <pio_set_output>:
{
  400be2:	b410      	push	{r4}
  400be4:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400be6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400be8:	b94c      	cbnz	r4, 400bfe <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400bea:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400bec:	b14b      	cbz	r3, 400c02 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400bee:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400bf0:	b94a      	cbnz	r2, 400c06 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400bf2:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400bf4:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400bf6:	6001      	str	r1, [r0, #0]
}
  400bf8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bfc:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400bfe:	6641      	str	r1, [r0, #100]	; 0x64
  400c00:	e7f4      	b.n	400bec <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400c02:	6541      	str	r1, [r0, #84]	; 0x54
  400c04:	e7f4      	b.n	400bf0 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400c06:	6301      	str	r1, [r0, #48]	; 0x30
  400c08:	e7f4      	b.n	400bf4 <pio_set_output+0x12>
	...

00400c0c <pio_configure>:
{
  400c0c:	b570      	push	{r4, r5, r6, lr}
  400c0e:	b082      	sub	sp, #8
  400c10:	4605      	mov	r5, r0
  400c12:	4616      	mov	r6, r2
  400c14:	461c      	mov	r4, r3
	switch (ul_type) {
  400c16:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c1a:	d014      	beq.n	400c46 <pio_configure+0x3a>
  400c1c:	d90a      	bls.n	400c34 <pio_configure+0x28>
  400c1e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c22:	d024      	beq.n	400c6e <pio_configure+0x62>
  400c24:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c28:	d021      	beq.n	400c6e <pio_configure+0x62>
  400c2a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c2e:	d017      	beq.n	400c60 <pio_configure+0x54>
		return 0;
  400c30:	2000      	movs	r0, #0
  400c32:	e01a      	b.n	400c6a <pio_configure+0x5e>
	switch (ul_type) {
  400c34:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c38:	d005      	beq.n	400c46 <pio_configure+0x3a>
  400c3a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c3e:	d002      	beq.n	400c46 <pio_configure+0x3a>
  400c40:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c44:	d1f4      	bne.n	400c30 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400c46:	4632      	mov	r2, r6
  400c48:	4628      	mov	r0, r5
  400c4a:	4b11      	ldr	r3, [pc, #68]	; (400c90 <pio_configure+0x84>)
  400c4c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c4e:	f014 0f01 	tst.w	r4, #1
  400c52:	d102      	bne.n	400c5a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c54:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c56:	2001      	movs	r0, #1
  400c58:	e007      	b.n	400c6a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c5a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c5c:	2001      	movs	r0, #1
  400c5e:	e004      	b.n	400c6a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c60:	461a      	mov	r2, r3
  400c62:	4631      	mov	r1, r6
  400c64:	4b0b      	ldr	r3, [pc, #44]	; (400c94 <pio_configure+0x88>)
  400c66:	4798      	blx	r3
	return 1;
  400c68:	2001      	movs	r0, #1
}
  400c6a:	b002      	add	sp, #8
  400c6c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c6e:	f004 0301 	and.w	r3, r4, #1
  400c72:	9300      	str	r3, [sp, #0]
  400c74:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c78:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c7c:	bf14      	ite	ne
  400c7e:	2200      	movne	r2, #0
  400c80:	2201      	moveq	r2, #1
  400c82:	4631      	mov	r1, r6
  400c84:	4628      	mov	r0, r5
  400c86:	4c04      	ldr	r4, [pc, #16]	; (400c98 <pio_configure+0x8c>)
  400c88:	47a0      	blx	r4
	return 1;
  400c8a:	2001      	movs	r0, #1
		break;
  400c8c:	e7ed      	b.n	400c6a <pio_configure+0x5e>
  400c8e:	bf00      	nop
  400c90:	00400b1b 	.word	0x00400b1b
  400c94:	00400bad 	.word	0x00400bad
  400c98:	00400be3 	.word	0x00400be3

00400c9c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400c9c:	f012 0f10 	tst.w	r2, #16
  400ca0:	d012      	beq.n	400cc8 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400ca2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400ca6:	f012 0f20 	tst.w	r2, #32
  400caa:	d007      	beq.n	400cbc <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400cac:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400cb0:	f012 0f40 	tst.w	r2, #64	; 0x40
  400cb4:	d005      	beq.n	400cc2 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400cb6:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400cba:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400cbc:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400cc0:	e7f6      	b.n	400cb0 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400cc2:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400cc6:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400cc8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400ccc:	4770      	bx	lr

00400cce <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400cce:	6401      	str	r1, [r0, #64]	; 0x40
  400cd0:	4770      	bx	lr

00400cd2 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400cd2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400cd4:	4770      	bx	lr

00400cd6 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400cd6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400cd8:	4770      	bx	lr
	...

00400cdc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ce0:	4604      	mov	r4, r0
  400ce2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ce4:	4b0e      	ldr	r3, [pc, #56]	; (400d20 <pio_handler_process+0x44>)
  400ce6:	4798      	blx	r3
  400ce8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400cea:	4620      	mov	r0, r4
  400cec:	4b0d      	ldr	r3, [pc, #52]	; (400d24 <pio_handler_process+0x48>)
  400cee:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400cf0:	4005      	ands	r5, r0
  400cf2:	d013      	beq.n	400d1c <pio_handler_process+0x40>
  400cf4:	4c0c      	ldr	r4, [pc, #48]	; (400d28 <pio_handler_process+0x4c>)
  400cf6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400cfa:	e003      	b.n	400d04 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400cfc:	42b4      	cmp	r4, r6
  400cfe:	d00d      	beq.n	400d1c <pio_handler_process+0x40>
  400d00:	3410      	adds	r4, #16
		while (status != 0) {
  400d02:	b15d      	cbz	r5, 400d1c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d04:	6820      	ldr	r0, [r4, #0]
  400d06:	4540      	cmp	r0, r8
  400d08:	d1f8      	bne.n	400cfc <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d0a:	6861      	ldr	r1, [r4, #4]
  400d0c:	4229      	tst	r1, r5
  400d0e:	d0f5      	beq.n	400cfc <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d10:	68e3      	ldr	r3, [r4, #12]
  400d12:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400d14:	6863      	ldr	r3, [r4, #4]
  400d16:	ea25 0503 	bic.w	r5, r5, r3
  400d1a:	e7ef      	b.n	400cfc <pio_handler_process+0x20>
  400d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d20:	00400cd3 	.word	0x00400cd3
  400d24:	00400cd7 	.word	0x00400cd7
  400d28:	20400bf0 	.word	0x20400bf0

00400d2c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400d2e:	4c18      	ldr	r4, [pc, #96]	; (400d90 <pio_handler_set+0x64>)
  400d30:	6826      	ldr	r6, [r4, #0]
  400d32:	2e06      	cmp	r6, #6
  400d34:	d82a      	bhi.n	400d8c <pio_handler_set+0x60>
  400d36:	f04f 0c00 	mov.w	ip, #0
  400d3a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d3c:	4f15      	ldr	r7, [pc, #84]	; (400d94 <pio_handler_set+0x68>)
  400d3e:	e004      	b.n	400d4a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400d40:	3401      	adds	r4, #1
  400d42:	b2e4      	uxtb	r4, r4
  400d44:	46a4      	mov	ip, r4
  400d46:	42a6      	cmp	r6, r4
  400d48:	d309      	bcc.n	400d5e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400d4a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d4c:	0125      	lsls	r5, r4, #4
  400d4e:	597d      	ldr	r5, [r7, r5]
  400d50:	428d      	cmp	r5, r1
  400d52:	d1f5      	bne.n	400d40 <pio_handler_set+0x14>
  400d54:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400d58:	686d      	ldr	r5, [r5, #4]
  400d5a:	4295      	cmp	r5, r2
  400d5c:	d1f0      	bne.n	400d40 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400d5e:	4d0d      	ldr	r5, [pc, #52]	; (400d94 <pio_handler_set+0x68>)
  400d60:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400d64:	eb05 040e 	add.w	r4, r5, lr
  400d68:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400d6c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400d6e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400d70:	9906      	ldr	r1, [sp, #24]
  400d72:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400d74:	3601      	adds	r6, #1
  400d76:	4566      	cmp	r6, ip
  400d78:	d005      	beq.n	400d86 <pio_handler_set+0x5a>
  400d7a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400d7c:	461a      	mov	r2, r3
  400d7e:	4b06      	ldr	r3, [pc, #24]	; (400d98 <pio_handler_set+0x6c>)
  400d80:	4798      	blx	r3

	return 0;
  400d82:	2000      	movs	r0, #0
  400d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400d86:	4902      	ldr	r1, [pc, #8]	; (400d90 <pio_handler_set+0x64>)
  400d88:	600e      	str	r6, [r1, #0]
  400d8a:	e7f6      	b.n	400d7a <pio_handler_set+0x4e>
		return 1;
  400d8c:	2001      	movs	r0, #1
}
  400d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d90:	20400c60 	.word	0x20400c60
  400d94:	20400bf0 	.word	0x20400bf0
  400d98:	00400c9d 	.word	0x00400c9d

00400d9c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d9c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d9e:	210a      	movs	r1, #10
  400da0:	4801      	ldr	r0, [pc, #4]	; (400da8 <PIOA_Handler+0xc>)
  400da2:	4b02      	ldr	r3, [pc, #8]	; (400dac <PIOA_Handler+0x10>)
  400da4:	4798      	blx	r3
  400da6:	bd08      	pop	{r3, pc}
  400da8:	400e0e00 	.word	0x400e0e00
  400dac:	00400cdd 	.word	0x00400cdd

00400db0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400db0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400db2:	210b      	movs	r1, #11
  400db4:	4801      	ldr	r0, [pc, #4]	; (400dbc <PIOB_Handler+0xc>)
  400db6:	4b02      	ldr	r3, [pc, #8]	; (400dc0 <PIOB_Handler+0x10>)
  400db8:	4798      	blx	r3
  400dba:	bd08      	pop	{r3, pc}
  400dbc:	400e1000 	.word	0x400e1000
  400dc0:	00400cdd 	.word	0x00400cdd

00400dc4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400dc4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400dc6:	210c      	movs	r1, #12
  400dc8:	4801      	ldr	r0, [pc, #4]	; (400dd0 <PIOC_Handler+0xc>)
  400dca:	4b02      	ldr	r3, [pc, #8]	; (400dd4 <PIOC_Handler+0x10>)
  400dcc:	4798      	blx	r3
  400dce:	bd08      	pop	{r3, pc}
  400dd0:	400e1200 	.word	0x400e1200
  400dd4:	00400cdd 	.word	0x00400cdd

00400dd8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400dd8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400dda:	2110      	movs	r1, #16
  400ddc:	4801      	ldr	r0, [pc, #4]	; (400de4 <PIOD_Handler+0xc>)
  400dde:	4b02      	ldr	r3, [pc, #8]	; (400de8 <PIOD_Handler+0x10>)
  400de0:	4798      	blx	r3
  400de2:	bd08      	pop	{r3, pc}
  400de4:	400e1400 	.word	0x400e1400
  400de8:	00400cdd 	.word	0x00400cdd

00400dec <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400dec:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400dee:	2111      	movs	r1, #17
  400df0:	4801      	ldr	r0, [pc, #4]	; (400df8 <PIOE_Handler+0xc>)
  400df2:	4b02      	ldr	r3, [pc, #8]	; (400dfc <PIOE_Handler+0x10>)
  400df4:	4798      	blx	r3
  400df6:	bd08      	pop	{r3, pc}
  400df8:	400e1600 	.word	0x400e1600
  400dfc:	00400cdd 	.word	0x00400cdd

00400e00 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e00:	2803      	cmp	r0, #3
  400e02:	d011      	beq.n	400e28 <pmc_mck_set_division+0x28>
  400e04:	2804      	cmp	r0, #4
  400e06:	d012      	beq.n	400e2e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e08:	2802      	cmp	r0, #2
  400e0a:	bf0c      	ite	eq
  400e0c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400e10:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e12:	4a08      	ldr	r2, [pc, #32]	; (400e34 <pmc_mck_set_division+0x34>)
  400e14:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e1a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400e1c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e1e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e20:	f013 0f08 	tst.w	r3, #8
  400e24:	d0fb      	beq.n	400e1e <pmc_mck_set_division+0x1e>
}
  400e26:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e28:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e2c:	e7f1      	b.n	400e12 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e2e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e32:	e7ee      	b.n	400e12 <pmc_mck_set_division+0x12>
  400e34:	400e0600 	.word	0x400e0600

00400e38 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e38:	4a17      	ldr	r2, [pc, #92]	; (400e98 <pmc_switch_mck_to_pllack+0x60>)
  400e3a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e40:	4318      	orrs	r0, r3
  400e42:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e44:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e46:	f013 0f08 	tst.w	r3, #8
  400e4a:	d10a      	bne.n	400e62 <pmc_switch_mck_to_pllack+0x2a>
  400e4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e50:	4911      	ldr	r1, [pc, #68]	; (400e98 <pmc_switch_mck_to_pllack+0x60>)
  400e52:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e54:	f012 0f08 	tst.w	r2, #8
  400e58:	d103      	bne.n	400e62 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e5a:	3b01      	subs	r3, #1
  400e5c:	d1f9      	bne.n	400e52 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400e5e:	2001      	movs	r0, #1
  400e60:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400e62:	4a0d      	ldr	r2, [pc, #52]	; (400e98 <pmc_switch_mck_to_pllack+0x60>)
  400e64:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e66:	f023 0303 	bic.w	r3, r3, #3
  400e6a:	f043 0302 	orr.w	r3, r3, #2
  400e6e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e70:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e72:	f013 0f08 	tst.w	r3, #8
  400e76:	d10a      	bne.n	400e8e <pmc_switch_mck_to_pllack+0x56>
  400e78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e7c:	4906      	ldr	r1, [pc, #24]	; (400e98 <pmc_switch_mck_to_pllack+0x60>)
  400e7e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e80:	f012 0f08 	tst.w	r2, #8
  400e84:	d105      	bne.n	400e92 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e86:	3b01      	subs	r3, #1
  400e88:	d1f9      	bne.n	400e7e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400e8a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400e8c:	4770      	bx	lr
	return 0;
  400e8e:	2000      	movs	r0, #0
  400e90:	4770      	bx	lr
  400e92:	2000      	movs	r0, #0
  400e94:	4770      	bx	lr
  400e96:	bf00      	nop
  400e98:	400e0600 	.word	0x400e0600

00400e9c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e9c:	b9a0      	cbnz	r0, 400ec8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e9e:	480e      	ldr	r0, [pc, #56]	; (400ed8 <pmc_switch_mainck_to_xtal+0x3c>)
  400ea0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400ea2:	0209      	lsls	r1, r1, #8
  400ea4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400ea6:	4a0d      	ldr	r2, [pc, #52]	; (400edc <pmc_switch_mainck_to_xtal+0x40>)
  400ea8:	401a      	ands	r2, r3
  400eaa:	4b0d      	ldr	r3, [pc, #52]	; (400ee0 <pmc_switch_mainck_to_xtal+0x44>)
  400eac:	4313      	orrs	r3, r2
  400eae:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400eb0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400eb2:	4602      	mov	r2, r0
  400eb4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eb6:	f013 0f01 	tst.w	r3, #1
  400eba:	d0fb      	beq.n	400eb4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400ebc:	4a06      	ldr	r2, [pc, #24]	; (400ed8 <pmc_switch_mainck_to_xtal+0x3c>)
  400ebe:	6a11      	ldr	r1, [r2, #32]
  400ec0:	4b08      	ldr	r3, [pc, #32]	; (400ee4 <pmc_switch_mainck_to_xtal+0x48>)
  400ec2:	430b      	orrs	r3, r1
  400ec4:	6213      	str	r3, [r2, #32]
  400ec6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ec8:	4903      	ldr	r1, [pc, #12]	; (400ed8 <pmc_switch_mainck_to_xtal+0x3c>)
  400eca:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ecc:	4a06      	ldr	r2, [pc, #24]	; (400ee8 <pmc_switch_mainck_to_xtal+0x4c>)
  400ece:	401a      	ands	r2, r3
  400ed0:	4b06      	ldr	r3, [pc, #24]	; (400eec <pmc_switch_mainck_to_xtal+0x50>)
  400ed2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ed4:	620b      	str	r3, [r1, #32]
  400ed6:	4770      	bx	lr
  400ed8:	400e0600 	.word	0x400e0600
  400edc:	ffc8fffc 	.word	0xffc8fffc
  400ee0:	00370001 	.word	0x00370001
  400ee4:	01370000 	.word	0x01370000
  400ee8:	fec8fffc 	.word	0xfec8fffc
  400eec:	01370002 	.word	0x01370002

00400ef0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ef0:	4b02      	ldr	r3, [pc, #8]	; (400efc <pmc_osc_is_ready_mainck+0xc>)
  400ef2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ef4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop
  400efc:	400e0600 	.word	0x400e0600

00400f00 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f00:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f04:	4b01      	ldr	r3, [pc, #4]	; (400f0c <pmc_disable_pllack+0xc>)
  400f06:	629a      	str	r2, [r3, #40]	; 0x28
  400f08:	4770      	bx	lr
  400f0a:	bf00      	nop
  400f0c:	400e0600 	.word	0x400e0600

00400f10 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f10:	4b02      	ldr	r3, [pc, #8]	; (400f1c <pmc_is_locked_pllack+0xc>)
  400f12:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f14:	f000 0002 	and.w	r0, r0, #2
  400f18:	4770      	bx	lr
  400f1a:	bf00      	nop
  400f1c:	400e0600 	.word	0x400e0600

00400f20 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f20:	283f      	cmp	r0, #63	; 0x3f
  400f22:	d81e      	bhi.n	400f62 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f24:	281f      	cmp	r0, #31
  400f26:	d80c      	bhi.n	400f42 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f28:	4b11      	ldr	r3, [pc, #68]	; (400f70 <pmc_enable_periph_clk+0x50>)
  400f2a:	699a      	ldr	r2, [r3, #24]
  400f2c:	2301      	movs	r3, #1
  400f2e:	4083      	lsls	r3, r0
  400f30:	4393      	bics	r3, r2
  400f32:	d018      	beq.n	400f66 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f34:	2301      	movs	r3, #1
  400f36:	fa03 f000 	lsl.w	r0, r3, r0
  400f3a:	4b0d      	ldr	r3, [pc, #52]	; (400f70 <pmc_enable_periph_clk+0x50>)
  400f3c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f3e:	2000      	movs	r0, #0
  400f40:	4770      	bx	lr
		ul_id -= 32;
  400f42:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f44:	4b0a      	ldr	r3, [pc, #40]	; (400f70 <pmc_enable_periph_clk+0x50>)
  400f46:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f4a:	2301      	movs	r3, #1
  400f4c:	4083      	lsls	r3, r0
  400f4e:	4393      	bics	r3, r2
  400f50:	d00b      	beq.n	400f6a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f52:	2301      	movs	r3, #1
  400f54:	fa03 f000 	lsl.w	r0, r3, r0
  400f58:	4b05      	ldr	r3, [pc, #20]	; (400f70 <pmc_enable_periph_clk+0x50>)
  400f5a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400f5e:	2000      	movs	r0, #0
  400f60:	4770      	bx	lr
		return 1;
  400f62:	2001      	movs	r0, #1
  400f64:	4770      	bx	lr
	return 0;
  400f66:	2000      	movs	r0, #0
  400f68:	4770      	bx	lr
  400f6a:	2000      	movs	r0, #0
}
  400f6c:	4770      	bx	lr
  400f6e:	bf00      	nop
  400f70:	400e0600 	.word	0x400e0600

00400f74 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f74:	e7fe      	b.n	400f74 <Dummy_Handler>
	...

00400f78 <Reset_Handler>:
{
  400f78:	b500      	push	{lr}
  400f7a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400f7c:	4b25      	ldr	r3, [pc, #148]	; (401014 <Reset_Handler+0x9c>)
  400f7e:	4a26      	ldr	r2, [pc, #152]	; (401018 <Reset_Handler+0xa0>)
  400f80:	429a      	cmp	r2, r3
  400f82:	d010      	beq.n	400fa6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400f84:	4b25      	ldr	r3, [pc, #148]	; (40101c <Reset_Handler+0xa4>)
  400f86:	4a23      	ldr	r2, [pc, #140]	; (401014 <Reset_Handler+0x9c>)
  400f88:	429a      	cmp	r2, r3
  400f8a:	d20c      	bcs.n	400fa6 <Reset_Handler+0x2e>
  400f8c:	3b01      	subs	r3, #1
  400f8e:	1a9b      	subs	r3, r3, r2
  400f90:	f023 0303 	bic.w	r3, r3, #3
  400f94:	3304      	adds	r3, #4
  400f96:	4413      	add	r3, r2
  400f98:	491f      	ldr	r1, [pc, #124]	; (401018 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400f9a:	f851 0b04 	ldr.w	r0, [r1], #4
  400f9e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400fa2:	429a      	cmp	r2, r3
  400fa4:	d1f9      	bne.n	400f9a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400fa6:	4b1e      	ldr	r3, [pc, #120]	; (401020 <Reset_Handler+0xa8>)
  400fa8:	4a1e      	ldr	r2, [pc, #120]	; (401024 <Reset_Handler+0xac>)
  400faa:	429a      	cmp	r2, r3
  400fac:	d20a      	bcs.n	400fc4 <Reset_Handler+0x4c>
  400fae:	3b01      	subs	r3, #1
  400fb0:	1a9b      	subs	r3, r3, r2
  400fb2:	f023 0303 	bic.w	r3, r3, #3
  400fb6:	3304      	adds	r3, #4
  400fb8:	4413      	add	r3, r2
                *pDest++ = 0;
  400fba:	2100      	movs	r1, #0
  400fbc:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400fc0:	4293      	cmp	r3, r2
  400fc2:	d1fb      	bne.n	400fbc <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400fc4:	4a18      	ldr	r2, [pc, #96]	; (401028 <Reset_Handler+0xb0>)
  400fc6:	4b19      	ldr	r3, [pc, #100]	; (40102c <Reset_Handler+0xb4>)
  400fc8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400fcc:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400fce:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400fd2:	fab3 f383 	clz	r3, r3
  400fd6:	095b      	lsrs	r3, r3, #5
  400fd8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400fda:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400fdc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400fe0:	2200      	movs	r2, #0
  400fe2:	4b13      	ldr	r3, [pc, #76]	; (401030 <Reset_Handler+0xb8>)
  400fe4:	701a      	strb	r2, [r3, #0]
	return flags;
  400fe6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400fe8:	4a12      	ldr	r2, [pc, #72]	; (401034 <Reset_Handler+0xbc>)
  400fea:	6813      	ldr	r3, [r2, #0]
  400fec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400ff0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400ff2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ff6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400ffa:	b129      	cbz	r1, 401008 <Reset_Handler+0x90>
		cpu_irq_enable();
  400ffc:	2201      	movs	r2, #1
  400ffe:	4b0c      	ldr	r3, [pc, #48]	; (401030 <Reset_Handler+0xb8>)
  401000:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401002:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401006:	b662      	cpsie	i
        __libc_init_array();
  401008:	4b0b      	ldr	r3, [pc, #44]	; (401038 <Reset_Handler+0xc0>)
  40100a:	4798      	blx	r3
        main();
  40100c:	4b0b      	ldr	r3, [pc, #44]	; (40103c <Reset_Handler+0xc4>)
  40100e:	4798      	blx	r3
  401010:	e7fe      	b.n	401010 <Reset_Handler+0x98>
  401012:	bf00      	nop
  401014:	20400000 	.word	0x20400000
  401018:	00406aec 	.word	0x00406aec
  40101c:	204009d0 	.word	0x204009d0
  401020:	20400d4c 	.word	0x20400d4c
  401024:	204009d0 	.word	0x204009d0
  401028:	e000ed00 	.word	0xe000ed00
  40102c:	00400000 	.word	0x00400000
  401030:	20400018 	.word	0x20400018
  401034:	e000ed88 	.word	0xe000ed88
  401038:	00401c85 	.word	0x00401c85
  40103c:	00401341 	.word	0x00401341

00401040 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401040:	4b3b      	ldr	r3, [pc, #236]	; (401130 <SystemCoreClockUpdate+0xf0>)
  401042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401044:	f003 0303 	and.w	r3, r3, #3
  401048:	2b01      	cmp	r3, #1
  40104a:	d01d      	beq.n	401088 <SystemCoreClockUpdate+0x48>
  40104c:	b183      	cbz	r3, 401070 <SystemCoreClockUpdate+0x30>
  40104e:	2b02      	cmp	r3, #2
  401050:	d036      	beq.n	4010c0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401052:	4b37      	ldr	r3, [pc, #220]	; (401130 <SystemCoreClockUpdate+0xf0>)
  401054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401056:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40105a:	2b70      	cmp	r3, #112	; 0x70
  40105c:	d05f      	beq.n	40111e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40105e:	4b34      	ldr	r3, [pc, #208]	; (401130 <SystemCoreClockUpdate+0xf0>)
  401060:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401062:	4934      	ldr	r1, [pc, #208]	; (401134 <SystemCoreClockUpdate+0xf4>)
  401064:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401068:	680b      	ldr	r3, [r1, #0]
  40106a:	40d3      	lsrs	r3, r2
  40106c:	600b      	str	r3, [r1, #0]
  40106e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401070:	4b31      	ldr	r3, [pc, #196]	; (401138 <SystemCoreClockUpdate+0xf8>)
  401072:	695b      	ldr	r3, [r3, #20]
  401074:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401078:	bf14      	ite	ne
  40107a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40107e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401082:	4b2c      	ldr	r3, [pc, #176]	; (401134 <SystemCoreClockUpdate+0xf4>)
  401084:	601a      	str	r2, [r3, #0]
  401086:	e7e4      	b.n	401052 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401088:	4b29      	ldr	r3, [pc, #164]	; (401130 <SystemCoreClockUpdate+0xf0>)
  40108a:	6a1b      	ldr	r3, [r3, #32]
  40108c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401090:	d003      	beq.n	40109a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401092:	4a2a      	ldr	r2, [pc, #168]	; (40113c <SystemCoreClockUpdate+0xfc>)
  401094:	4b27      	ldr	r3, [pc, #156]	; (401134 <SystemCoreClockUpdate+0xf4>)
  401096:	601a      	str	r2, [r3, #0]
  401098:	e7db      	b.n	401052 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40109a:	4a29      	ldr	r2, [pc, #164]	; (401140 <SystemCoreClockUpdate+0x100>)
  40109c:	4b25      	ldr	r3, [pc, #148]	; (401134 <SystemCoreClockUpdate+0xf4>)
  40109e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010a0:	4b23      	ldr	r3, [pc, #140]	; (401130 <SystemCoreClockUpdate+0xf0>)
  4010a2:	6a1b      	ldr	r3, [r3, #32]
  4010a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010a8:	2b10      	cmp	r3, #16
  4010aa:	d005      	beq.n	4010b8 <SystemCoreClockUpdate+0x78>
  4010ac:	2b20      	cmp	r3, #32
  4010ae:	d1d0      	bne.n	401052 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4010b0:	4a22      	ldr	r2, [pc, #136]	; (40113c <SystemCoreClockUpdate+0xfc>)
  4010b2:	4b20      	ldr	r3, [pc, #128]	; (401134 <SystemCoreClockUpdate+0xf4>)
  4010b4:	601a      	str	r2, [r3, #0]
          break;
  4010b6:	e7cc      	b.n	401052 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4010b8:	4a22      	ldr	r2, [pc, #136]	; (401144 <SystemCoreClockUpdate+0x104>)
  4010ba:	4b1e      	ldr	r3, [pc, #120]	; (401134 <SystemCoreClockUpdate+0xf4>)
  4010bc:	601a      	str	r2, [r3, #0]
          break;
  4010be:	e7c8      	b.n	401052 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4010c0:	4b1b      	ldr	r3, [pc, #108]	; (401130 <SystemCoreClockUpdate+0xf0>)
  4010c2:	6a1b      	ldr	r3, [r3, #32]
  4010c4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010c8:	d016      	beq.n	4010f8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4010ca:	4a1c      	ldr	r2, [pc, #112]	; (40113c <SystemCoreClockUpdate+0xfc>)
  4010cc:	4b19      	ldr	r3, [pc, #100]	; (401134 <SystemCoreClockUpdate+0xf4>)
  4010ce:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4010d0:	4b17      	ldr	r3, [pc, #92]	; (401130 <SystemCoreClockUpdate+0xf0>)
  4010d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010d4:	f003 0303 	and.w	r3, r3, #3
  4010d8:	2b02      	cmp	r3, #2
  4010da:	d1ba      	bne.n	401052 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4010dc:	4a14      	ldr	r2, [pc, #80]	; (401130 <SystemCoreClockUpdate+0xf0>)
  4010de:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4010e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4010e2:	4814      	ldr	r0, [pc, #80]	; (401134 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4010e4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4010e8:	6803      	ldr	r3, [r0, #0]
  4010ea:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4010ee:	b2d2      	uxtb	r2, r2
  4010f0:	fbb3 f3f2 	udiv	r3, r3, r2
  4010f4:	6003      	str	r3, [r0, #0]
  4010f6:	e7ac      	b.n	401052 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010f8:	4a11      	ldr	r2, [pc, #68]	; (401140 <SystemCoreClockUpdate+0x100>)
  4010fa:	4b0e      	ldr	r3, [pc, #56]	; (401134 <SystemCoreClockUpdate+0xf4>)
  4010fc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010fe:	4b0c      	ldr	r3, [pc, #48]	; (401130 <SystemCoreClockUpdate+0xf0>)
  401100:	6a1b      	ldr	r3, [r3, #32]
  401102:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401106:	2b10      	cmp	r3, #16
  401108:	d005      	beq.n	401116 <SystemCoreClockUpdate+0xd6>
  40110a:	2b20      	cmp	r3, #32
  40110c:	d1e0      	bne.n	4010d0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40110e:	4a0b      	ldr	r2, [pc, #44]	; (40113c <SystemCoreClockUpdate+0xfc>)
  401110:	4b08      	ldr	r3, [pc, #32]	; (401134 <SystemCoreClockUpdate+0xf4>)
  401112:	601a      	str	r2, [r3, #0]
          break;
  401114:	e7dc      	b.n	4010d0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401116:	4a0b      	ldr	r2, [pc, #44]	; (401144 <SystemCoreClockUpdate+0x104>)
  401118:	4b06      	ldr	r3, [pc, #24]	; (401134 <SystemCoreClockUpdate+0xf4>)
  40111a:	601a      	str	r2, [r3, #0]
          break;
  40111c:	e7d8      	b.n	4010d0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40111e:	4a05      	ldr	r2, [pc, #20]	; (401134 <SystemCoreClockUpdate+0xf4>)
  401120:	6813      	ldr	r3, [r2, #0]
  401122:	4909      	ldr	r1, [pc, #36]	; (401148 <SystemCoreClockUpdate+0x108>)
  401124:	fba1 1303 	umull	r1, r3, r1, r3
  401128:	085b      	lsrs	r3, r3, #1
  40112a:	6013      	str	r3, [r2, #0]
  40112c:	4770      	bx	lr
  40112e:	bf00      	nop
  401130:	400e0600 	.word	0x400e0600
  401134:	2040001c 	.word	0x2040001c
  401138:	400e1810 	.word	0x400e1810
  40113c:	00b71b00 	.word	0x00b71b00
  401140:	003d0900 	.word	0x003d0900
  401144:	007a1200 	.word	0x007a1200
  401148:	aaaaaaab 	.word	0xaaaaaaab

0040114c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40114c:	4b16      	ldr	r3, [pc, #88]	; (4011a8 <system_init_flash+0x5c>)
  40114e:	4298      	cmp	r0, r3
  401150:	d913      	bls.n	40117a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401152:	4b16      	ldr	r3, [pc, #88]	; (4011ac <system_init_flash+0x60>)
  401154:	4298      	cmp	r0, r3
  401156:	d915      	bls.n	401184 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401158:	4b15      	ldr	r3, [pc, #84]	; (4011b0 <system_init_flash+0x64>)
  40115a:	4298      	cmp	r0, r3
  40115c:	d916      	bls.n	40118c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40115e:	4b15      	ldr	r3, [pc, #84]	; (4011b4 <system_init_flash+0x68>)
  401160:	4298      	cmp	r0, r3
  401162:	d917      	bls.n	401194 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401164:	4b14      	ldr	r3, [pc, #80]	; (4011b8 <system_init_flash+0x6c>)
  401166:	4298      	cmp	r0, r3
  401168:	d918      	bls.n	40119c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40116a:	4b14      	ldr	r3, [pc, #80]	; (4011bc <system_init_flash+0x70>)
  40116c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40116e:	bf94      	ite	ls
  401170:	4a13      	ldrls	r2, [pc, #76]	; (4011c0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401172:	4a14      	ldrhi	r2, [pc, #80]	; (4011c4 <system_init_flash+0x78>)
  401174:	4b14      	ldr	r3, [pc, #80]	; (4011c8 <system_init_flash+0x7c>)
  401176:	601a      	str	r2, [r3, #0]
  401178:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40117a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40117e:	4b12      	ldr	r3, [pc, #72]	; (4011c8 <system_init_flash+0x7c>)
  401180:	601a      	str	r2, [r3, #0]
  401182:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401184:	4a11      	ldr	r2, [pc, #68]	; (4011cc <system_init_flash+0x80>)
  401186:	4b10      	ldr	r3, [pc, #64]	; (4011c8 <system_init_flash+0x7c>)
  401188:	601a      	str	r2, [r3, #0]
  40118a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40118c:	4a10      	ldr	r2, [pc, #64]	; (4011d0 <system_init_flash+0x84>)
  40118e:	4b0e      	ldr	r3, [pc, #56]	; (4011c8 <system_init_flash+0x7c>)
  401190:	601a      	str	r2, [r3, #0]
  401192:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401194:	4a0f      	ldr	r2, [pc, #60]	; (4011d4 <system_init_flash+0x88>)
  401196:	4b0c      	ldr	r3, [pc, #48]	; (4011c8 <system_init_flash+0x7c>)
  401198:	601a      	str	r2, [r3, #0]
  40119a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40119c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4011a0:	4b09      	ldr	r3, [pc, #36]	; (4011c8 <system_init_flash+0x7c>)
  4011a2:	601a      	str	r2, [r3, #0]
  4011a4:	4770      	bx	lr
  4011a6:	bf00      	nop
  4011a8:	015ef3bf 	.word	0x015ef3bf
  4011ac:	02bde77f 	.word	0x02bde77f
  4011b0:	041cdb3f 	.word	0x041cdb3f
  4011b4:	057bceff 	.word	0x057bceff
  4011b8:	06dac2bf 	.word	0x06dac2bf
  4011bc:	0839b67f 	.word	0x0839b67f
  4011c0:	04000500 	.word	0x04000500
  4011c4:	04000600 	.word	0x04000600
  4011c8:	400e0c00 	.word	0x400e0c00
  4011cc:	04000100 	.word	0x04000100
  4011d0:	04000200 	.word	0x04000200
  4011d4:	04000300 	.word	0x04000300

004011d8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4011d8:	4b0a      	ldr	r3, [pc, #40]	; (401204 <_sbrk+0x2c>)
  4011da:	681b      	ldr	r3, [r3, #0]
  4011dc:	b153      	cbz	r3, 4011f4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4011de:	4b09      	ldr	r3, [pc, #36]	; (401204 <_sbrk+0x2c>)
  4011e0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4011e2:	181a      	adds	r2, r3, r0
  4011e4:	4908      	ldr	r1, [pc, #32]	; (401208 <_sbrk+0x30>)
  4011e6:	4291      	cmp	r1, r2
  4011e8:	db08      	blt.n	4011fc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4011ea:	4610      	mov	r0, r2
  4011ec:	4a05      	ldr	r2, [pc, #20]	; (401204 <_sbrk+0x2c>)
  4011ee:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4011f0:	4618      	mov	r0, r3
  4011f2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4011f4:	4a05      	ldr	r2, [pc, #20]	; (40120c <_sbrk+0x34>)
  4011f6:	4b03      	ldr	r3, [pc, #12]	; (401204 <_sbrk+0x2c>)
  4011f8:	601a      	str	r2, [r3, #0]
  4011fa:	e7f0      	b.n	4011de <_sbrk+0x6>
		return (caddr_t) -1;	
  4011fc:	f04f 30ff 	mov.w	r0, #4294967295
}
  401200:	4770      	bx	lr
  401202:	bf00      	nop
  401204:	20400c64 	.word	0x20400c64
  401208:	2045fffc 	.word	0x2045fffc
  40120c:	20402f50 	.word	0x20402f50

00401210 <signalCallback>:
	/** Muda o estado do LED (pisca) **/
	oled_flag = 1; 
}


void signalCallback(void) {
  401210:	b510      	push	{r4, lr}
	if(pio_get(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK)){
  401212:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401216:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40121a:	480c      	ldr	r0, [pc, #48]	; (40124c <signalCallback+0x3c>)
  40121c:	4b0c      	ldr	r3, [pc, #48]	; (401250 <signalCallback+0x40>)
  40121e:	4798      	blx	r3
  401220:	b970      	cbnz	r0, 401240 <signalCallback+0x30>
		tc_start(TC0, 0);
	} else {
		tc_stop(TC0, 0);
  401222:	4c0c      	ldr	r4, [pc, #48]	; (401254 <signalCallback+0x44>)
  401224:	2100      	movs	r1, #0
  401226:	4620      	mov	r0, r4
  401228:	4b0b      	ldr	r3, [pc, #44]	; (401258 <signalCallback+0x48>)
  40122a:	4798      	blx	r3
		counter_tc = tc_read_cv(TC0, 0);
  40122c:	2100      	movs	r1, #0
  40122e:	4620      	mov	r0, r4
  401230:	4b0a      	ldr	r3, [pc, #40]	; (40125c <signalCallback+0x4c>)
  401232:	4798      	blx	r3
  401234:	4b0a      	ldr	r3, [pc, #40]	; (401260 <signalCallback+0x50>)
  401236:	6018      	str	r0, [r3, #0]
		stop = 1;		
  401238:	2201      	movs	r2, #1
  40123a:	4b0a      	ldr	r3, [pc, #40]	; (401264 <signalCallback+0x54>)
  40123c:	701a      	strb	r2, [r3, #0]
  40123e:	bd10      	pop	{r4, pc}
		tc_start(TC0, 0);
  401240:	2100      	movs	r1, #0
  401242:	4804      	ldr	r0, [pc, #16]	; (401254 <signalCallback+0x44>)
  401244:	4b08      	ldr	r3, [pc, #32]	; (401268 <signalCallback+0x58>)
  401246:	4798      	blx	r3
  401248:	bd10      	pop	{r4, pc}
  40124a:	bf00      	nop
  40124c:	400e1400 	.word	0x400e1400
  401250:	00400b01 	.word	0x00400b01
  401254:	4000c000 	.word	0x4000c000
  401258:	00400319 	.word	0x00400319
  40125c:	00400321 	.word	0x00400321
  401260:	20400c68 	.word	0x20400c68
  401264:	20400c6d 	.word	0x20400c6d
  401268:	00400311 	.word	0x00400311

0040126c <TC_init>:
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  40126c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401270:	b085      	sub	sp, #20
  401272:	4606      	mov	r6, r0
  401274:	460c      	mov	r4, r1
  401276:	4617      	mov	r7, r2
  401278:	4698      	mov	r8, r3
	pmc_enable_periph_clk(ID_TC);
  40127a:	4608      	mov	r0, r1
  40127c:	4b1c      	ldr	r3, [pc, #112]	; (4012f0 <TC_init+0x84>)
  40127e:	4798      	blx	r3
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401280:	4d1c      	ldr	r5, [pc, #112]	; (4012f4 <TC_init+0x88>)
  401282:	9500      	str	r5, [sp, #0]
  401284:	ab02      	add	r3, sp, #8
  401286:	aa03      	add	r2, sp, #12
  401288:	4629      	mov	r1, r5
  40128a:	4640      	mov	r0, r8
  40128c:	f8df 9080 	ldr.w	r9, [pc, #128]	; 401310 <TC_init+0xa4>
  401290:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401292:	9a02      	ldr	r2, [sp, #8]
  401294:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401298:	4639      	mov	r1, r7
  40129a:	4630      	mov	r0, r6
  40129c:	4b16      	ldr	r3, [pc, #88]	; (4012f8 <TC_init+0x8c>)
  40129e:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4012a0:	9a03      	ldr	r2, [sp, #12]
  4012a2:	fbb5 f2f2 	udiv	r2, r5, r2
  4012a6:	fbb2 f2f8 	udiv	r2, r2, r8
  4012aa:	4639      	mov	r1, r7
  4012ac:	4630      	mov	r0, r6
  4012ae:	4b13      	ldr	r3, [pc, #76]	; (4012fc <TC_init+0x90>)
  4012b0:	4798      	blx	r3
	NVIC_SetPriority(ID_TC, 4);
  4012b2:	b263      	sxtb	r3, r4
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  4012b4:	2b00      	cmp	r3, #0
  4012b6:	db13      	blt.n	4012e0 <TC_init+0x74>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4012b8:	4a11      	ldr	r2, [pc, #68]	; (401300 <TC_init+0x94>)
  4012ba:	2180      	movs	r1, #128	; 0x80
  4012bc:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4012be:	095b      	lsrs	r3, r3, #5
  4012c0:	f004 041f 	and.w	r4, r4, #31
  4012c4:	2201      	movs	r2, #1
  4012c6:	fa02 f404 	lsl.w	r4, r2, r4
  4012ca:	4a0e      	ldr	r2, [pc, #56]	; (401304 <TC_init+0x98>)
  4012cc:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4012d0:	2210      	movs	r2, #16
  4012d2:	4639      	mov	r1, r7
  4012d4:	4630      	mov	r0, r6
  4012d6:	4b0c      	ldr	r3, [pc, #48]	; (401308 <TC_init+0x9c>)
  4012d8:	4798      	blx	r3
}
  4012da:	b005      	add	sp, #20
  4012dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4012e0:	f004 010f 	and.w	r1, r4, #15
  4012e4:	4a09      	ldr	r2, [pc, #36]	; (40130c <TC_init+0xa0>)
  4012e6:	440a      	add	r2, r1
  4012e8:	2180      	movs	r1, #128	; 0x80
  4012ea:	7611      	strb	r1, [r2, #24]
  4012ec:	e7e7      	b.n	4012be <TC_init+0x52>
  4012ee:	bf00      	nop
  4012f0:	00400f21 	.word	0x00400f21
  4012f4:	11e1a300 	.word	0x11e1a300
  4012f8:	004002f7 	.word	0x004002f7
  4012fc:	00400329 	.word	0x00400329
  401300:	e000e400 	.word	0xe000e400
  401304:	e000e100 	.word	0xe000e100
  401308:	00400331 	.word	0x00400331
  40130c:	e000ecfc 	.word	0xe000ecfc
  401310:	00400341 	.word	0x00400341

00401314 <TC3_Handler>:
void TC3_Handler(void) {
  401314:	b500      	push	{lr}
  401316:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC1, 0);
  401318:	2100      	movs	r1, #0
  40131a:	4805      	ldr	r0, [pc, #20]	; (401330 <TC3_Handler+0x1c>)
  40131c:	4b05      	ldr	r3, [pc, #20]	; (401334 <TC3_Handler+0x20>)
  40131e:	4798      	blx	r3
  401320:	9001      	str	r0, [sp, #4]
	oled_flag = 1; 
  401322:	2201      	movs	r2, #1
  401324:	4b04      	ldr	r3, [pc, #16]	; (401338 <TC3_Handler+0x24>)
  401326:	701a      	strb	r2, [r3, #0]
}
  401328:	b003      	add	sp, #12
  40132a:	f85d fb04 	ldr.w	pc, [sp], #4
  40132e:	bf00      	nop
  401330:	40010000 	.word	0x40010000
  401334:	00400339 	.word	0x00400339
  401338:	20400c6c 	.word	0x20400c6c
  40133c:	00000000 	.word	0x00000000

00401340 <main>:
	}
}


int main (void)
{
  401340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401344:	b082      	sub	sp, #8
	board_init();
  401346:	4b48      	ldr	r3, [pc, #288]	; (401468 <main+0x128>)
  401348:	4798      	blx	r3
	sysclk_init();
  40134a:	4b48      	ldr	r3, [pc, #288]	; (40146c <main+0x12c>)
  40134c:	4798      	blx	r3
	
	pmc_enable_periph_clk(TRIGGER_PIO_ID);
  40134e:	200a      	movs	r0, #10
  401350:	4c47      	ldr	r4, [pc, #284]	; (401470 <main+0x130>)
  401352:	47a0      	blx	r4
	pmc_enable_periph_clk(ECHO_PIO_ID);
  401354:	2010      	movs	r0, #16
  401356:	47a0      	blx	r4
	
	pio_set_output(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK, 0, 0, 0);
  401358:	2400      	movs	r4, #0
  40135a:	9400      	str	r4, [sp, #0]
  40135c:	4623      	mov	r3, r4
  40135e:	4622      	mov	r2, r4
  401360:	2140      	movs	r1, #64	; 0x40
  401362:	4844      	ldr	r0, [pc, #272]	; (401474 <main+0x134>)
  401364:	4d44      	ldr	r5, [pc, #272]	; (401478 <main+0x138>)
  401366:	47a8      	blx	r5
	pio_set_input(ECHO_PIO, ECHO_PIO_IDX_MASK, 0);
  401368:	4d44      	ldr	r5, [pc, #272]	; (40147c <main+0x13c>)
  40136a:	4622      	mov	r2, r4
  40136c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401370:	4628      	mov	r0, r5
  401372:	4b43      	ldr	r3, [pc, #268]	; (401480 <main+0x140>)
  401374:	4798      	blx	r3
	
	pio_handler_set(
  401376:	4b43      	ldr	r3, [pc, #268]	; (401484 <main+0x144>)
  401378:	9300      	str	r3, [sp, #0]
  40137a:	2340      	movs	r3, #64	; 0x40
  40137c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401380:	2110      	movs	r1, #16
  401382:	4628      	mov	r0, r5
  401384:	4e40      	ldr	r6, [pc, #256]	; (401488 <main+0x148>)
  401386:	47b0      	blx	r6
		ECHO_PIO_IDX_MASK,
		PIO_IT_EDGE,
		signalCallback
	);
	
	pio_enable_interrupt(ECHO_PIO, ECHO_PIO_IDX_MASK);
  401388:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40138c:	4628      	mov	r0, r5
  40138e:	4b3f      	ldr	r3, [pc, #252]	; (40148c <main+0x14c>)
  401390:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401392:	4b3f      	ldr	r3, [pc, #252]	; (401490 <main+0x150>)
  401394:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401398:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40139a:	2280      	movs	r2, #128	; 0x80
  40139c:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310

	NVIC_EnableIRQ(ECHO_PIO_ID);
	NVIC_SetPriority(ECHO_PIO_ID, 4);
	
	gfx_mono_ssd1306_init();
  4013a0:	4b3c      	ldr	r3, [pc, #240]	; (401494 <main+0x154>)
  4013a2:	4798      	blx	r3
	
	TC_init(TC0, ID_TC0, 0, 42);
  4013a4:	232a      	movs	r3, #42	; 0x2a
  4013a6:	4622      	mov	r2, r4
  4013a8:	2117      	movs	r1, #23
  4013aa:	483b      	ldr	r0, [pc, #236]	; (401498 <main+0x158>)
  4013ac:	4e3b      	ldr	r6, [pc, #236]	; (40149c <main+0x15c>)
  4013ae:	47b0      	blx	r6
	
	TC_init(TC1, ID_TC3, 0, 4);
  4013b0:	4d3b      	ldr	r5, [pc, #236]	; (4014a0 <main+0x160>)
  4013b2:	2304      	movs	r3, #4
  4013b4:	4622      	mov	r2, r4
  4013b6:	211a      	movs	r1, #26
  4013b8:	4628      	mov	r0, r5
  4013ba:	47b0      	blx	r6
	tc_start(TC1, 0);
  4013bc:	4621      	mov	r1, r4
  4013be:	4628      	mov	r0, r5
  4013c0:	4b38      	ldr	r3, [pc, #224]	; (4014a4 <main+0x164>)
  4013c2:	4798      	blx	r3
	
	double distance = 0;
  4013c4:	ed9f 7b26 	vldr	d7, [pc, #152]	; 401460 <main+0x120>
  4013c8:	ec59 8b17 	vmov	r8, r9, d7
  /* Insert application code here, after the board has been initialized. */
	while(1) {
		//pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
		
		if (start) {
			pio_set(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
  4013cc:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 401474 <main+0x134>
		if (start) {
  4013d0:	4b35      	ldr	r3, [pc, #212]	; (4014a8 <main+0x168>)
  4013d2:	781b      	ldrb	r3, [r3, #0]
  4013d4:	2b00      	cmp	r3, #0
  4013d6:	d131      	bne.n	40143c <main+0xfc>
			pio_clear(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
			
			start = 0;
		}
		
		if (stop) {
  4013d8:	4b34      	ldr	r3, [pc, #208]	; (4014ac <main+0x16c>)
  4013da:	781b      	ldrb	r3, [r3, #0]
  4013dc:	b19b      	cbz	r3, 401406 <main+0xc6>
			time = (double) counter_tc / 32000.0;
  4013de:	4b34      	ldr	r3, [pc, #208]	; (4014b0 <main+0x170>)
  4013e0:	6818      	ldr	r0, [r3, #0]
  4013e2:	4b34      	ldr	r3, [pc, #208]	; (4014b4 <main+0x174>)
  4013e4:	4798      	blx	r3
  4013e6:	2200      	movs	r2, #0
  4013e8:	4b33      	ldr	r3, [pc, #204]	; (4014b8 <main+0x178>)
  4013ea:	4c34      	ldr	r4, [pc, #208]	; (4014bc <main+0x17c>)
  4013ec:	47a0      	blx	r4
			distance = time * 170;
  4013ee:	2200      	movs	r2, #0
  4013f0:	4b33      	ldr	r3, [pc, #204]	; (4014c0 <main+0x180>)
  4013f2:	4c34      	ldr	r4, [pc, #208]	; (4014c4 <main+0x184>)
  4013f4:	47a0      	blx	r4
  4013f6:	4680      	mov	r8, r0
  4013f8:	4689      	mov	r9, r1
			
			stop = 0;
  4013fa:	2200      	movs	r2, #0
  4013fc:	4b2b      	ldr	r3, [pc, #172]	; (4014ac <main+0x16c>)
  4013fe:	701a      	strb	r2, [r3, #0]
			start = 1;
  401400:	2201      	movs	r2, #1
  401402:	4b29      	ldr	r3, [pc, #164]	; (4014a8 <main+0x168>)
  401404:	701a      	strb	r2, [r3, #0]
		}
		
		if (oled_flag) {
  401406:	4b30      	ldr	r3, [pc, #192]	; (4014c8 <main+0x188>)
  401408:	781b      	ldrb	r3, [r3, #0]
  40140a:	2b00      	cmp	r3, #0
  40140c:	d0e0      	beq.n	4013d0 <main+0x90>
			gfx_mono_draw_string("           ", 0, 0, &sysfont);
  40140e:	4e2f      	ldr	r6, [pc, #188]	; (4014cc <main+0x18c>)
  401410:	4633      	mov	r3, r6
  401412:	2200      	movs	r2, #0
  401414:	4611      	mov	r1, r2
  401416:	482e      	ldr	r0, [pc, #184]	; (4014d0 <main+0x190>)
  401418:	4c2e      	ldr	r4, [pc, #184]	; (4014d4 <main+0x194>)
  40141a:	47a0      	blx	r4
			sprintf(str, "%lf", distance);
  40141c:	4d2e      	ldr	r5, [pc, #184]	; (4014d8 <main+0x198>)
  40141e:	4642      	mov	r2, r8
  401420:	464b      	mov	r3, r9
  401422:	492e      	ldr	r1, [pc, #184]	; (4014dc <main+0x19c>)
  401424:	4628      	mov	r0, r5
  401426:	4f2e      	ldr	r7, [pc, #184]	; (4014e0 <main+0x1a0>)
  401428:	47b8      	blx	r7
			gfx_mono_draw_string(str, 0,0, &sysfont);
  40142a:	4633      	mov	r3, r6
  40142c:	2200      	movs	r2, #0
  40142e:	4611      	mov	r1, r2
  401430:	4628      	mov	r0, r5
  401432:	47a0      	blx	r4
			
			oled_flag = 0;
  401434:	2200      	movs	r2, #0
  401436:	4b24      	ldr	r3, [pc, #144]	; (4014c8 <main+0x188>)
  401438:	701a      	strb	r2, [r3, #0]
  40143a:	e7c9      	b.n	4013d0 <main+0x90>
			pio_set(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
  40143c:	2140      	movs	r1, #64	; 0x40
  40143e:	4650      	mov	r0, sl
  401440:	4b28      	ldr	r3, [pc, #160]	; (4014e4 <main+0x1a4>)
  401442:	4798      	blx	r3
			delay_us(10);
  401444:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401448:	4b27      	ldr	r3, [pc, #156]	; (4014e8 <main+0x1a8>)
  40144a:	4798      	blx	r3
			pio_clear(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
  40144c:	2140      	movs	r1, #64	; 0x40
  40144e:	4650      	mov	r0, sl
  401450:	4b26      	ldr	r3, [pc, #152]	; (4014ec <main+0x1ac>)
  401452:	4798      	blx	r3
			start = 0;
  401454:	2200      	movs	r2, #0
  401456:	4b14      	ldr	r3, [pc, #80]	; (4014a8 <main+0x168>)
  401458:	701a      	strb	r2, [r3, #0]
  40145a:	e7bd      	b.n	4013d8 <main+0x98>
  40145c:	f3af 8000 	nop.w
	...
  401468:	004009b9 	.word	0x004009b9
  40146c:	00400949 	.word	0x00400949
  401470:	00400f21 	.word	0x00400f21
  401474:	400e0e00 	.word	0x400e0e00
  401478:	00400be3 	.word	0x00400be3
  40147c:	400e1400 	.word	0x400e1400
  401480:	00400bad 	.word	0x00400bad
  401484:	00401211 	.word	0x00401211
  401488:	00400d2d 	.word	0x00400d2d
  40148c:	00400ccf 	.word	0x00400ccf
  401490:	e000e100 	.word	0xe000e100
  401494:	00400629 	.word	0x00400629
  401498:	4000c000 	.word	0x4000c000
  40149c:	0040126d 	.word	0x0040126d
  4014a0:	40010000 	.word	0x40010000
  4014a4:	00400311 	.word	0x00400311
  4014a8:	20400020 	.word	0x20400020
  4014ac:	20400c6d 	.word	0x20400c6d
  4014b0:	20400c68 	.word	0x20400c68
  4014b4:	00401795 	.word	0x00401795
  4014b8:	40df4000 	.word	0x40df4000
  4014bc:	00401ab5 	.word	0x00401ab5
  4014c0:	40654000 	.word	0x40654000
  4014c4:	00401861 	.word	0x00401861
  4014c8:	20400c6c 	.word	0x20400c6c
  4014cc:	2040000c 	.word	0x2040000c
  4014d0:	00406828 	.word	0x00406828
  4014d4:	00400591 	.word	0x00400591
  4014d8:	20400ca4 	.word	0x20400ca4
  4014dc:	00406834 	.word	0x00406834
  4014e0:	00401d71 	.word	0x00401d71
  4014e4:	00400af9 	.word	0x00400af9
  4014e8:	20400001 	.word	0x20400001
  4014ec:	00400afd 	.word	0x00400afd

004014f0 <__aeabi_drsub>:
  4014f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4014f4:	e002      	b.n	4014fc <__adddf3>
  4014f6:	bf00      	nop

004014f8 <__aeabi_dsub>:
  4014f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004014fc <__adddf3>:
  4014fc:	b530      	push	{r4, r5, lr}
  4014fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401502:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401506:	ea94 0f05 	teq	r4, r5
  40150a:	bf08      	it	eq
  40150c:	ea90 0f02 	teqeq	r0, r2
  401510:	bf1f      	itttt	ne
  401512:	ea54 0c00 	orrsne.w	ip, r4, r0
  401516:	ea55 0c02 	orrsne.w	ip, r5, r2
  40151a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40151e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401522:	f000 80e2 	beq.w	4016ea <__adddf3+0x1ee>
  401526:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40152a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40152e:	bfb8      	it	lt
  401530:	426d      	neglt	r5, r5
  401532:	dd0c      	ble.n	40154e <__adddf3+0x52>
  401534:	442c      	add	r4, r5
  401536:	ea80 0202 	eor.w	r2, r0, r2
  40153a:	ea81 0303 	eor.w	r3, r1, r3
  40153e:	ea82 0000 	eor.w	r0, r2, r0
  401542:	ea83 0101 	eor.w	r1, r3, r1
  401546:	ea80 0202 	eor.w	r2, r0, r2
  40154a:	ea81 0303 	eor.w	r3, r1, r3
  40154e:	2d36      	cmp	r5, #54	; 0x36
  401550:	bf88      	it	hi
  401552:	bd30      	pophi	{r4, r5, pc}
  401554:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401558:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40155c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401560:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401564:	d002      	beq.n	40156c <__adddf3+0x70>
  401566:	4240      	negs	r0, r0
  401568:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40156c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401570:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401574:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401578:	d002      	beq.n	401580 <__adddf3+0x84>
  40157a:	4252      	negs	r2, r2
  40157c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401580:	ea94 0f05 	teq	r4, r5
  401584:	f000 80a7 	beq.w	4016d6 <__adddf3+0x1da>
  401588:	f1a4 0401 	sub.w	r4, r4, #1
  40158c:	f1d5 0e20 	rsbs	lr, r5, #32
  401590:	db0d      	blt.n	4015ae <__adddf3+0xb2>
  401592:	fa02 fc0e 	lsl.w	ip, r2, lr
  401596:	fa22 f205 	lsr.w	r2, r2, r5
  40159a:	1880      	adds	r0, r0, r2
  40159c:	f141 0100 	adc.w	r1, r1, #0
  4015a0:	fa03 f20e 	lsl.w	r2, r3, lr
  4015a4:	1880      	adds	r0, r0, r2
  4015a6:	fa43 f305 	asr.w	r3, r3, r5
  4015aa:	4159      	adcs	r1, r3
  4015ac:	e00e      	b.n	4015cc <__adddf3+0xd0>
  4015ae:	f1a5 0520 	sub.w	r5, r5, #32
  4015b2:	f10e 0e20 	add.w	lr, lr, #32
  4015b6:	2a01      	cmp	r2, #1
  4015b8:	fa03 fc0e 	lsl.w	ip, r3, lr
  4015bc:	bf28      	it	cs
  4015be:	f04c 0c02 	orrcs.w	ip, ip, #2
  4015c2:	fa43 f305 	asr.w	r3, r3, r5
  4015c6:	18c0      	adds	r0, r0, r3
  4015c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4015cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4015d0:	d507      	bpl.n	4015e2 <__adddf3+0xe6>
  4015d2:	f04f 0e00 	mov.w	lr, #0
  4015d6:	f1dc 0c00 	rsbs	ip, ip, #0
  4015da:	eb7e 0000 	sbcs.w	r0, lr, r0
  4015de:	eb6e 0101 	sbc.w	r1, lr, r1
  4015e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4015e6:	d31b      	bcc.n	401620 <__adddf3+0x124>
  4015e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4015ec:	d30c      	bcc.n	401608 <__adddf3+0x10c>
  4015ee:	0849      	lsrs	r1, r1, #1
  4015f0:	ea5f 0030 	movs.w	r0, r0, rrx
  4015f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4015f8:	f104 0401 	add.w	r4, r4, #1
  4015fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401600:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401604:	f080 809a 	bcs.w	40173c <__adddf3+0x240>
  401608:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40160c:	bf08      	it	eq
  40160e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401612:	f150 0000 	adcs.w	r0, r0, #0
  401616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40161a:	ea41 0105 	orr.w	r1, r1, r5
  40161e:	bd30      	pop	{r4, r5, pc}
  401620:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401624:	4140      	adcs	r0, r0
  401626:	eb41 0101 	adc.w	r1, r1, r1
  40162a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40162e:	f1a4 0401 	sub.w	r4, r4, #1
  401632:	d1e9      	bne.n	401608 <__adddf3+0x10c>
  401634:	f091 0f00 	teq	r1, #0
  401638:	bf04      	itt	eq
  40163a:	4601      	moveq	r1, r0
  40163c:	2000      	moveq	r0, #0
  40163e:	fab1 f381 	clz	r3, r1
  401642:	bf08      	it	eq
  401644:	3320      	addeq	r3, #32
  401646:	f1a3 030b 	sub.w	r3, r3, #11
  40164a:	f1b3 0220 	subs.w	r2, r3, #32
  40164e:	da0c      	bge.n	40166a <__adddf3+0x16e>
  401650:	320c      	adds	r2, #12
  401652:	dd08      	ble.n	401666 <__adddf3+0x16a>
  401654:	f102 0c14 	add.w	ip, r2, #20
  401658:	f1c2 020c 	rsb	r2, r2, #12
  40165c:	fa01 f00c 	lsl.w	r0, r1, ip
  401660:	fa21 f102 	lsr.w	r1, r1, r2
  401664:	e00c      	b.n	401680 <__adddf3+0x184>
  401666:	f102 0214 	add.w	r2, r2, #20
  40166a:	bfd8      	it	le
  40166c:	f1c2 0c20 	rsble	ip, r2, #32
  401670:	fa01 f102 	lsl.w	r1, r1, r2
  401674:	fa20 fc0c 	lsr.w	ip, r0, ip
  401678:	bfdc      	itt	le
  40167a:	ea41 010c 	orrle.w	r1, r1, ip
  40167e:	4090      	lslle	r0, r2
  401680:	1ae4      	subs	r4, r4, r3
  401682:	bfa2      	ittt	ge
  401684:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401688:	4329      	orrge	r1, r5
  40168a:	bd30      	popge	{r4, r5, pc}
  40168c:	ea6f 0404 	mvn.w	r4, r4
  401690:	3c1f      	subs	r4, #31
  401692:	da1c      	bge.n	4016ce <__adddf3+0x1d2>
  401694:	340c      	adds	r4, #12
  401696:	dc0e      	bgt.n	4016b6 <__adddf3+0x1ba>
  401698:	f104 0414 	add.w	r4, r4, #20
  40169c:	f1c4 0220 	rsb	r2, r4, #32
  4016a0:	fa20 f004 	lsr.w	r0, r0, r4
  4016a4:	fa01 f302 	lsl.w	r3, r1, r2
  4016a8:	ea40 0003 	orr.w	r0, r0, r3
  4016ac:	fa21 f304 	lsr.w	r3, r1, r4
  4016b0:	ea45 0103 	orr.w	r1, r5, r3
  4016b4:	bd30      	pop	{r4, r5, pc}
  4016b6:	f1c4 040c 	rsb	r4, r4, #12
  4016ba:	f1c4 0220 	rsb	r2, r4, #32
  4016be:	fa20 f002 	lsr.w	r0, r0, r2
  4016c2:	fa01 f304 	lsl.w	r3, r1, r4
  4016c6:	ea40 0003 	orr.w	r0, r0, r3
  4016ca:	4629      	mov	r1, r5
  4016cc:	bd30      	pop	{r4, r5, pc}
  4016ce:	fa21 f004 	lsr.w	r0, r1, r4
  4016d2:	4629      	mov	r1, r5
  4016d4:	bd30      	pop	{r4, r5, pc}
  4016d6:	f094 0f00 	teq	r4, #0
  4016da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4016de:	bf06      	itte	eq
  4016e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4016e4:	3401      	addeq	r4, #1
  4016e6:	3d01      	subne	r5, #1
  4016e8:	e74e      	b.n	401588 <__adddf3+0x8c>
  4016ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4016ee:	bf18      	it	ne
  4016f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4016f4:	d029      	beq.n	40174a <__adddf3+0x24e>
  4016f6:	ea94 0f05 	teq	r4, r5
  4016fa:	bf08      	it	eq
  4016fc:	ea90 0f02 	teqeq	r0, r2
  401700:	d005      	beq.n	40170e <__adddf3+0x212>
  401702:	ea54 0c00 	orrs.w	ip, r4, r0
  401706:	bf04      	itt	eq
  401708:	4619      	moveq	r1, r3
  40170a:	4610      	moveq	r0, r2
  40170c:	bd30      	pop	{r4, r5, pc}
  40170e:	ea91 0f03 	teq	r1, r3
  401712:	bf1e      	ittt	ne
  401714:	2100      	movne	r1, #0
  401716:	2000      	movne	r0, #0
  401718:	bd30      	popne	{r4, r5, pc}
  40171a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40171e:	d105      	bne.n	40172c <__adddf3+0x230>
  401720:	0040      	lsls	r0, r0, #1
  401722:	4149      	adcs	r1, r1
  401724:	bf28      	it	cs
  401726:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40172a:	bd30      	pop	{r4, r5, pc}
  40172c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401730:	bf3c      	itt	cc
  401732:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401736:	bd30      	popcc	{r4, r5, pc}
  401738:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40173c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401740:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401744:	f04f 0000 	mov.w	r0, #0
  401748:	bd30      	pop	{r4, r5, pc}
  40174a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40174e:	bf1a      	itte	ne
  401750:	4619      	movne	r1, r3
  401752:	4610      	movne	r0, r2
  401754:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401758:	bf1c      	itt	ne
  40175a:	460b      	movne	r3, r1
  40175c:	4602      	movne	r2, r0
  40175e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401762:	bf06      	itte	eq
  401764:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401768:	ea91 0f03 	teqeq	r1, r3
  40176c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401770:	bd30      	pop	{r4, r5, pc}
  401772:	bf00      	nop

00401774 <__aeabi_ui2d>:
  401774:	f090 0f00 	teq	r0, #0
  401778:	bf04      	itt	eq
  40177a:	2100      	moveq	r1, #0
  40177c:	4770      	bxeq	lr
  40177e:	b530      	push	{r4, r5, lr}
  401780:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401784:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401788:	f04f 0500 	mov.w	r5, #0
  40178c:	f04f 0100 	mov.w	r1, #0
  401790:	e750      	b.n	401634 <__adddf3+0x138>
  401792:	bf00      	nop

00401794 <__aeabi_i2d>:
  401794:	f090 0f00 	teq	r0, #0
  401798:	bf04      	itt	eq
  40179a:	2100      	moveq	r1, #0
  40179c:	4770      	bxeq	lr
  40179e:	b530      	push	{r4, r5, lr}
  4017a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4017a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4017a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4017ac:	bf48      	it	mi
  4017ae:	4240      	negmi	r0, r0
  4017b0:	f04f 0100 	mov.w	r1, #0
  4017b4:	e73e      	b.n	401634 <__adddf3+0x138>
  4017b6:	bf00      	nop

004017b8 <__aeabi_f2d>:
  4017b8:	0042      	lsls	r2, r0, #1
  4017ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4017be:	ea4f 0131 	mov.w	r1, r1, rrx
  4017c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4017c6:	bf1f      	itttt	ne
  4017c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4017cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4017d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4017d4:	4770      	bxne	lr
  4017d6:	f092 0f00 	teq	r2, #0
  4017da:	bf14      	ite	ne
  4017dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4017e0:	4770      	bxeq	lr
  4017e2:	b530      	push	{r4, r5, lr}
  4017e4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4017e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4017ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4017f0:	e720      	b.n	401634 <__adddf3+0x138>
  4017f2:	bf00      	nop

004017f4 <__aeabi_ul2d>:
  4017f4:	ea50 0201 	orrs.w	r2, r0, r1
  4017f8:	bf08      	it	eq
  4017fa:	4770      	bxeq	lr
  4017fc:	b530      	push	{r4, r5, lr}
  4017fe:	f04f 0500 	mov.w	r5, #0
  401802:	e00a      	b.n	40181a <__aeabi_l2d+0x16>

00401804 <__aeabi_l2d>:
  401804:	ea50 0201 	orrs.w	r2, r0, r1
  401808:	bf08      	it	eq
  40180a:	4770      	bxeq	lr
  40180c:	b530      	push	{r4, r5, lr}
  40180e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401812:	d502      	bpl.n	40181a <__aeabi_l2d+0x16>
  401814:	4240      	negs	r0, r0
  401816:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40181a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40181e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401822:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401826:	f43f aedc 	beq.w	4015e2 <__adddf3+0xe6>
  40182a:	f04f 0203 	mov.w	r2, #3
  40182e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401832:	bf18      	it	ne
  401834:	3203      	addne	r2, #3
  401836:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40183a:	bf18      	it	ne
  40183c:	3203      	addne	r2, #3
  40183e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401842:	f1c2 0320 	rsb	r3, r2, #32
  401846:	fa00 fc03 	lsl.w	ip, r0, r3
  40184a:	fa20 f002 	lsr.w	r0, r0, r2
  40184e:	fa01 fe03 	lsl.w	lr, r1, r3
  401852:	ea40 000e 	orr.w	r0, r0, lr
  401856:	fa21 f102 	lsr.w	r1, r1, r2
  40185a:	4414      	add	r4, r2
  40185c:	e6c1      	b.n	4015e2 <__adddf3+0xe6>
  40185e:	bf00      	nop

00401860 <__aeabi_dmul>:
  401860:	b570      	push	{r4, r5, r6, lr}
  401862:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401866:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40186a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40186e:	bf1d      	ittte	ne
  401870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401874:	ea94 0f0c 	teqne	r4, ip
  401878:	ea95 0f0c 	teqne	r5, ip
  40187c:	f000 f8de 	bleq	401a3c <__aeabi_dmul+0x1dc>
  401880:	442c      	add	r4, r5
  401882:	ea81 0603 	eor.w	r6, r1, r3
  401886:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40188a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40188e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401892:	bf18      	it	ne
  401894:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40189c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4018a0:	d038      	beq.n	401914 <__aeabi_dmul+0xb4>
  4018a2:	fba0 ce02 	umull	ip, lr, r0, r2
  4018a6:	f04f 0500 	mov.w	r5, #0
  4018aa:	fbe1 e502 	umlal	lr, r5, r1, r2
  4018ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4018b2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4018b6:	f04f 0600 	mov.w	r6, #0
  4018ba:	fbe1 5603 	umlal	r5, r6, r1, r3
  4018be:	f09c 0f00 	teq	ip, #0
  4018c2:	bf18      	it	ne
  4018c4:	f04e 0e01 	orrne.w	lr, lr, #1
  4018c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4018cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4018d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4018d4:	d204      	bcs.n	4018e0 <__aeabi_dmul+0x80>
  4018d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4018da:	416d      	adcs	r5, r5
  4018dc:	eb46 0606 	adc.w	r6, r6, r6
  4018e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4018e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4018e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4018ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4018f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4018f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4018f8:	bf88      	it	hi
  4018fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4018fe:	d81e      	bhi.n	40193e <__aeabi_dmul+0xde>
  401900:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401904:	bf08      	it	eq
  401906:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40190a:	f150 0000 	adcs.w	r0, r0, #0
  40190e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401912:	bd70      	pop	{r4, r5, r6, pc}
  401914:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401918:	ea46 0101 	orr.w	r1, r6, r1
  40191c:	ea40 0002 	orr.w	r0, r0, r2
  401920:	ea81 0103 	eor.w	r1, r1, r3
  401924:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401928:	bfc2      	ittt	gt
  40192a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40192e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401932:	bd70      	popgt	{r4, r5, r6, pc}
  401934:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401938:	f04f 0e00 	mov.w	lr, #0
  40193c:	3c01      	subs	r4, #1
  40193e:	f300 80ab 	bgt.w	401a98 <__aeabi_dmul+0x238>
  401942:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401946:	bfde      	ittt	le
  401948:	2000      	movle	r0, #0
  40194a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40194e:	bd70      	pople	{r4, r5, r6, pc}
  401950:	f1c4 0400 	rsb	r4, r4, #0
  401954:	3c20      	subs	r4, #32
  401956:	da35      	bge.n	4019c4 <__aeabi_dmul+0x164>
  401958:	340c      	adds	r4, #12
  40195a:	dc1b      	bgt.n	401994 <__aeabi_dmul+0x134>
  40195c:	f104 0414 	add.w	r4, r4, #20
  401960:	f1c4 0520 	rsb	r5, r4, #32
  401964:	fa00 f305 	lsl.w	r3, r0, r5
  401968:	fa20 f004 	lsr.w	r0, r0, r4
  40196c:	fa01 f205 	lsl.w	r2, r1, r5
  401970:	ea40 0002 	orr.w	r0, r0, r2
  401974:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401978:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40197c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401980:	fa21 f604 	lsr.w	r6, r1, r4
  401984:	eb42 0106 	adc.w	r1, r2, r6
  401988:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40198c:	bf08      	it	eq
  40198e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401992:	bd70      	pop	{r4, r5, r6, pc}
  401994:	f1c4 040c 	rsb	r4, r4, #12
  401998:	f1c4 0520 	rsb	r5, r4, #32
  40199c:	fa00 f304 	lsl.w	r3, r0, r4
  4019a0:	fa20 f005 	lsr.w	r0, r0, r5
  4019a4:	fa01 f204 	lsl.w	r2, r1, r4
  4019a8:	ea40 0002 	orr.w	r0, r0, r2
  4019ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4019b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4019b4:	f141 0100 	adc.w	r1, r1, #0
  4019b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4019bc:	bf08      	it	eq
  4019be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4019c2:	bd70      	pop	{r4, r5, r6, pc}
  4019c4:	f1c4 0520 	rsb	r5, r4, #32
  4019c8:	fa00 f205 	lsl.w	r2, r0, r5
  4019cc:	ea4e 0e02 	orr.w	lr, lr, r2
  4019d0:	fa20 f304 	lsr.w	r3, r0, r4
  4019d4:	fa01 f205 	lsl.w	r2, r1, r5
  4019d8:	ea43 0302 	orr.w	r3, r3, r2
  4019dc:	fa21 f004 	lsr.w	r0, r1, r4
  4019e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4019e4:	fa21 f204 	lsr.w	r2, r1, r4
  4019e8:	ea20 0002 	bic.w	r0, r0, r2
  4019ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4019f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4019f4:	bf08      	it	eq
  4019f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4019fa:	bd70      	pop	{r4, r5, r6, pc}
  4019fc:	f094 0f00 	teq	r4, #0
  401a00:	d10f      	bne.n	401a22 <__aeabi_dmul+0x1c2>
  401a02:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401a06:	0040      	lsls	r0, r0, #1
  401a08:	eb41 0101 	adc.w	r1, r1, r1
  401a0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401a10:	bf08      	it	eq
  401a12:	3c01      	subeq	r4, #1
  401a14:	d0f7      	beq.n	401a06 <__aeabi_dmul+0x1a6>
  401a16:	ea41 0106 	orr.w	r1, r1, r6
  401a1a:	f095 0f00 	teq	r5, #0
  401a1e:	bf18      	it	ne
  401a20:	4770      	bxne	lr
  401a22:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401a26:	0052      	lsls	r2, r2, #1
  401a28:	eb43 0303 	adc.w	r3, r3, r3
  401a2c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401a30:	bf08      	it	eq
  401a32:	3d01      	subeq	r5, #1
  401a34:	d0f7      	beq.n	401a26 <__aeabi_dmul+0x1c6>
  401a36:	ea43 0306 	orr.w	r3, r3, r6
  401a3a:	4770      	bx	lr
  401a3c:	ea94 0f0c 	teq	r4, ip
  401a40:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401a44:	bf18      	it	ne
  401a46:	ea95 0f0c 	teqne	r5, ip
  401a4a:	d00c      	beq.n	401a66 <__aeabi_dmul+0x206>
  401a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401a50:	bf18      	it	ne
  401a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401a56:	d1d1      	bne.n	4019fc <__aeabi_dmul+0x19c>
  401a58:	ea81 0103 	eor.w	r1, r1, r3
  401a5c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a60:	f04f 0000 	mov.w	r0, #0
  401a64:	bd70      	pop	{r4, r5, r6, pc}
  401a66:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401a6a:	bf06      	itte	eq
  401a6c:	4610      	moveq	r0, r2
  401a6e:	4619      	moveq	r1, r3
  401a70:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401a74:	d019      	beq.n	401aaa <__aeabi_dmul+0x24a>
  401a76:	ea94 0f0c 	teq	r4, ip
  401a7a:	d102      	bne.n	401a82 <__aeabi_dmul+0x222>
  401a7c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401a80:	d113      	bne.n	401aaa <__aeabi_dmul+0x24a>
  401a82:	ea95 0f0c 	teq	r5, ip
  401a86:	d105      	bne.n	401a94 <__aeabi_dmul+0x234>
  401a88:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401a8c:	bf1c      	itt	ne
  401a8e:	4610      	movne	r0, r2
  401a90:	4619      	movne	r1, r3
  401a92:	d10a      	bne.n	401aaa <__aeabi_dmul+0x24a>
  401a94:	ea81 0103 	eor.w	r1, r1, r3
  401a98:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a9c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401aa0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401aa4:	f04f 0000 	mov.w	r0, #0
  401aa8:	bd70      	pop	{r4, r5, r6, pc}
  401aaa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401aae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401ab2:	bd70      	pop	{r4, r5, r6, pc}

00401ab4 <__aeabi_ddiv>:
  401ab4:	b570      	push	{r4, r5, r6, lr}
  401ab6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401aba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401abe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401ac2:	bf1d      	ittte	ne
  401ac4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401ac8:	ea94 0f0c 	teqne	r4, ip
  401acc:	ea95 0f0c 	teqne	r5, ip
  401ad0:	f000 f8a7 	bleq	401c22 <__aeabi_ddiv+0x16e>
  401ad4:	eba4 0405 	sub.w	r4, r4, r5
  401ad8:	ea81 0e03 	eor.w	lr, r1, r3
  401adc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401ae0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401ae4:	f000 8088 	beq.w	401bf8 <__aeabi_ddiv+0x144>
  401ae8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401aec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401af0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401af4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401af8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401afc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401b00:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401b04:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401b08:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401b0c:	429d      	cmp	r5, r3
  401b0e:	bf08      	it	eq
  401b10:	4296      	cmpeq	r6, r2
  401b12:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401b16:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401b1a:	d202      	bcs.n	401b22 <__aeabi_ddiv+0x6e>
  401b1c:	085b      	lsrs	r3, r3, #1
  401b1e:	ea4f 0232 	mov.w	r2, r2, rrx
  401b22:	1ab6      	subs	r6, r6, r2
  401b24:	eb65 0503 	sbc.w	r5, r5, r3
  401b28:	085b      	lsrs	r3, r3, #1
  401b2a:	ea4f 0232 	mov.w	r2, r2, rrx
  401b2e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401b32:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401b36:	ebb6 0e02 	subs.w	lr, r6, r2
  401b3a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b3e:	bf22      	ittt	cs
  401b40:	1ab6      	subcs	r6, r6, r2
  401b42:	4675      	movcs	r5, lr
  401b44:	ea40 000c 	orrcs.w	r0, r0, ip
  401b48:	085b      	lsrs	r3, r3, #1
  401b4a:	ea4f 0232 	mov.w	r2, r2, rrx
  401b4e:	ebb6 0e02 	subs.w	lr, r6, r2
  401b52:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b56:	bf22      	ittt	cs
  401b58:	1ab6      	subcs	r6, r6, r2
  401b5a:	4675      	movcs	r5, lr
  401b5c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401b60:	085b      	lsrs	r3, r3, #1
  401b62:	ea4f 0232 	mov.w	r2, r2, rrx
  401b66:	ebb6 0e02 	subs.w	lr, r6, r2
  401b6a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b6e:	bf22      	ittt	cs
  401b70:	1ab6      	subcs	r6, r6, r2
  401b72:	4675      	movcs	r5, lr
  401b74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401b78:	085b      	lsrs	r3, r3, #1
  401b7a:	ea4f 0232 	mov.w	r2, r2, rrx
  401b7e:	ebb6 0e02 	subs.w	lr, r6, r2
  401b82:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b86:	bf22      	ittt	cs
  401b88:	1ab6      	subcs	r6, r6, r2
  401b8a:	4675      	movcs	r5, lr
  401b8c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401b90:	ea55 0e06 	orrs.w	lr, r5, r6
  401b94:	d018      	beq.n	401bc8 <__aeabi_ddiv+0x114>
  401b96:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401b9a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401b9e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401ba2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401ba6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401baa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401bae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401bb2:	d1c0      	bne.n	401b36 <__aeabi_ddiv+0x82>
  401bb4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401bb8:	d10b      	bne.n	401bd2 <__aeabi_ddiv+0x11e>
  401bba:	ea41 0100 	orr.w	r1, r1, r0
  401bbe:	f04f 0000 	mov.w	r0, #0
  401bc2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401bc6:	e7b6      	b.n	401b36 <__aeabi_ddiv+0x82>
  401bc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401bcc:	bf04      	itt	eq
  401bce:	4301      	orreq	r1, r0
  401bd0:	2000      	moveq	r0, #0
  401bd2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401bd6:	bf88      	it	hi
  401bd8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401bdc:	f63f aeaf 	bhi.w	40193e <__aeabi_dmul+0xde>
  401be0:	ebb5 0c03 	subs.w	ip, r5, r3
  401be4:	bf04      	itt	eq
  401be6:	ebb6 0c02 	subseq.w	ip, r6, r2
  401bea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401bee:	f150 0000 	adcs.w	r0, r0, #0
  401bf2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401bf6:	bd70      	pop	{r4, r5, r6, pc}
  401bf8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401bfc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401c00:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401c04:	bfc2      	ittt	gt
  401c06:	ebd4 050c 	rsbsgt	r5, r4, ip
  401c0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401c0e:	bd70      	popgt	{r4, r5, r6, pc}
  401c10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401c14:	f04f 0e00 	mov.w	lr, #0
  401c18:	3c01      	subs	r4, #1
  401c1a:	e690      	b.n	40193e <__aeabi_dmul+0xde>
  401c1c:	ea45 0e06 	orr.w	lr, r5, r6
  401c20:	e68d      	b.n	40193e <__aeabi_dmul+0xde>
  401c22:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401c26:	ea94 0f0c 	teq	r4, ip
  401c2a:	bf08      	it	eq
  401c2c:	ea95 0f0c 	teqeq	r5, ip
  401c30:	f43f af3b 	beq.w	401aaa <__aeabi_dmul+0x24a>
  401c34:	ea94 0f0c 	teq	r4, ip
  401c38:	d10a      	bne.n	401c50 <__aeabi_ddiv+0x19c>
  401c3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401c3e:	f47f af34 	bne.w	401aaa <__aeabi_dmul+0x24a>
  401c42:	ea95 0f0c 	teq	r5, ip
  401c46:	f47f af25 	bne.w	401a94 <__aeabi_dmul+0x234>
  401c4a:	4610      	mov	r0, r2
  401c4c:	4619      	mov	r1, r3
  401c4e:	e72c      	b.n	401aaa <__aeabi_dmul+0x24a>
  401c50:	ea95 0f0c 	teq	r5, ip
  401c54:	d106      	bne.n	401c64 <__aeabi_ddiv+0x1b0>
  401c56:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401c5a:	f43f aefd 	beq.w	401a58 <__aeabi_dmul+0x1f8>
  401c5e:	4610      	mov	r0, r2
  401c60:	4619      	mov	r1, r3
  401c62:	e722      	b.n	401aaa <__aeabi_dmul+0x24a>
  401c64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401c68:	bf18      	it	ne
  401c6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401c6e:	f47f aec5 	bne.w	4019fc <__aeabi_dmul+0x19c>
  401c72:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401c76:	f47f af0d 	bne.w	401a94 <__aeabi_dmul+0x234>
  401c7a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401c7e:	f47f aeeb 	bne.w	401a58 <__aeabi_dmul+0x1f8>
  401c82:	e712      	b.n	401aaa <__aeabi_dmul+0x24a>

00401c84 <__libc_init_array>:
  401c84:	b570      	push	{r4, r5, r6, lr}
  401c86:	4e0f      	ldr	r6, [pc, #60]	; (401cc4 <__libc_init_array+0x40>)
  401c88:	4d0f      	ldr	r5, [pc, #60]	; (401cc8 <__libc_init_array+0x44>)
  401c8a:	1b76      	subs	r6, r6, r5
  401c8c:	10b6      	asrs	r6, r6, #2
  401c8e:	bf18      	it	ne
  401c90:	2400      	movne	r4, #0
  401c92:	d005      	beq.n	401ca0 <__libc_init_array+0x1c>
  401c94:	3401      	adds	r4, #1
  401c96:	f855 3b04 	ldr.w	r3, [r5], #4
  401c9a:	4798      	blx	r3
  401c9c:	42a6      	cmp	r6, r4
  401c9e:	d1f9      	bne.n	401c94 <__libc_init_array+0x10>
  401ca0:	4e0a      	ldr	r6, [pc, #40]	; (401ccc <__libc_init_array+0x48>)
  401ca2:	4d0b      	ldr	r5, [pc, #44]	; (401cd0 <__libc_init_array+0x4c>)
  401ca4:	1b76      	subs	r6, r6, r5
  401ca6:	f004 ff0b 	bl	406ac0 <_init>
  401caa:	10b6      	asrs	r6, r6, #2
  401cac:	bf18      	it	ne
  401cae:	2400      	movne	r4, #0
  401cb0:	d006      	beq.n	401cc0 <__libc_init_array+0x3c>
  401cb2:	3401      	adds	r4, #1
  401cb4:	f855 3b04 	ldr.w	r3, [r5], #4
  401cb8:	4798      	blx	r3
  401cba:	42a6      	cmp	r6, r4
  401cbc:	d1f9      	bne.n	401cb2 <__libc_init_array+0x2e>
  401cbe:	bd70      	pop	{r4, r5, r6, pc}
  401cc0:	bd70      	pop	{r4, r5, r6, pc}
  401cc2:	bf00      	nop
  401cc4:	00406acc 	.word	0x00406acc
  401cc8:	00406acc 	.word	0x00406acc
  401ccc:	00406ad4 	.word	0x00406ad4
  401cd0:	00406acc 	.word	0x00406acc

00401cd4 <memset>:
  401cd4:	b470      	push	{r4, r5, r6}
  401cd6:	0786      	lsls	r6, r0, #30
  401cd8:	d046      	beq.n	401d68 <memset+0x94>
  401cda:	1e54      	subs	r4, r2, #1
  401cdc:	2a00      	cmp	r2, #0
  401cde:	d041      	beq.n	401d64 <memset+0x90>
  401ce0:	b2ca      	uxtb	r2, r1
  401ce2:	4603      	mov	r3, r0
  401ce4:	e002      	b.n	401cec <memset+0x18>
  401ce6:	f114 34ff 	adds.w	r4, r4, #4294967295
  401cea:	d33b      	bcc.n	401d64 <memset+0x90>
  401cec:	f803 2b01 	strb.w	r2, [r3], #1
  401cf0:	079d      	lsls	r5, r3, #30
  401cf2:	d1f8      	bne.n	401ce6 <memset+0x12>
  401cf4:	2c03      	cmp	r4, #3
  401cf6:	d92e      	bls.n	401d56 <memset+0x82>
  401cf8:	b2cd      	uxtb	r5, r1
  401cfa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401cfe:	2c0f      	cmp	r4, #15
  401d00:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401d04:	d919      	bls.n	401d3a <memset+0x66>
  401d06:	f103 0210 	add.w	r2, r3, #16
  401d0a:	4626      	mov	r6, r4
  401d0c:	3e10      	subs	r6, #16
  401d0e:	2e0f      	cmp	r6, #15
  401d10:	f842 5c10 	str.w	r5, [r2, #-16]
  401d14:	f842 5c0c 	str.w	r5, [r2, #-12]
  401d18:	f842 5c08 	str.w	r5, [r2, #-8]
  401d1c:	f842 5c04 	str.w	r5, [r2, #-4]
  401d20:	f102 0210 	add.w	r2, r2, #16
  401d24:	d8f2      	bhi.n	401d0c <memset+0x38>
  401d26:	f1a4 0210 	sub.w	r2, r4, #16
  401d2a:	f022 020f 	bic.w	r2, r2, #15
  401d2e:	f004 040f 	and.w	r4, r4, #15
  401d32:	3210      	adds	r2, #16
  401d34:	2c03      	cmp	r4, #3
  401d36:	4413      	add	r3, r2
  401d38:	d90d      	bls.n	401d56 <memset+0x82>
  401d3a:	461e      	mov	r6, r3
  401d3c:	4622      	mov	r2, r4
  401d3e:	3a04      	subs	r2, #4
  401d40:	2a03      	cmp	r2, #3
  401d42:	f846 5b04 	str.w	r5, [r6], #4
  401d46:	d8fa      	bhi.n	401d3e <memset+0x6a>
  401d48:	1f22      	subs	r2, r4, #4
  401d4a:	f022 0203 	bic.w	r2, r2, #3
  401d4e:	3204      	adds	r2, #4
  401d50:	4413      	add	r3, r2
  401d52:	f004 0403 	and.w	r4, r4, #3
  401d56:	b12c      	cbz	r4, 401d64 <memset+0x90>
  401d58:	b2c9      	uxtb	r1, r1
  401d5a:	441c      	add	r4, r3
  401d5c:	f803 1b01 	strb.w	r1, [r3], #1
  401d60:	429c      	cmp	r4, r3
  401d62:	d1fb      	bne.n	401d5c <memset+0x88>
  401d64:	bc70      	pop	{r4, r5, r6}
  401d66:	4770      	bx	lr
  401d68:	4614      	mov	r4, r2
  401d6a:	4603      	mov	r3, r0
  401d6c:	e7c2      	b.n	401cf4 <memset+0x20>
  401d6e:	bf00      	nop

00401d70 <sprintf>:
  401d70:	b40e      	push	{r1, r2, r3}
  401d72:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d74:	b09c      	sub	sp, #112	; 0x70
  401d76:	ab21      	add	r3, sp, #132	; 0x84
  401d78:	490f      	ldr	r1, [pc, #60]	; (401db8 <sprintf+0x48>)
  401d7a:	f853 2b04 	ldr.w	r2, [r3], #4
  401d7e:	9301      	str	r3, [sp, #4]
  401d80:	4605      	mov	r5, r0
  401d82:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401d86:	6808      	ldr	r0, [r1, #0]
  401d88:	9502      	str	r5, [sp, #8]
  401d8a:	f44f 7702 	mov.w	r7, #520	; 0x208
  401d8e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401d92:	a902      	add	r1, sp, #8
  401d94:	9506      	str	r5, [sp, #24]
  401d96:	f8ad 7014 	strh.w	r7, [sp, #20]
  401d9a:	9404      	str	r4, [sp, #16]
  401d9c:	9407      	str	r4, [sp, #28]
  401d9e:	f8ad 6016 	strh.w	r6, [sp, #22]
  401da2:	f000 f80b 	bl	401dbc <_svfprintf_r>
  401da6:	9b02      	ldr	r3, [sp, #8]
  401da8:	2200      	movs	r2, #0
  401daa:	701a      	strb	r2, [r3, #0]
  401dac:	b01c      	add	sp, #112	; 0x70
  401dae:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401db2:	b003      	add	sp, #12
  401db4:	4770      	bx	lr
  401db6:	bf00      	nop
  401db8:	20400024 	.word	0x20400024

00401dbc <_svfprintf_r>:
  401dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401dc0:	b0c3      	sub	sp, #268	; 0x10c
  401dc2:	460c      	mov	r4, r1
  401dc4:	910b      	str	r1, [sp, #44]	; 0x2c
  401dc6:	4692      	mov	sl, r2
  401dc8:	930f      	str	r3, [sp, #60]	; 0x3c
  401dca:	900c      	str	r0, [sp, #48]	; 0x30
  401dcc:	f002 fa0c 	bl	4041e8 <_localeconv_r>
  401dd0:	6803      	ldr	r3, [r0, #0]
  401dd2:	931a      	str	r3, [sp, #104]	; 0x68
  401dd4:	4618      	mov	r0, r3
  401dd6:	f003 f8d3 	bl	404f80 <strlen>
  401dda:	89a3      	ldrh	r3, [r4, #12]
  401ddc:	9019      	str	r0, [sp, #100]	; 0x64
  401dde:	0619      	lsls	r1, r3, #24
  401de0:	d503      	bpl.n	401dea <_svfprintf_r+0x2e>
  401de2:	6923      	ldr	r3, [r4, #16]
  401de4:	2b00      	cmp	r3, #0
  401de6:	f001 8003 	beq.w	402df0 <_svfprintf_r+0x1034>
  401dea:	2300      	movs	r3, #0
  401dec:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401df0:	9313      	str	r3, [sp, #76]	; 0x4c
  401df2:	9315      	str	r3, [sp, #84]	; 0x54
  401df4:	9314      	str	r3, [sp, #80]	; 0x50
  401df6:	9327      	str	r3, [sp, #156]	; 0x9c
  401df8:	9326      	str	r3, [sp, #152]	; 0x98
  401dfa:	9318      	str	r3, [sp, #96]	; 0x60
  401dfc:	931b      	str	r3, [sp, #108]	; 0x6c
  401dfe:	9309      	str	r3, [sp, #36]	; 0x24
  401e00:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401e04:	46c8      	mov	r8, r9
  401e06:	9316      	str	r3, [sp, #88]	; 0x58
  401e08:	9317      	str	r3, [sp, #92]	; 0x5c
  401e0a:	f89a 3000 	ldrb.w	r3, [sl]
  401e0e:	4654      	mov	r4, sl
  401e10:	b1e3      	cbz	r3, 401e4c <_svfprintf_r+0x90>
  401e12:	2b25      	cmp	r3, #37	; 0x25
  401e14:	d102      	bne.n	401e1c <_svfprintf_r+0x60>
  401e16:	e019      	b.n	401e4c <_svfprintf_r+0x90>
  401e18:	2b25      	cmp	r3, #37	; 0x25
  401e1a:	d003      	beq.n	401e24 <_svfprintf_r+0x68>
  401e1c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401e20:	2b00      	cmp	r3, #0
  401e22:	d1f9      	bne.n	401e18 <_svfprintf_r+0x5c>
  401e24:	eba4 050a 	sub.w	r5, r4, sl
  401e28:	b185      	cbz	r5, 401e4c <_svfprintf_r+0x90>
  401e2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e2c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401e2e:	f8c8 a000 	str.w	sl, [r8]
  401e32:	3301      	adds	r3, #1
  401e34:	442a      	add	r2, r5
  401e36:	2b07      	cmp	r3, #7
  401e38:	f8c8 5004 	str.w	r5, [r8, #4]
  401e3c:	9227      	str	r2, [sp, #156]	; 0x9c
  401e3e:	9326      	str	r3, [sp, #152]	; 0x98
  401e40:	dc7f      	bgt.n	401f42 <_svfprintf_r+0x186>
  401e42:	f108 0808 	add.w	r8, r8, #8
  401e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e48:	442b      	add	r3, r5
  401e4a:	9309      	str	r3, [sp, #36]	; 0x24
  401e4c:	7823      	ldrb	r3, [r4, #0]
  401e4e:	2b00      	cmp	r3, #0
  401e50:	d07f      	beq.n	401f52 <_svfprintf_r+0x196>
  401e52:	2300      	movs	r3, #0
  401e54:	461a      	mov	r2, r3
  401e56:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401e5a:	4619      	mov	r1, r3
  401e5c:	930d      	str	r3, [sp, #52]	; 0x34
  401e5e:	469b      	mov	fp, r3
  401e60:	f04f 30ff 	mov.w	r0, #4294967295
  401e64:	7863      	ldrb	r3, [r4, #1]
  401e66:	900a      	str	r0, [sp, #40]	; 0x28
  401e68:	f104 0a01 	add.w	sl, r4, #1
  401e6c:	f10a 0a01 	add.w	sl, sl, #1
  401e70:	f1a3 0020 	sub.w	r0, r3, #32
  401e74:	2858      	cmp	r0, #88	; 0x58
  401e76:	f200 83c1 	bhi.w	4025fc <_svfprintf_r+0x840>
  401e7a:	e8df f010 	tbh	[pc, r0, lsl #1]
  401e7e:	0238      	.short	0x0238
  401e80:	03bf03bf 	.word	0x03bf03bf
  401e84:	03bf0240 	.word	0x03bf0240
  401e88:	03bf03bf 	.word	0x03bf03bf
  401e8c:	03bf03bf 	.word	0x03bf03bf
  401e90:	024503bf 	.word	0x024503bf
  401e94:	03bf0203 	.word	0x03bf0203
  401e98:	026b005d 	.word	0x026b005d
  401e9c:	028603bf 	.word	0x028603bf
  401ea0:	039d039d 	.word	0x039d039d
  401ea4:	039d039d 	.word	0x039d039d
  401ea8:	039d039d 	.word	0x039d039d
  401eac:	039d039d 	.word	0x039d039d
  401eb0:	03bf039d 	.word	0x03bf039d
  401eb4:	03bf03bf 	.word	0x03bf03bf
  401eb8:	03bf03bf 	.word	0x03bf03bf
  401ebc:	03bf03bf 	.word	0x03bf03bf
  401ec0:	03bf03bf 	.word	0x03bf03bf
  401ec4:	033703bf 	.word	0x033703bf
  401ec8:	03bf0357 	.word	0x03bf0357
  401ecc:	03bf0357 	.word	0x03bf0357
  401ed0:	03bf03bf 	.word	0x03bf03bf
  401ed4:	039803bf 	.word	0x039803bf
  401ed8:	03bf03bf 	.word	0x03bf03bf
  401edc:	03bf03ad 	.word	0x03bf03ad
  401ee0:	03bf03bf 	.word	0x03bf03bf
  401ee4:	03bf03bf 	.word	0x03bf03bf
  401ee8:	03bf0259 	.word	0x03bf0259
  401eec:	031e03bf 	.word	0x031e03bf
  401ef0:	03bf03bf 	.word	0x03bf03bf
  401ef4:	03bf03bf 	.word	0x03bf03bf
  401ef8:	03bf03bf 	.word	0x03bf03bf
  401efc:	03bf03bf 	.word	0x03bf03bf
  401f00:	03bf03bf 	.word	0x03bf03bf
  401f04:	02db02c6 	.word	0x02db02c6
  401f08:	03570357 	.word	0x03570357
  401f0c:	028b0357 	.word	0x028b0357
  401f10:	03bf02db 	.word	0x03bf02db
  401f14:	029003bf 	.word	0x029003bf
  401f18:	029d03bf 	.word	0x029d03bf
  401f1c:	02b401cc 	.word	0x02b401cc
  401f20:	03bf0208 	.word	0x03bf0208
  401f24:	03bf01e1 	.word	0x03bf01e1
  401f28:	03bf007e 	.word	0x03bf007e
  401f2c:	020d03bf 	.word	0x020d03bf
  401f30:	980d      	ldr	r0, [sp, #52]	; 0x34
  401f32:	930f      	str	r3, [sp, #60]	; 0x3c
  401f34:	4240      	negs	r0, r0
  401f36:	900d      	str	r0, [sp, #52]	; 0x34
  401f38:	f04b 0b04 	orr.w	fp, fp, #4
  401f3c:	f89a 3000 	ldrb.w	r3, [sl]
  401f40:	e794      	b.n	401e6c <_svfprintf_r+0xb0>
  401f42:	aa25      	add	r2, sp, #148	; 0x94
  401f44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f46:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f48:	f003 f888 	bl	40505c <__ssprint_r>
  401f4c:	b940      	cbnz	r0, 401f60 <_svfprintf_r+0x1a4>
  401f4e:	46c8      	mov	r8, r9
  401f50:	e779      	b.n	401e46 <_svfprintf_r+0x8a>
  401f52:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401f54:	b123      	cbz	r3, 401f60 <_svfprintf_r+0x1a4>
  401f56:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f58:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f5a:	aa25      	add	r2, sp, #148	; 0x94
  401f5c:	f003 f87e 	bl	40505c <__ssprint_r>
  401f60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401f62:	899b      	ldrh	r3, [r3, #12]
  401f64:	f013 0f40 	tst.w	r3, #64	; 0x40
  401f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f6a:	bf18      	it	ne
  401f6c:	f04f 33ff 	movne.w	r3, #4294967295
  401f70:	9309      	str	r3, [sp, #36]	; 0x24
  401f72:	9809      	ldr	r0, [sp, #36]	; 0x24
  401f74:	b043      	add	sp, #268	; 0x10c
  401f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f7a:	f01b 0f20 	tst.w	fp, #32
  401f7e:	9311      	str	r3, [sp, #68]	; 0x44
  401f80:	f040 81dd 	bne.w	40233e <_svfprintf_r+0x582>
  401f84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f86:	f01b 0f10 	tst.w	fp, #16
  401f8a:	4613      	mov	r3, r2
  401f8c:	f040 856e 	bne.w	402a6c <_svfprintf_r+0xcb0>
  401f90:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401f94:	f000 856a 	beq.w	402a6c <_svfprintf_r+0xcb0>
  401f98:	8814      	ldrh	r4, [r2, #0]
  401f9a:	3204      	adds	r2, #4
  401f9c:	2500      	movs	r5, #0
  401f9e:	2301      	movs	r3, #1
  401fa0:	920f      	str	r2, [sp, #60]	; 0x3c
  401fa2:	2700      	movs	r7, #0
  401fa4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401fa8:	990a      	ldr	r1, [sp, #40]	; 0x28
  401faa:	1c4a      	adds	r2, r1, #1
  401fac:	f000 8265 	beq.w	40247a <_svfprintf_r+0x6be>
  401fb0:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401fb4:	9207      	str	r2, [sp, #28]
  401fb6:	ea54 0205 	orrs.w	r2, r4, r5
  401fba:	f040 8264 	bne.w	402486 <_svfprintf_r+0x6ca>
  401fbe:	2900      	cmp	r1, #0
  401fc0:	f040 843c 	bne.w	40283c <_svfprintf_r+0xa80>
  401fc4:	2b00      	cmp	r3, #0
  401fc6:	f040 84d7 	bne.w	402978 <_svfprintf_r+0xbbc>
  401fca:	f01b 0301 	ands.w	r3, fp, #1
  401fce:	930e      	str	r3, [sp, #56]	; 0x38
  401fd0:	f000 8604 	beq.w	402bdc <_svfprintf_r+0xe20>
  401fd4:	ae42      	add	r6, sp, #264	; 0x108
  401fd6:	2330      	movs	r3, #48	; 0x30
  401fd8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401fdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401fde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401fe0:	4293      	cmp	r3, r2
  401fe2:	bfb8      	it	lt
  401fe4:	4613      	movlt	r3, r2
  401fe6:	9308      	str	r3, [sp, #32]
  401fe8:	2300      	movs	r3, #0
  401fea:	9312      	str	r3, [sp, #72]	; 0x48
  401fec:	b117      	cbz	r7, 401ff4 <_svfprintf_r+0x238>
  401fee:	9b08      	ldr	r3, [sp, #32]
  401ff0:	3301      	adds	r3, #1
  401ff2:	9308      	str	r3, [sp, #32]
  401ff4:	9b07      	ldr	r3, [sp, #28]
  401ff6:	f013 0302 	ands.w	r3, r3, #2
  401ffa:	9310      	str	r3, [sp, #64]	; 0x40
  401ffc:	d002      	beq.n	402004 <_svfprintf_r+0x248>
  401ffe:	9b08      	ldr	r3, [sp, #32]
  402000:	3302      	adds	r3, #2
  402002:	9308      	str	r3, [sp, #32]
  402004:	9b07      	ldr	r3, [sp, #28]
  402006:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40200a:	f040 830e 	bne.w	40262a <_svfprintf_r+0x86e>
  40200e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402010:	9a08      	ldr	r2, [sp, #32]
  402012:	eba3 0b02 	sub.w	fp, r3, r2
  402016:	f1bb 0f00 	cmp.w	fp, #0
  40201a:	f340 8306 	ble.w	40262a <_svfprintf_r+0x86e>
  40201e:	f1bb 0f10 	cmp.w	fp, #16
  402022:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402024:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402026:	dd29      	ble.n	40207c <_svfprintf_r+0x2c0>
  402028:	4643      	mov	r3, r8
  40202a:	4621      	mov	r1, r4
  40202c:	46a8      	mov	r8, r5
  40202e:	2710      	movs	r7, #16
  402030:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402032:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402034:	e006      	b.n	402044 <_svfprintf_r+0x288>
  402036:	f1ab 0b10 	sub.w	fp, fp, #16
  40203a:	f1bb 0f10 	cmp.w	fp, #16
  40203e:	f103 0308 	add.w	r3, r3, #8
  402042:	dd18      	ble.n	402076 <_svfprintf_r+0x2ba>
  402044:	3201      	adds	r2, #1
  402046:	48b7      	ldr	r0, [pc, #732]	; (402324 <_svfprintf_r+0x568>)
  402048:	9226      	str	r2, [sp, #152]	; 0x98
  40204a:	3110      	adds	r1, #16
  40204c:	2a07      	cmp	r2, #7
  40204e:	9127      	str	r1, [sp, #156]	; 0x9c
  402050:	e883 0081 	stmia.w	r3, {r0, r7}
  402054:	ddef      	ble.n	402036 <_svfprintf_r+0x27a>
  402056:	aa25      	add	r2, sp, #148	; 0x94
  402058:	4629      	mov	r1, r5
  40205a:	4620      	mov	r0, r4
  40205c:	f002 fffe 	bl	40505c <__ssprint_r>
  402060:	2800      	cmp	r0, #0
  402062:	f47f af7d 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402066:	f1ab 0b10 	sub.w	fp, fp, #16
  40206a:	f1bb 0f10 	cmp.w	fp, #16
  40206e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402070:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402072:	464b      	mov	r3, r9
  402074:	dce6      	bgt.n	402044 <_svfprintf_r+0x288>
  402076:	4645      	mov	r5, r8
  402078:	460c      	mov	r4, r1
  40207a:	4698      	mov	r8, r3
  40207c:	3201      	adds	r2, #1
  40207e:	4ba9      	ldr	r3, [pc, #676]	; (402324 <_svfprintf_r+0x568>)
  402080:	9226      	str	r2, [sp, #152]	; 0x98
  402082:	445c      	add	r4, fp
  402084:	2a07      	cmp	r2, #7
  402086:	9427      	str	r4, [sp, #156]	; 0x9c
  402088:	e888 0808 	stmia.w	r8, {r3, fp}
  40208c:	f300 8498 	bgt.w	4029c0 <_svfprintf_r+0xc04>
  402090:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402094:	f108 0808 	add.w	r8, r8, #8
  402098:	b177      	cbz	r7, 4020b8 <_svfprintf_r+0x2fc>
  40209a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40209c:	3301      	adds	r3, #1
  40209e:	3401      	adds	r4, #1
  4020a0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4020a4:	2201      	movs	r2, #1
  4020a6:	2b07      	cmp	r3, #7
  4020a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4020aa:	9326      	str	r3, [sp, #152]	; 0x98
  4020ac:	e888 0006 	stmia.w	r8, {r1, r2}
  4020b0:	f300 83db 	bgt.w	40286a <_svfprintf_r+0xaae>
  4020b4:	f108 0808 	add.w	r8, r8, #8
  4020b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4020ba:	b16b      	cbz	r3, 4020d8 <_svfprintf_r+0x31c>
  4020bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020be:	3301      	adds	r3, #1
  4020c0:	3402      	adds	r4, #2
  4020c2:	a91e      	add	r1, sp, #120	; 0x78
  4020c4:	2202      	movs	r2, #2
  4020c6:	2b07      	cmp	r3, #7
  4020c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4020ca:	9326      	str	r3, [sp, #152]	; 0x98
  4020cc:	e888 0006 	stmia.w	r8, {r1, r2}
  4020d0:	f300 83d6 	bgt.w	402880 <_svfprintf_r+0xac4>
  4020d4:	f108 0808 	add.w	r8, r8, #8
  4020d8:	2d80      	cmp	r5, #128	; 0x80
  4020da:	f000 8315 	beq.w	402708 <_svfprintf_r+0x94c>
  4020de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4020e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4020e2:	1a9f      	subs	r7, r3, r2
  4020e4:	2f00      	cmp	r7, #0
  4020e6:	dd36      	ble.n	402156 <_svfprintf_r+0x39a>
  4020e8:	2f10      	cmp	r7, #16
  4020ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020ec:	4d8e      	ldr	r5, [pc, #568]	; (402328 <_svfprintf_r+0x56c>)
  4020ee:	dd27      	ble.n	402140 <_svfprintf_r+0x384>
  4020f0:	4642      	mov	r2, r8
  4020f2:	4621      	mov	r1, r4
  4020f4:	46b0      	mov	r8, r6
  4020f6:	f04f 0b10 	mov.w	fp, #16
  4020fa:	462e      	mov	r6, r5
  4020fc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4020fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402100:	e004      	b.n	40210c <_svfprintf_r+0x350>
  402102:	3f10      	subs	r7, #16
  402104:	2f10      	cmp	r7, #16
  402106:	f102 0208 	add.w	r2, r2, #8
  40210a:	dd15      	ble.n	402138 <_svfprintf_r+0x37c>
  40210c:	3301      	adds	r3, #1
  40210e:	3110      	adds	r1, #16
  402110:	2b07      	cmp	r3, #7
  402112:	9127      	str	r1, [sp, #156]	; 0x9c
  402114:	9326      	str	r3, [sp, #152]	; 0x98
  402116:	e882 0840 	stmia.w	r2, {r6, fp}
  40211a:	ddf2      	ble.n	402102 <_svfprintf_r+0x346>
  40211c:	aa25      	add	r2, sp, #148	; 0x94
  40211e:	4629      	mov	r1, r5
  402120:	4620      	mov	r0, r4
  402122:	f002 ff9b 	bl	40505c <__ssprint_r>
  402126:	2800      	cmp	r0, #0
  402128:	f47f af1a 	bne.w	401f60 <_svfprintf_r+0x1a4>
  40212c:	3f10      	subs	r7, #16
  40212e:	2f10      	cmp	r7, #16
  402130:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402132:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402134:	464a      	mov	r2, r9
  402136:	dce9      	bgt.n	40210c <_svfprintf_r+0x350>
  402138:	4635      	mov	r5, r6
  40213a:	460c      	mov	r4, r1
  40213c:	4646      	mov	r6, r8
  40213e:	4690      	mov	r8, r2
  402140:	3301      	adds	r3, #1
  402142:	443c      	add	r4, r7
  402144:	2b07      	cmp	r3, #7
  402146:	9427      	str	r4, [sp, #156]	; 0x9c
  402148:	9326      	str	r3, [sp, #152]	; 0x98
  40214a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40214e:	f300 8381 	bgt.w	402854 <_svfprintf_r+0xa98>
  402152:	f108 0808 	add.w	r8, r8, #8
  402156:	9b07      	ldr	r3, [sp, #28]
  402158:	05df      	lsls	r7, r3, #23
  40215a:	f100 8268 	bmi.w	40262e <_svfprintf_r+0x872>
  40215e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402160:	990e      	ldr	r1, [sp, #56]	; 0x38
  402162:	f8c8 6000 	str.w	r6, [r8]
  402166:	3301      	adds	r3, #1
  402168:	440c      	add	r4, r1
  40216a:	2b07      	cmp	r3, #7
  40216c:	9427      	str	r4, [sp, #156]	; 0x9c
  40216e:	f8c8 1004 	str.w	r1, [r8, #4]
  402172:	9326      	str	r3, [sp, #152]	; 0x98
  402174:	f300 834d 	bgt.w	402812 <_svfprintf_r+0xa56>
  402178:	f108 0808 	add.w	r8, r8, #8
  40217c:	9b07      	ldr	r3, [sp, #28]
  40217e:	075b      	lsls	r3, r3, #29
  402180:	d53a      	bpl.n	4021f8 <_svfprintf_r+0x43c>
  402182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402184:	9a08      	ldr	r2, [sp, #32]
  402186:	1a9d      	subs	r5, r3, r2
  402188:	2d00      	cmp	r5, #0
  40218a:	dd35      	ble.n	4021f8 <_svfprintf_r+0x43c>
  40218c:	2d10      	cmp	r5, #16
  40218e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402190:	dd20      	ble.n	4021d4 <_svfprintf_r+0x418>
  402192:	2610      	movs	r6, #16
  402194:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402196:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40219a:	e004      	b.n	4021a6 <_svfprintf_r+0x3ea>
  40219c:	3d10      	subs	r5, #16
  40219e:	2d10      	cmp	r5, #16
  4021a0:	f108 0808 	add.w	r8, r8, #8
  4021a4:	dd16      	ble.n	4021d4 <_svfprintf_r+0x418>
  4021a6:	3301      	adds	r3, #1
  4021a8:	4a5e      	ldr	r2, [pc, #376]	; (402324 <_svfprintf_r+0x568>)
  4021aa:	9326      	str	r3, [sp, #152]	; 0x98
  4021ac:	3410      	adds	r4, #16
  4021ae:	2b07      	cmp	r3, #7
  4021b0:	9427      	str	r4, [sp, #156]	; 0x9c
  4021b2:	e888 0044 	stmia.w	r8, {r2, r6}
  4021b6:	ddf1      	ble.n	40219c <_svfprintf_r+0x3e0>
  4021b8:	aa25      	add	r2, sp, #148	; 0x94
  4021ba:	4659      	mov	r1, fp
  4021bc:	4638      	mov	r0, r7
  4021be:	f002 ff4d 	bl	40505c <__ssprint_r>
  4021c2:	2800      	cmp	r0, #0
  4021c4:	f47f aecc 	bne.w	401f60 <_svfprintf_r+0x1a4>
  4021c8:	3d10      	subs	r5, #16
  4021ca:	2d10      	cmp	r5, #16
  4021cc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021d0:	46c8      	mov	r8, r9
  4021d2:	dce8      	bgt.n	4021a6 <_svfprintf_r+0x3ea>
  4021d4:	3301      	adds	r3, #1
  4021d6:	4a53      	ldr	r2, [pc, #332]	; (402324 <_svfprintf_r+0x568>)
  4021d8:	9326      	str	r3, [sp, #152]	; 0x98
  4021da:	442c      	add	r4, r5
  4021dc:	2b07      	cmp	r3, #7
  4021de:	9427      	str	r4, [sp, #156]	; 0x9c
  4021e0:	e888 0024 	stmia.w	r8, {r2, r5}
  4021e4:	dd08      	ble.n	4021f8 <_svfprintf_r+0x43c>
  4021e6:	aa25      	add	r2, sp, #148	; 0x94
  4021e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021ec:	f002 ff36 	bl	40505c <__ssprint_r>
  4021f0:	2800      	cmp	r0, #0
  4021f2:	f47f aeb5 	bne.w	401f60 <_svfprintf_r+0x1a4>
  4021f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4021fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4021fc:	9908      	ldr	r1, [sp, #32]
  4021fe:	428a      	cmp	r2, r1
  402200:	bfac      	ite	ge
  402202:	189b      	addge	r3, r3, r2
  402204:	185b      	addlt	r3, r3, r1
  402206:	9309      	str	r3, [sp, #36]	; 0x24
  402208:	2c00      	cmp	r4, #0
  40220a:	f040 830d 	bne.w	402828 <_svfprintf_r+0xa6c>
  40220e:	2300      	movs	r3, #0
  402210:	9326      	str	r3, [sp, #152]	; 0x98
  402212:	46c8      	mov	r8, r9
  402214:	e5f9      	b.n	401e0a <_svfprintf_r+0x4e>
  402216:	9311      	str	r3, [sp, #68]	; 0x44
  402218:	f01b 0320 	ands.w	r3, fp, #32
  40221c:	f040 81e3 	bne.w	4025e6 <_svfprintf_r+0x82a>
  402220:	f01b 0210 	ands.w	r2, fp, #16
  402224:	f040 842e 	bne.w	402a84 <_svfprintf_r+0xcc8>
  402228:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40222c:	f000 842a 	beq.w	402a84 <_svfprintf_r+0xcc8>
  402230:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402232:	4613      	mov	r3, r2
  402234:	460a      	mov	r2, r1
  402236:	3204      	adds	r2, #4
  402238:	880c      	ldrh	r4, [r1, #0]
  40223a:	920f      	str	r2, [sp, #60]	; 0x3c
  40223c:	2500      	movs	r5, #0
  40223e:	e6b0      	b.n	401fa2 <_svfprintf_r+0x1e6>
  402240:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402242:	9311      	str	r3, [sp, #68]	; 0x44
  402244:	6816      	ldr	r6, [r2, #0]
  402246:	2400      	movs	r4, #0
  402248:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40224c:	1d15      	adds	r5, r2, #4
  40224e:	2e00      	cmp	r6, #0
  402250:	f000 86a7 	beq.w	402fa2 <_svfprintf_r+0x11e6>
  402254:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402256:	1c53      	adds	r3, r2, #1
  402258:	f000 8609 	beq.w	402e6e <_svfprintf_r+0x10b2>
  40225c:	4621      	mov	r1, r4
  40225e:	4630      	mov	r0, r6
  402260:	f002 fa86 	bl	404770 <memchr>
  402264:	2800      	cmp	r0, #0
  402266:	f000 86e1 	beq.w	40302c <_svfprintf_r+0x1270>
  40226a:	1b83      	subs	r3, r0, r6
  40226c:	930e      	str	r3, [sp, #56]	; 0x38
  40226e:	940a      	str	r4, [sp, #40]	; 0x28
  402270:	950f      	str	r5, [sp, #60]	; 0x3c
  402272:	f8cd b01c 	str.w	fp, [sp, #28]
  402276:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40227a:	9308      	str	r3, [sp, #32]
  40227c:	9412      	str	r4, [sp, #72]	; 0x48
  40227e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402282:	e6b3      	b.n	401fec <_svfprintf_r+0x230>
  402284:	f89a 3000 	ldrb.w	r3, [sl]
  402288:	2201      	movs	r2, #1
  40228a:	212b      	movs	r1, #43	; 0x2b
  40228c:	e5ee      	b.n	401e6c <_svfprintf_r+0xb0>
  40228e:	f04b 0b20 	orr.w	fp, fp, #32
  402292:	f89a 3000 	ldrb.w	r3, [sl]
  402296:	e5e9      	b.n	401e6c <_svfprintf_r+0xb0>
  402298:	9311      	str	r3, [sp, #68]	; 0x44
  40229a:	2a00      	cmp	r2, #0
  40229c:	f040 8795 	bne.w	4031ca <_svfprintf_r+0x140e>
  4022a0:	4b22      	ldr	r3, [pc, #136]	; (40232c <_svfprintf_r+0x570>)
  4022a2:	9318      	str	r3, [sp, #96]	; 0x60
  4022a4:	f01b 0f20 	tst.w	fp, #32
  4022a8:	f040 8111 	bne.w	4024ce <_svfprintf_r+0x712>
  4022ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022ae:	f01b 0f10 	tst.w	fp, #16
  4022b2:	4613      	mov	r3, r2
  4022b4:	f040 83e1 	bne.w	402a7a <_svfprintf_r+0xcbe>
  4022b8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4022bc:	f000 83dd 	beq.w	402a7a <_svfprintf_r+0xcbe>
  4022c0:	3304      	adds	r3, #4
  4022c2:	8814      	ldrh	r4, [r2, #0]
  4022c4:	930f      	str	r3, [sp, #60]	; 0x3c
  4022c6:	2500      	movs	r5, #0
  4022c8:	f01b 0f01 	tst.w	fp, #1
  4022cc:	f000 810c 	beq.w	4024e8 <_svfprintf_r+0x72c>
  4022d0:	ea54 0305 	orrs.w	r3, r4, r5
  4022d4:	f000 8108 	beq.w	4024e8 <_svfprintf_r+0x72c>
  4022d8:	2330      	movs	r3, #48	; 0x30
  4022da:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4022de:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4022e2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4022e6:	f04b 0b02 	orr.w	fp, fp, #2
  4022ea:	2302      	movs	r3, #2
  4022ec:	e659      	b.n	401fa2 <_svfprintf_r+0x1e6>
  4022ee:	f89a 3000 	ldrb.w	r3, [sl]
  4022f2:	2900      	cmp	r1, #0
  4022f4:	f47f adba 	bne.w	401e6c <_svfprintf_r+0xb0>
  4022f8:	2201      	movs	r2, #1
  4022fa:	2120      	movs	r1, #32
  4022fc:	e5b6      	b.n	401e6c <_svfprintf_r+0xb0>
  4022fe:	f04b 0b01 	orr.w	fp, fp, #1
  402302:	f89a 3000 	ldrb.w	r3, [sl]
  402306:	e5b1      	b.n	401e6c <_svfprintf_r+0xb0>
  402308:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40230a:	6823      	ldr	r3, [r4, #0]
  40230c:	930d      	str	r3, [sp, #52]	; 0x34
  40230e:	4618      	mov	r0, r3
  402310:	2800      	cmp	r0, #0
  402312:	4623      	mov	r3, r4
  402314:	f103 0304 	add.w	r3, r3, #4
  402318:	f6ff ae0a 	blt.w	401f30 <_svfprintf_r+0x174>
  40231c:	930f      	str	r3, [sp, #60]	; 0x3c
  40231e:	f89a 3000 	ldrb.w	r3, [sl]
  402322:	e5a3      	b.n	401e6c <_svfprintf_r+0xb0>
  402324:	00406880 	.word	0x00406880
  402328:	00406890 	.word	0x00406890
  40232c:	00406860 	.word	0x00406860
  402330:	f04b 0b10 	orr.w	fp, fp, #16
  402334:	f01b 0f20 	tst.w	fp, #32
  402338:	9311      	str	r3, [sp, #68]	; 0x44
  40233a:	f43f ae23 	beq.w	401f84 <_svfprintf_r+0x1c8>
  40233e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402340:	3507      	adds	r5, #7
  402342:	f025 0307 	bic.w	r3, r5, #7
  402346:	f103 0208 	add.w	r2, r3, #8
  40234a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40234e:	920f      	str	r2, [sp, #60]	; 0x3c
  402350:	2301      	movs	r3, #1
  402352:	e626      	b.n	401fa2 <_svfprintf_r+0x1e6>
  402354:	f89a 3000 	ldrb.w	r3, [sl]
  402358:	2b2a      	cmp	r3, #42	; 0x2a
  40235a:	f10a 0401 	add.w	r4, sl, #1
  40235e:	f000 8727 	beq.w	4031b0 <_svfprintf_r+0x13f4>
  402362:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402366:	2809      	cmp	r0, #9
  402368:	46a2      	mov	sl, r4
  40236a:	f200 86ad 	bhi.w	4030c8 <_svfprintf_r+0x130c>
  40236e:	2300      	movs	r3, #0
  402370:	461c      	mov	r4, r3
  402372:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402376:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40237a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40237e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402382:	2809      	cmp	r0, #9
  402384:	d9f5      	bls.n	402372 <_svfprintf_r+0x5b6>
  402386:	940a      	str	r4, [sp, #40]	; 0x28
  402388:	e572      	b.n	401e70 <_svfprintf_r+0xb4>
  40238a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40238e:	f89a 3000 	ldrb.w	r3, [sl]
  402392:	e56b      	b.n	401e6c <_svfprintf_r+0xb0>
  402394:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402398:	f89a 3000 	ldrb.w	r3, [sl]
  40239c:	e566      	b.n	401e6c <_svfprintf_r+0xb0>
  40239e:	f89a 3000 	ldrb.w	r3, [sl]
  4023a2:	2b6c      	cmp	r3, #108	; 0x6c
  4023a4:	bf03      	ittte	eq
  4023a6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4023aa:	f04b 0b20 	orreq.w	fp, fp, #32
  4023ae:	f10a 0a01 	addeq.w	sl, sl, #1
  4023b2:	f04b 0b10 	orrne.w	fp, fp, #16
  4023b6:	e559      	b.n	401e6c <_svfprintf_r+0xb0>
  4023b8:	2a00      	cmp	r2, #0
  4023ba:	f040 8711 	bne.w	4031e0 <_svfprintf_r+0x1424>
  4023be:	f01b 0f20 	tst.w	fp, #32
  4023c2:	f040 84f9 	bne.w	402db8 <_svfprintf_r+0xffc>
  4023c6:	f01b 0f10 	tst.w	fp, #16
  4023ca:	f040 84ac 	bne.w	402d26 <_svfprintf_r+0xf6a>
  4023ce:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4023d2:	f000 84a8 	beq.w	402d26 <_svfprintf_r+0xf6a>
  4023d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023d8:	6813      	ldr	r3, [r2, #0]
  4023da:	3204      	adds	r2, #4
  4023dc:	920f      	str	r2, [sp, #60]	; 0x3c
  4023de:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4023e2:	801a      	strh	r2, [r3, #0]
  4023e4:	e511      	b.n	401e0a <_svfprintf_r+0x4e>
  4023e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4023e8:	4bb3      	ldr	r3, [pc, #716]	; (4026b8 <_svfprintf_r+0x8fc>)
  4023ea:	680c      	ldr	r4, [r1, #0]
  4023ec:	9318      	str	r3, [sp, #96]	; 0x60
  4023ee:	2230      	movs	r2, #48	; 0x30
  4023f0:	2378      	movs	r3, #120	; 0x78
  4023f2:	3104      	adds	r1, #4
  4023f4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4023f8:	9311      	str	r3, [sp, #68]	; 0x44
  4023fa:	f04b 0b02 	orr.w	fp, fp, #2
  4023fe:	910f      	str	r1, [sp, #60]	; 0x3c
  402400:	2500      	movs	r5, #0
  402402:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402406:	2302      	movs	r3, #2
  402408:	e5cb      	b.n	401fa2 <_svfprintf_r+0x1e6>
  40240a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40240c:	9311      	str	r3, [sp, #68]	; 0x44
  40240e:	680a      	ldr	r2, [r1, #0]
  402410:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402414:	2300      	movs	r3, #0
  402416:	460a      	mov	r2, r1
  402418:	461f      	mov	r7, r3
  40241a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40241e:	3204      	adds	r2, #4
  402420:	2301      	movs	r3, #1
  402422:	9308      	str	r3, [sp, #32]
  402424:	f8cd b01c 	str.w	fp, [sp, #28]
  402428:	970a      	str	r7, [sp, #40]	; 0x28
  40242a:	9712      	str	r7, [sp, #72]	; 0x48
  40242c:	920f      	str	r2, [sp, #60]	; 0x3c
  40242e:	930e      	str	r3, [sp, #56]	; 0x38
  402430:	ae28      	add	r6, sp, #160	; 0xa0
  402432:	e5df      	b.n	401ff4 <_svfprintf_r+0x238>
  402434:	9311      	str	r3, [sp, #68]	; 0x44
  402436:	2a00      	cmp	r2, #0
  402438:	f040 86ea 	bne.w	403210 <_svfprintf_r+0x1454>
  40243c:	f01b 0f20 	tst.w	fp, #32
  402440:	d15d      	bne.n	4024fe <_svfprintf_r+0x742>
  402442:	f01b 0f10 	tst.w	fp, #16
  402446:	f040 8308 	bne.w	402a5a <_svfprintf_r+0xc9e>
  40244a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40244e:	f000 8304 	beq.w	402a5a <_svfprintf_r+0xc9e>
  402452:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402454:	f9b1 4000 	ldrsh.w	r4, [r1]
  402458:	3104      	adds	r1, #4
  40245a:	17e5      	asrs	r5, r4, #31
  40245c:	4622      	mov	r2, r4
  40245e:	462b      	mov	r3, r5
  402460:	910f      	str	r1, [sp, #60]	; 0x3c
  402462:	2a00      	cmp	r2, #0
  402464:	f173 0300 	sbcs.w	r3, r3, #0
  402468:	db58      	blt.n	40251c <_svfprintf_r+0x760>
  40246a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40246c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402470:	1c4a      	adds	r2, r1, #1
  402472:	f04f 0301 	mov.w	r3, #1
  402476:	f47f ad9b 	bne.w	401fb0 <_svfprintf_r+0x1f4>
  40247a:	ea54 0205 	orrs.w	r2, r4, r5
  40247e:	f000 81df 	beq.w	402840 <_svfprintf_r+0xa84>
  402482:	f8cd b01c 	str.w	fp, [sp, #28]
  402486:	2b01      	cmp	r3, #1
  402488:	f000 827b 	beq.w	402982 <_svfprintf_r+0xbc6>
  40248c:	2b02      	cmp	r3, #2
  40248e:	f040 8206 	bne.w	40289e <_svfprintf_r+0xae2>
  402492:	9818      	ldr	r0, [sp, #96]	; 0x60
  402494:	464e      	mov	r6, r9
  402496:	0923      	lsrs	r3, r4, #4
  402498:	f004 010f 	and.w	r1, r4, #15
  40249c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4024a0:	092a      	lsrs	r2, r5, #4
  4024a2:	461c      	mov	r4, r3
  4024a4:	4615      	mov	r5, r2
  4024a6:	5c43      	ldrb	r3, [r0, r1]
  4024a8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4024ac:	ea54 0305 	orrs.w	r3, r4, r5
  4024b0:	d1f1      	bne.n	402496 <_svfprintf_r+0x6da>
  4024b2:	eba9 0306 	sub.w	r3, r9, r6
  4024b6:	930e      	str	r3, [sp, #56]	; 0x38
  4024b8:	e590      	b.n	401fdc <_svfprintf_r+0x220>
  4024ba:	9311      	str	r3, [sp, #68]	; 0x44
  4024bc:	2a00      	cmp	r2, #0
  4024be:	f040 86a3 	bne.w	403208 <_svfprintf_r+0x144c>
  4024c2:	4b7e      	ldr	r3, [pc, #504]	; (4026bc <_svfprintf_r+0x900>)
  4024c4:	9318      	str	r3, [sp, #96]	; 0x60
  4024c6:	f01b 0f20 	tst.w	fp, #32
  4024ca:	f43f aeef 	beq.w	4022ac <_svfprintf_r+0x4f0>
  4024ce:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024d0:	3507      	adds	r5, #7
  4024d2:	f025 0307 	bic.w	r3, r5, #7
  4024d6:	f103 0208 	add.w	r2, r3, #8
  4024da:	f01b 0f01 	tst.w	fp, #1
  4024de:	920f      	str	r2, [sp, #60]	; 0x3c
  4024e0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4024e4:	f47f aef4 	bne.w	4022d0 <_svfprintf_r+0x514>
  4024e8:	2302      	movs	r3, #2
  4024ea:	e55a      	b.n	401fa2 <_svfprintf_r+0x1e6>
  4024ec:	9311      	str	r3, [sp, #68]	; 0x44
  4024ee:	2a00      	cmp	r2, #0
  4024f0:	f040 8686 	bne.w	403200 <_svfprintf_r+0x1444>
  4024f4:	f04b 0b10 	orr.w	fp, fp, #16
  4024f8:	f01b 0f20 	tst.w	fp, #32
  4024fc:	d0a1      	beq.n	402442 <_svfprintf_r+0x686>
  4024fe:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402500:	3507      	adds	r5, #7
  402502:	f025 0507 	bic.w	r5, r5, #7
  402506:	e9d5 2300 	ldrd	r2, r3, [r5]
  40250a:	2a00      	cmp	r2, #0
  40250c:	f105 0108 	add.w	r1, r5, #8
  402510:	461d      	mov	r5, r3
  402512:	f173 0300 	sbcs.w	r3, r3, #0
  402516:	910f      	str	r1, [sp, #60]	; 0x3c
  402518:	4614      	mov	r4, r2
  40251a:	daa6      	bge.n	40246a <_svfprintf_r+0x6ae>
  40251c:	272d      	movs	r7, #45	; 0x2d
  40251e:	4264      	negs	r4, r4
  402520:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402524:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402528:	2301      	movs	r3, #1
  40252a:	e53d      	b.n	401fa8 <_svfprintf_r+0x1ec>
  40252c:	9311      	str	r3, [sp, #68]	; 0x44
  40252e:	2a00      	cmp	r2, #0
  402530:	f040 8662 	bne.w	4031f8 <_svfprintf_r+0x143c>
  402534:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402536:	3507      	adds	r5, #7
  402538:	f025 0307 	bic.w	r3, r5, #7
  40253c:	f103 0208 	add.w	r2, r3, #8
  402540:	920f      	str	r2, [sp, #60]	; 0x3c
  402542:	681a      	ldr	r2, [r3, #0]
  402544:	9215      	str	r2, [sp, #84]	; 0x54
  402546:	685b      	ldr	r3, [r3, #4]
  402548:	9314      	str	r3, [sp, #80]	; 0x50
  40254a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40254c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40254e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402552:	4628      	mov	r0, r5
  402554:	4621      	mov	r1, r4
  402556:	f04f 32ff 	mov.w	r2, #4294967295
  40255a:	4b59      	ldr	r3, [pc, #356]	; (4026c0 <_svfprintf_r+0x904>)
  40255c:	f003 fa7a 	bl	405a54 <__aeabi_dcmpun>
  402560:	2800      	cmp	r0, #0
  402562:	f040 834a 	bne.w	402bfa <_svfprintf_r+0xe3e>
  402566:	4628      	mov	r0, r5
  402568:	4621      	mov	r1, r4
  40256a:	f04f 32ff 	mov.w	r2, #4294967295
  40256e:	4b54      	ldr	r3, [pc, #336]	; (4026c0 <_svfprintf_r+0x904>)
  402570:	f003 fa52 	bl	405a18 <__aeabi_dcmple>
  402574:	2800      	cmp	r0, #0
  402576:	f040 8340 	bne.w	402bfa <_svfprintf_r+0xe3e>
  40257a:	a815      	add	r0, sp, #84	; 0x54
  40257c:	c80d      	ldmia	r0, {r0, r2, r3}
  40257e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402580:	f003 fa40 	bl	405a04 <__aeabi_dcmplt>
  402584:	2800      	cmp	r0, #0
  402586:	f040 8530 	bne.w	402fea <_svfprintf_r+0x122e>
  40258a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40258e:	4e4d      	ldr	r6, [pc, #308]	; (4026c4 <_svfprintf_r+0x908>)
  402590:	4b4d      	ldr	r3, [pc, #308]	; (4026c8 <_svfprintf_r+0x90c>)
  402592:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402596:	9007      	str	r0, [sp, #28]
  402598:	9811      	ldr	r0, [sp, #68]	; 0x44
  40259a:	2203      	movs	r2, #3
  40259c:	2100      	movs	r1, #0
  40259e:	9208      	str	r2, [sp, #32]
  4025a0:	910a      	str	r1, [sp, #40]	; 0x28
  4025a2:	2847      	cmp	r0, #71	; 0x47
  4025a4:	bfd8      	it	le
  4025a6:	461e      	movle	r6, r3
  4025a8:	920e      	str	r2, [sp, #56]	; 0x38
  4025aa:	9112      	str	r1, [sp, #72]	; 0x48
  4025ac:	e51e      	b.n	401fec <_svfprintf_r+0x230>
  4025ae:	f04b 0b08 	orr.w	fp, fp, #8
  4025b2:	f89a 3000 	ldrb.w	r3, [sl]
  4025b6:	e459      	b.n	401e6c <_svfprintf_r+0xb0>
  4025b8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4025bc:	2300      	movs	r3, #0
  4025be:	461c      	mov	r4, r3
  4025c0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4025c4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4025c8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4025cc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4025d0:	2809      	cmp	r0, #9
  4025d2:	d9f5      	bls.n	4025c0 <_svfprintf_r+0x804>
  4025d4:	940d      	str	r4, [sp, #52]	; 0x34
  4025d6:	e44b      	b.n	401e70 <_svfprintf_r+0xb4>
  4025d8:	f04b 0b10 	orr.w	fp, fp, #16
  4025dc:	9311      	str	r3, [sp, #68]	; 0x44
  4025de:	f01b 0320 	ands.w	r3, fp, #32
  4025e2:	f43f ae1d 	beq.w	402220 <_svfprintf_r+0x464>
  4025e6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4025e8:	3507      	adds	r5, #7
  4025ea:	f025 0307 	bic.w	r3, r5, #7
  4025ee:	f103 0208 	add.w	r2, r3, #8
  4025f2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4025f6:	920f      	str	r2, [sp, #60]	; 0x3c
  4025f8:	2300      	movs	r3, #0
  4025fa:	e4d2      	b.n	401fa2 <_svfprintf_r+0x1e6>
  4025fc:	9311      	str	r3, [sp, #68]	; 0x44
  4025fe:	2a00      	cmp	r2, #0
  402600:	f040 85e7 	bne.w	4031d2 <_svfprintf_r+0x1416>
  402604:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402606:	2a00      	cmp	r2, #0
  402608:	f43f aca3 	beq.w	401f52 <_svfprintf_r+0x196>
  40260c:	2300      	movs	r3, #0
  40260e:	2101      	movs	r1, #1
  402610:	461f      	mov	r7, r3
  402612:	9108      	str	r1, [sp, #32]
  402614:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402618:	f8cd b01c 	str.w	fp, [sp, #28]
  40261c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402620:	930a      	str	r3, [sp, #40]	; 0x28
  402622:	9312      	str	r3, [sp, #72]	; 0x48
  402624:	910e      	str	r1, [sp, #56]	; 0x38
  402626:	ae28      	add	r6, sp, #160	; 0xa0
  402628:	e4e4      	b.n	401ff4 <_svfprintf_r+0x238>
  40262a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40262c:	e534      	b.n	402098 <_svfprintf_r+0x2dc>
  40262e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402630:	2b65      	cmp	r3, #101	; 0x65
  402632:	f340 80a7 	ble.w	402784 <_svfprintf_r+0x9c8>
  402636:	a815      	add	r0, sp, #84	; 0x54
  402638:	c80d      	ldmia	r0, {r0, r2, r3}
  40263a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40263c:	f003 f9d8 	bl	4059f0 <__aeabi_dcmpeq>
  402640:	2800      	cmp	r0, #0
  402642:	f000 8150 	beq.w	4028e6 <_svfprintf_r+0xb2a>
  402646:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402648:	4a20      	ldr	r2, [pc, #128]	; (4026cc <_svfprintf_r+0x910>)
  40264a:	f8c8 2000 	str.w	r2, [r8]
  40264e:	3301      	adds	r3, #1
  402650:	3401      	adds	r4, #1
  402652:	2201      	movs	r2, #1
  402654:	2b07      	cmp	r3, #7
  402656:	9427      	str	r4, [sp, #156]	; 0x9c
  402658:	9326      	str	r3, [sp, #152]	; 0x98
  40265a:	f8c8 2004 	str.w	r2, [r8, #4]
  40265e:	f300 836a 	bgt.w	402d36 <_svfprintf_r+0xf7a>
  402662:	f108 0808 	add.w	r8, r8, #8
  402666:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402668:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40266a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40266c:	4293      	cmp	r3, r2
  40266e:	db03      	blt.n	402678 <_svfprintf_r+0x8bc>
  402670:	9b07      	ldr	r3, [sp, #28]
  402672:	07dd      	lsls	r5, r3, #31
  402674:	f57f ad82 	bpl.w	40217c <_svfprintf_r+0x3c0>
  402678:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40267a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40267c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40267e:	f8c8 2000 	str.w	r2, [r8]
  402682:	3301      	adds	r3, #1
  402684:	440c      	add	r4, r1
  402686:	2b07      	cmp	r3, #7
  402688:	f8c8 1004 	str.w	r1, [r8, #4]
  40268c:	9427      	str	r4, [sp, #156]	; 0x9c
  40268e:	9326      	str	r3, [sp, #152]	; 0x98
  402690:	f300 839e 	bgt.w	402dd0 <_svfprintf_r+0x1014>
  402694:	f108 0808 	add.w	r8, r8, #8
  402698:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40269a:	1e5e      	subs	r6, r3, #1
  40269c:	2e00      	cmp	r6, #0
  40269e:	f77f ad6d 	ble.w	40217c <_svfprintf_r+0x3c0>
  4026a2:	2e10      	cmp	r6, #16
  4026a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026a6:	4d0a      	ldr	r5, [pc, #40]	; (4026d0 <_svfprintf_r+0x914>)
  4026a8:	f340 81f5 	ble.w	402a96 <_svfprintf_r+0xcda>
  4026ac:	4622      	mov	r2, r4
  4026ae:	2710      	movs	r7, #16
  4026b0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4026b4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4026b6:	e013      	b.n	4026e0 <_svfprintf_r+0x924>
  4026b8:	00406860 	.word	0x00406860
  4026bc:	0040684c 	.word	0x0040684c
  4026c0:	7fefffff 	.word	0x7fefffff
  4026c4:	00406840 	.word	0x00406840
  4026c8:	0040683c 	.word	0x0040683c
  4026cc:	0040687c 	.word	0x0040687c
  4026d0:	00406890 	.word	0x00406890
  4026d4:	f108 0808 	add.w	r8, r8, #8
  4026d8:	3e10      	subs	r6, #16
  4026da:	2e10      	cmp	r6, #16
  4026dc:	f340 81da 	ble.w	402a94 <_svfprintf_r+0xcd8>
  4026e0:	3301      	adds	r3, #1
  4026e2:	3210      	adds	r2, #16
  4026e4:	2b07      	cmp	r3, #7
  4026e6:	9227      	str	r2, [sp, #156]	; 0x9c
  4026e8:	9326      	str	r3, [sp, #152]	; 0x98
  4026ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4026ee:	ddf1      	ble.n	4026d4 <_svfprintf_r+0x918>
  4026f0:	aa25      	add	r2, sp, #148	; 0x94
  4026f2:	4621      	mov	r1, r4
  4026f4:	4658      	mov	r0, fp
  4026f6:	f002 fcb1 	bl	40505c <__ssprint_r>
  4026fa:	2800      	cmp	r0, #0
  4026fc:	f47f ac30 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402700:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402702:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402704:	46c8      	mov	r8, r9
  402706:	e7e7      	b.n	4026d8 <_svfprintf_r+0x91c>
  402708:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40270a:	9a08      	ldr	r2, [sp, #32]
  40270c:	1a9f      	subs	r7, r3, r2
  40270e:	2f00      	cmp	r7, #0
  402710:	f77f ace5 	ble.w	4020de <_svfprintf_r+0x322>
  402714:	2f10      	cmp	r7, #16
  402716:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402718:	4db6      	ldr	r5, [pc, #728]	; (4029f4 <_svfprintf_r+0xc38>)
  40271a:	dd27      	ble.n	40276c <_svfprintf_r+0x9b0>
  40271c:	4642      	mov	r2, r8
  40271e:	4621      	mov	r1, r4
  402720:	46b0      	mov	r8, r6
  402722:	f04f 0b10 	mov.w	fp, #16
  402726:	462e      	mov	r6, r5
  402728:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40272a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40272c:	e004      	b.n	402738 <_svfprintf_r+0x97c>
  40272e:	3f10      	subs	r7, #16
  402730:	2f10      	cmp	r7, #16
  402732:	f102 0208 	add.w	r2, r2, #8
  402736:	dd15      	ble.n	402764 <_svfprintf_r+0x9a8>
  402738:	3301      	adds	r3, #1
  40273a:	3110      	adds	r1, #16
  40273c:	2b07      	cmp	r3, #7
  40273e:	9127      	str	r1, [sp, #156]	; 0x9c
  402740:	9326      	str	r3, [sp, #152]	; 0x98
  402742:	e882 0840 	stmia.w	r2, {r6, fp}
  402746:	ddf2      	ble.n	40272e <_svfprintf_r+0x972>
  402748:	aa25      	add	r2, sp, #148	; 0x94
  40274a:	4629      	mov	r1, r5
  40274c:	4620      	mov	r0, r4
  40274e:	f002 fc85 	bl	40505c <__ssprint_r>
  402752:	2800      	cmp	r0, #0
  402754:	f47f ac04 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402758:	3f10      	subs	r7, #16
  40275a:	2f10      	cmp	r7, #16
  40275c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40275e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402760:	464a      	mov	r2, r9
  402762:	dce9      	bgt.n	402738 <_svfprintf_r+0x97c>
  402764:	4635      	mov	r5, r6
  402766:	460c      	mov	r4, r1
  402768:	4646      	mov	r6, r8
  40276a:	4690      	mov	r8, r2
  40276c:	3301      	adds	r3, #1
  40276e:	443c      	add	r4, r7
  402770:	2b07      	cmp	r3, #7
  402772:	9427      	str	r4, [sp, #156]	; 0x9c
  402774:	9326      	str	r3, [sp, #152]	; 0x98
  402776:	e888 00a0 	stmia.w	r8, {r5, r7}
  40277a:	f300 8232 	bgt.w	402be2 <_svfprintf_r+0xe26>
  40277e:	f108 0808 	add.w	r8, r8, #8
  402782:	e4ac      	b.n	4020de <_svfprintf_r+0x322>
  402784:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402786:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402788:	2b01      	cmp	r3, #1
  40278a:	f340 81fe 	ble.w	402b8a <_svfprintf_r+0xdce>
  40278e:	3701      	adds	r7, #1
  402790:	3401      	adds	r4, #1
  402792:	2301      	movs	r3, #1
  402794:	2f07      	cmp	r7, #7
  402796:	9427      	str	r4, [sp, #156]	; 0x9c
  402798:	9726      	str	r7, [sp, #152]	; 0x98
  40279a:	f8c8 6000 	str.w	r6, [r8]
  40279e:	f8c8 3004 	str.w	r3, [r8, #4]
  4027a2:	f300 8203 	bgt.w	402bac <_svfprintf_r+0xdf0>
  4027a6:	f108 0808 	add.w	r8, r8, #8
  4027aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4027ac:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4027ae:	f8c8 3000 	str.w	r3, [r8]
  4027b2:	3701      	adds	r7, #1
  4027b4:	4414      	add	r4, r2
  4027b6:	2f07      	cmp	r7, #7
  4027b8:	9427      	str	r4, [sp, #156]	; 0x9c
  4027ba:	9726      	str	r7, [sp, #152]	; 0x98
  4027bc:	f8c8 2004 	str.w	r2, [r8, #4]
  4027c0:	f300 8200 	bgt.w	402bc4 <_svfprintf_r+0xe08>
  4027c4:	f108 0808 	add.w	r8, r8, #8
  4027c8:	a815      	add	r0, sp, #84	; 0x54
  4027ca:	c80d      	ldmia	r0, {r0, r2, r3}
  4027cc:	9914      	ldr	r1, [sp, #80]	; 0x50
  4027ce:	f003 f90f 	bl	4059f0 <__aeabi_dcmpeq>
  4027d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027d4:	2800      	cmp	r0, #0
  4027d6:	f040 8101 	bne.w	4029dc <_svfprintf_r+0xc20>
  4027da:	3b01      	subs	r3, #1
  4027dc:	3701      	adds	r7, #1
  4027de:	3601      	adds	r6, #1
  4027e0:	441c      	add	r4, r3
  4027e2:	2f07      	cmp	r7, #7
  4027e4:	9726      	str	r7, [sp, #152]	; 0x98
  4027e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4027e8:	f8c8 6000 	str.w	r6, [r8]
  4027ec:	f8c8 3004 	str.w	r3, [r8, #4]
  4027f0:	f300 8127 	bgt.w	402a42 <_svfprintf_r+0xc86>
  4027f4:	f108 0808 	add.w	r8, r8, #8
  4027f8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4027fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4027fe:	3701      	adds	r7, #1
  402800:	4414      	add	r4, r2
  402802:	ab21      	add	r3, sp, #132	; 0x84
  402804:	2f07      	cmp	r7, #7
  402806:	9427      	str	r4, [sp, #156]	; 0x9c
  402808:	9726      	str	r7, [sp, #152]	; 0x98
  40280a:	f8c8 3000 	str.w	r3, [r8]
  40280e:	f77f acb3 	ble.w	402178 <_svfprintf_r+0x3bc>
  402812:	aa25      	add	r2, sp, #148	; 0x94
  402814:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402816:	980c      	ldr	r0, [sp, #48]	; 0x30
  402818:	f002 fc20 	bl	40505c <__ssprint_r>
  40281c:	2800      	cmp	r0, #0
  40281e:	f47f ab9f 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402822:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402824:	46c8      	mov	r8, r9
  402826:	e4a9      	b.n	40217c <_svfprintf_r+0x3c0>
  402828:	aa25      	add	r2, sp, #148	; 0x94
  40282a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40282c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40282e:	f002 fc15 	bl	40505c <__ssprint_r>
  402832:	2800      	cmp	r0, #0
  402834:	f43f aceb 	beq.w	40220e <_svfprintf_r+0x452>
  402838:	f7ff bb92 	b.w	401f60 <_svfprintf_r+0x1a4>
  40283c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402840:	2b01      	cmp	r3, #1
  402842:	f000 8134 	beq.w	402aae <_svfprintf_r+0xcf2>
  402846:	2b02      	cmp	r3, #2
  402848:	d125      	bne.n	402896 <_svfprintf_r+0xada>
  40284a:	f8cd b01c 	str.w	fp, [sp, #28]
  40284e:	2400      	movs	r4, #0
  402850:	2500      	movs	r5, #0
  402852:	e61e      	b.n	402492 <_svfprintf_r+0x6d6>
  402854:	aa25      	add	r2, sp, #148	; 0x94
  402856:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402858:	980c      	ldr	r0, [sp, #48]	; 0x30
  40285a:	f002 fbff 	bl	40505c <__ssprint_r>
  40285e:	2800      	cmp	r0, #0
  402860:	f47f ab7e 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402864:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402866:	46c8      	mov	r8, r9
  402868:	e475      	b.n	402156 <_svfprintf_r+0x39a>
  40286a:	aa25      	add	r2, sp, #148	; 0x94
  40286c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40286e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402870:	f002 fbf4 	bl	40505c <__ssprint_r>
  402874:	2800      	cmp	r0, #0
  402876:	f47f ab73 	bne.w	401f60 <_svfprintf_r+0x1a4>
  40287a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40287c:	46c8      	mov	r8, r9
  40287e:	e41b      	b.n	4020b8 <_svfprintf_r+0x2fc>
  402880:	aa25      	add	r2, sp, #148	; 0x94
  402882:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402884:	980c      	ldr	r0, [sp, #48]	; 0x30
  402886:	f002 fbe9 	bl	40505c <__ssprint_r>
  40288a:	2800      	cmp	r0, #0
  40288c:	f47f ab68 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402890:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402892:	46c8      	mov	r8, r9
  402894:	e420      	b.n	4020d8 <_svfprintf_r+0x31c>
  402896:	f8cd b01c 	str.w	fp, [sp, #28]
  40289a:	2400      	movs	r4, #0
  40289c:	2500      	movs	r5, #0
  40289e:	4649      	mov	r1, r9
  4028a0:	e000      	b.n	4028a4 <_svfprintf_r+0xae8>
  4028a2:	4631      	mov	r1, r6
  4028a4:	08e2      	lsrs	r2, r4, #3
  4028a6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4028aa:	08e8      	lsrs	r0, r5, #3
  4028ac:	f004 0307 	and.w	r3, r4, #7
  4028b0:	4605      	mov	r5, r0
  4028b2:	4614      	mov	r4, r2
  4028b4:	3330      	adds	r3, #48	; 0x30
  4028b6:	ea54 0205 	orrs.w	r2, r4, r5
  4028ba:	f801 3c01 	strb.w	r3, [r1, #-1]
  4028be:	f101 36ff 	add.w	r6, r1, #4294967295
  4028c2:	d1ee      	bne.n	4028a2 <_svfprintf_r+0xae6>
  4028c4:	9a07      	ldr	r2, [sp, #28]
  4028c6:	07d2      	lsls	r2, r2, #31
  4028c8:	f57f adf3 	bpl.w	4024b2 <_svfprintf_r+0x6f6>
  4028cc:	2b30      	cmp	r3, #48	; 0x30
  4028ce:	f43f adf0 	beq.w	4024b2 <_svfprintf_r+0x6f6>
  4028d2:	3902      	subs	r1, #2
  4028d4:	2330      	movs	r3, #48	; 0x30
  4028d6:	f806 3c01 	strb.w	r3, [r6, #-1]
  4028da:	eba9 0301 	sub.w	r3, r9, r1
  4028de:	930e      	str	r3, [sp, #56]	; 0x38
  4028e0:	460e      	mov	r6, r1
  4028e2:	f7ff bb7b 	b.w	401fdc <_svfprintf_r+0x220>
  4028e6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4028e8:	2900      	cmp	r1, #0
  4028ea:	f340 822e 	ble.w	402d4a <_svfprintf_r+0xf8e>
  4028ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4028f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4028f2:	4293      	cmp	r3, r2
  4028f4:	bfa8      	it	ge
  4028f6:	4613      	movge	r3, r2
  4028f8:	2b00      	cmp	r3, #0
  4028fa:	461f      	mov	r7, r3
  4028fc:	dd0d      	ble.n	40291a <_svfprintf_r+0xb5e>
  4028fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402900:	f8c8 6000 	str.w	r6, [r8]
  402904:	3301      	adds	r3, #1
  402906:	443c      	add	r4, r7
  402908:	2b07      	cmp	r3, #7
  40290a:	9427      	str	r4, [sp, #156]	; 0x9c
  40290c:	f8c8 7004 	str.w	r7, [r8, #4]
  402910:	9326      	str	r3, [sp, #152]	; 0x98
  402912:	f300 831f 	bgt.w	402f54 <_svfprintf_r+0x1198>
  402916:	f108 0808 	add.w	r8, r8, #8
  40291a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40291c:	2f00      	cmp	r7, #0
  40291e:	bfa8      	it	ge
  402920:	1bdb      	subge	r3, r3, r7
  402922:	2b00      	cmp	r3, #0
  402924:	461f      	mov	r7, r3
  402926:	f340 80d6 	ble.w	402ad6 <_svfprintf_r+0xd1a>
  40292a:	2f10      	cmp	r7, #16
  40292c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40292e:	4d31      	ldr	r5, [pc, #196]	; (4029f4 <_svfprintf_r+0xc38>)
  402930:	f340 81ed 	ble.w	402d0e <_svfprintf_r+0xf52>
  402934:	4642      	mov	r2, r8
  402936:	4621      	mov	r1, r4
  402938:	46b0      	mov	r8, r6
  40293a:	f04f 0b10 	mov.w	fp, #16
  40293e:	462e      	mov	r6, r5
  402940:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402942:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402944:	e004      	b.n	402950 <_svfprintf_r+0xb94>
  402946:	3208      	adds	r2, #8
  402948:	3f10      	subs	r7, #16
  40294a:	2f10      	cmp	r7, #16
  40294c:	f340 81db 	ble.w	402d06 <_svfprintf_r+0xf4a>
  402950:	3301      	adds	r3, #1
  402952:	3110      	adds	r1, #16
  402954:	2b07      	cmp	r3, #7
  402956:	9127      	str	r1, [sp, #156]	; 0x9c
  402958:	9326      	str	r3, [sp, #152]	; 0x98
  40295a:	e882 0840 	stmia.w	r2, {r6, fp}
  40295e:	ddf2      	ble.n	402946 <_svfprintf_r+0xb8a>
  402960:	aa25      	add	r2, sp, #148	; 0x94
  402962:	4629      	mov	r1, r5
  402964:	4620      	mov	r0, r4
  402966:	f002 fb79 	bl	40505c <__ssprint_r>
  40296a:	2800      	cmp	r0, #0
  40296c:	f47f aaf8 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402970:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402972:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402974:	464a      	mov	r2, r9
  402976:	e7e7      	b.n	402948 <_svfprintf_r+0xb8c>
  402978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40297a:	930e      	str	r3, [sp, #56]	; 0x38
  40297c:	464e      	mov	r6, r9
  40297e:	f7ff bb2d 	b.w	401fdc <_svfprintf_r+0x220>
  402982:	2d00      	cmp	r5, #0
  402984:	bf08      	it	eq
  402986:	2c0a      	cmpeq	r4, #10
  402988:	f0c0 808f 	bcc.w	402aaa <_svfprintf_r+0xcee>
  40298c:	464e      	mov	r6, r9
  40298e:	4620      	mov	r0, r4
  402990:	4629      	mov	r1, r5
  402992:	220a      	movs	r2, #10
  402994:	2300      	movs	r3, #0
  402996:	f003 f89b 	bl	405ad0 <__aeabi_uldivmod>
  40299a:	3230      	adds	r2, #48	; 0x30
  40299c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4029a0:	4620      	mov	r0, r4
  4029a2:	4629      	mov	r1, r5
  4029a4:	2300      	movs	r3, #0
  4029a6:	220a      	movs	r2, #10
  4029a8:	f003 f892 	bl	405ad0 <__aeabi_uldivmod>
  4029ac:	4604      	mov	r4, r0
  4029ae:	460d      	mov	r5, r1
  4029b0:	ea54 0305 	orrs.w	r3, r4, r5
  4029b4:	d1eb      	bne.n	40298e <_svfprintf_r+0xbd2>
  4029b6:	eba9 0306 	sub.w	r3, r9, r6
  4029ba:	930e      	str	r3, [sp, #56]	; 0x38
  4029bc:	f7ff bb0e 	b.w	401fdc <_svfprintf_r+0x220>
  4029c0:	aa25      	add	r2, sp, #148	; 0x94
  4029c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029c4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029c6:	f002 fb49 	bl	40505c <__ssprint_r>
  4029ca:	2800      	cmp	r0, #0
  4029cc:	f47f aac8 	bne.w	401f60 <_svfprintf_r+0x1a4>
  4029d0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029d4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029d6:	46c8      	mov	r8, r9
  4029d8:	f7ff bb5e 	b.w	402098 <_svfprintf_r+0x2dc>
  4029dc:	1e5e      	subs	r6, r3, #1
  4029de:	2e00      	cmp	r6, #0
  4029e0:	f77f af0a 	ble.w	4027f8 <_svfprintf_r+0xa3c>
  4029e4:	2e10      	cmp	r6, #16
  4029e6:	4d03      	ldr	r5, [pc, #12]	; (4029f4 <_svfprintf_r+0xc38>)
  4029e8:	dd22      	ble.n	402a30 <_svfprintf_r+0xc74>
  4029ea:	4622      	mov	r2, r4
  4029ec:	f04f 0b10 	mov.w	fp, #16
  4029f0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4029f2:	e006      	b.n	402a02 <_svfprintf_r+0xc46>
  4029f4:	00406890 	.word	0x00406890
  4029f8:	3e10      	subs	r6, #16
  4029fa:	2e10      	cmp	r6, #16
  4029fc:	f108 0808 	add.w	r8, r8, #8
  402a00:	dd15      	ble.n	402a2e <_svfprintf_r+0xc72>
  402a02:	3701      	adds	r7, #1
  402a04:	3210      	adds	r2, #16
  402a06:	2f07      	cmp	r7, #7
  402a08:	9227      	str	r2, [sp, #156]	; 0x9c
  402a0a:	9726      	str	r7, [sp, #152]	; 0x98
  402a0c:	e888 0820 	stmia.w	r8, {r5, fp}
  402a10:	ddf2      	ble.n	4029f8 <_svfprintf_r+0xc3c>
  402a12:	aa25      	add	r2, sp, #148	; 0x94
  402a14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a16:	4620      	mov	r0, r4
  402a18:	f002 fb20 	bl	40505c <__ssprint_r>
  402a1c:	2800      	cmp	r0, #0
  402a1e:	f47f aa9f 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402a22:	3e10      	subs	r6, #16
  402a24:	2e10      	cmp	r6, #16
  402a26:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a28:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a2a:	46c8      	mov	r8, r9
  402a2c:	dce9      	bgt.n	402a02 <_svfprintf_r+0xc46>
  402a2e:	4614      	mov	r4, r2
  402a30:	3701      	adds	r7, #1
  402a32:	4434      	add	r4, r6
  402a34:	2f07      	cmp	r7, #7
  402a36:	9427      	str	r4, [sp, #156]	; 0x9c
  402a38:	9726      	str	r7, [sp, #152]	; 0x98
  402a3a:	e888 0060 	stmia.w	r8, {r5, r6}
  402a3e:	f77f aed9 	ble.w	4027f4 <_svfprintf_r+0xa38>
  402a42:	aa25      	add	r2, sp, #148	; 0x94
  402a44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a46:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a48:	f002 fb08 	bl	40505c <__ssprint_r>
  402a4c:	2800      	cmp	r0, #0
  402a4e:	f47f aa87 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402a52:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a54:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a56:	46c8      	mov	r8, r9
  402a58:	e6ce      	b.n	4027f8 <_svfprintf_r+0xa3c>
  402a5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a5c:	6814      	ldr	r4, [r2, #0]
  402a5e:	4613      	mov	r3, r2
  402a60:	3304      	adds	r3, #4
  402a62:	17e5      	asrs	r5, r4, #31
  402a64:	930f      	str	r3, [sp, #60]	; 0x3c
  402a66:	4622      	mov	r2, r4
  402a68:	462b      	mov	r3, r5
  402a6a:	e4fa      	b.n	402462 <_svfprintf_r+0x6a6>
  402a6c:	3204      	adds	r2, #4
  402a6e:	681c      	ldr	r4, [r3, #0]
  402a70:	920f      	str	r2, [sp, #60]	; 0x3c
  402a72:	2301      	movs	r3, #1
  402a74:	2500      	movs	r5, #0
  402a76:	f7ff ba94 	b.w	401fa2 <_svfprintf_r+0x1e6>
  402a7a:	681c      	ldr	r4, [r3, #0]
  402a7c:	3304      	adds	r3, #4
  402a7e:	930f      	str	r3, [sp, #60]	; 0x3c
  402a80:	2500      	movs	r5, #0
  402a82:	e421      	b.n	4022c8 <_svfprintf_r+0x50c>
  402a84:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a86:	460a      	mov	r2, r1
  402a88:	3204      	adds	r2, #4
  402a8a:	680c      	ldr	r4, [r1, #0]
  402a8c:	920f      	str	r2, [sp, #60]	; 0x3c
  402a8e:	2500      	movs	r5, #0
  402a90:	f7ff ba87 	b.w	401fa2 <_svfprintf_r+0x1e6>
  402a94:	4614      	mov	r4, r2
  402a96:	3301      	adds	r3, #1
  402a98:	4434      	add	r4, r6
  402a9a:	2b07      	cmp	r3, #7
  402a9c:	9427      	str	r4, [sp, #156]	; 0x9c
  402a9e:	9326      	str	r3, [sp, #152]	; 0x98
  402aa0:	e888 0060 	stmia.w	r8, {r5, r6}
  402aa4:	f77f ab68 	ble.w	402178 <_svfprintf_r+0x3bc>
  402aa8:	e6b3      	b.n	402812 <_svfprintf_r+0xa56>
  402aaa:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402aae:	f8cd b01c 	str.w	fp, [sp, #28]
  402ab2:	ae42      	add	r6, sp, #264	; 0x108
  402ab4:	3430      	adds	r4, #48	; 0x30
  402ab6:	2301      	movs	r3, #1
  402ab8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402abc:	930e      	str	r3, [sp, #56]	; 0x38
  402abe:	f7ff ba8d 	b.w	401fdc <_svfprintf_r+0x220>
  402ac2:	aa25      	add	r2, sp, #148	; 0x94
  402ac4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ac6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ac8:	f002 fac8 	bl	40505c <__ssprint_r>
  402acc:	2800      	cmp	r0, #0
  402ace:	f47f aa47 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402ad2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ad4:	46c8      	mov	r8, r9
  402ad6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402ad8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ada:	429a      	cmp	r2, r3
  402adc:	db44      	blt.n	402b68 <_svfprintf_r+0xdac>
  402ade:	9b07      	ldr	r3, [sp, #28]
  402ae0:	07d9      	lsls	r1, r3, #31
  402ae2:	d441      	bmi.n	402b68 <_svfprintf_r+0xdac>
  402ae4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ae6:	9812      	ldr	r0, [sp, #72]	; 0x48
  402ae8:	1a9a      	subs	r2, r3, r2
  402aea:	1a1d      	subs	r5, r3, r0
  402aec:	4295      	cmp	r5, r2
  402aee:	bfa8      	it	ge
  402af0:	4615      	movge	r5, r2
  402af2:	2d00      	cmp	r5, #0
  402af4:	dd0e      	ble.n	402b14 <_svfprintf_r+0xd58>
  402af6:	9926      	ldr	r1, [sp, #152]	; 0x98
  402af8:	f8c8 5004 	str.w	r5, [r8, #4]
  402afc:	3101      	adds	r1, #1
  402afe:	4406      	add	r6, r0
  402b00:	442c      	add	r4, r5
  402b02:	2907      	cmp	r1, #7
  402b04:	f8c8 6000 	str.w	r6, [r8]
  402b08:	9427      	str	r4, [sp, #156]	; 0x9c
  402b0a:	9126      	str	r1, [sp, #152]	; 0x98
  402b0c:	f300 823b 	bgt.w	402f86 <_svfprintf_r+0x11ca>
  402b10:	f108 0808 	add.w	r8, r8, #8
  402b14:	2d00      	cmp	r5, #0
  402b16:	bfac      	ite	ge
  402b18:	1b56      	subge	r6, r2, r5
  402b1a:	4616      	movlt	r6, r2
  402b1c:	2e00      	cmp	r6, #0
  402b1e:	f77f ab2d 	ble.w	40217c <_svfprintf_r+0x3c0>
  402b22:	2e10      	cmp	r6, #16
  402b24:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b26:	4db0      	ldr	r5, [pc, #704]	; (402de8 <_svfprintf_r+0x102c>)
  402b28:	ddb5      	ble.n	402a96 <_svfprintf_r+0xcda>
  402b2a:	4622      	mov	r2, r4
  402b2c:	2710      	movs	r7, #16
  402b2e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b32:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402b34:	e004      	b.n	402b40 <_svfprintf_r+0xd84>
  402b36:	f108 0808 	add.w	r8, r8, #8
  402b3a:	3e10      	subs	r6, #16
  402b3c:	2e10      	cmp	r6, #16
  402b3e:	dda9      	ble.n	402a94 <_svfprintf_r+0xcd8>
  402b40:	3301      	adds	r3, #1
  402b42:	3210      	adds	r2, #16
  402b44:	2b07      	cmp	r3, #7
  402b46:	9227      	str	r2, [sp, #156]	; 0x9c
  402b48:	9326      	str	r3, [sp, #152]	; 0x98
  402b4a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b4e:	ddf2      	ble.n	402b36 <_svfprintf_r+0xd7a>
  402b50:	aa25      	add	r2, sp, #148	; 0x94
  402b52:	4621      	mov	r1, r4
  402b54:	4658      	mov	r0, fp
  402b56:	f002 fa81 	bl	40505c <__ssprint_r>
  402b5a:	2800      	cmp	r0, #0
  402b5c:	f47f aa00 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402b60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b64:	46c8      	mov	r8, r9
  402b66:	e7e8      	b.n	402b3a <_svfprintf_r+0xd7e>
  402b68:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b6a:	9819      	ldr	r0, [sp, #100]	; 0x64
  402b6c:	991a      	ldr	r1, [sp, #104]	; 0x68
  402b6e:	f8c8 1000 	str.w	r1, [r8]
  402b72:	3301      	adds	r3, #1
  402b74:	4404      	add	r4, r0
  402b76:	2b07      	cmp	r3, #7
  402b78:	9427      	str	r4, [sp, #156]	; 0x9c
  402b7a:	f8c8 0004 	str.w	r0, [r8, #4]
  402b7e:	9326      	str	r3, [sp, #152]	; 0x98
  402b80:	f300 81f5 	bgt.w	402f6e <_svfprintf_r+0x11b2>
  402b84:	f108 0808 	add.w	r8, r8, #8
  402b88:	e7ac      	b.n	402ae4 <_svfprintf_r+0xd28>
  402b8a:	9b07      	ldr	r3, [sp, #28]
  402b8c:	07da      	lsls	r2, r3, #31
  402b8e:	f53f adfe 	bmi.w	40278e <_svfprintf_r+0x9d2>
  402b92:	3701      	adds	r7, #1
  402b94:	3401      	adds	r4, #1
  402b96:	2301      	movs	r3, #1
  402b98:	2f07      	cmp	r7, #7
  402b9a:	9427      	str	r4, [sp, #156]	; 0x9c
  402b9c:	9726      	str	r7, [sp, #152]	; 0x98
  402b9e:	f8c8 6000 	str.w	r6, [r8]
  402ba2:	f8c8 3004 	str.w	r3, [r8, #4]
  402ba6:	f77f ae25 	ble.w	4027f4 <_svfprintf_r+0xa38>
  402baa:	e74a      	b.n	402a42 <_svfprintf_r+0xc86>
  402bac:	aa25      	add	r2, sp, #148	; 0x94
  402bae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bb0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bb2:	f002 fa53 	bl	40505c <__ssprint_r>
  402bb6:	2800      	cmp	r0, #0
  402bb8:	f47f a9d2 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402bbc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bbe:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bc0:	46c8      	mov	r8, r9
  402bc2:	e5f2      	b.n	4027aa <_svfprintf_r+0x9ee>
  402bc4:	aa25      	add	r2, sp, #148	; 0x94
  402bc6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bc8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bca:	f002 fa47 	bl	40505c <__ssprint_r>
  402bce:	2800      	cmp	r0, #0
  402bd0:	f47f a9c6 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402bd4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bd6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bd8:	46c8      	mov	r8, r9
  402bda:	e5f5      	b.n	4027c8 <_svfprintf_r+0xa0c>
  402bdc:	464e      	mov	r6, r9
  402bde:	f7ff b9fd 	b.w	401fdc <_svfprintf_r+0x220>
  402be2:	aa25      	add	r2, sp, #148	; 0x94
  402be4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402be6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402be8:	f002 fa38 	bl	40505c <__ssprint_r>
  402bec:	2800      	cmp	r0, #0
  402bee:	f47f a9b7 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402bf2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bf4:	46c8      	mov	r8, r9
  402bf6:	f7ff ba72 	b.w	4020de <_svfprintf_r+0x322>
  402bfa:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402bfc:	4622      	mov	r2, r4
  402bfe:	4620      	mov	r0, r4
  402c00:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402c02:	4623      	mov	r3, r4
  402c04:	4621      	mov	r1, r4
  402c06:	f002 ff25 	bl	405a54 <__aeabi_dcmpun>
  402c0a:	2800      	cmp	r0, #0
  402c0c:	f040 8286 	bne.w	40311c <_svfprintf_r+0x1360>
  402c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c12:	3301      	adds	r3, #1
  402c14:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c16:	f023 0320 	bic.w	r3, r3, #32
  402c1a:	930e      	str	r3, [sp, #56]	; 0x38
  402c1c:	f000 81e2 	beq.w	402fe4 <_svfprintf_r+0x1228>
  402c20:	2b47      	cmp	r3, #71	; 0x47
  402c22:	f000 811e 	beq.w	402e62 <_svfprintf_r+0x10a6>
  402c26:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402c2a:	9307      	str	r3, [sp, #28]
  402c2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402c2e:	1e1f      	subs	r7, r3, #0
  402c30:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402c32:	9308      	str	r3, [sp, #32]
  402c34:	bfbb      	ittet	lt
  402c36:	463b      	movlt	r3, r7
  402c38:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402c3c:	2300      	movge	r3, #0
  402c3e:	232d      	movlt	r3, #45	; 0x2d
  402c40:	9310      	str	r3, [sp, #64]	; 0x40
  402c42:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c44:	2b66      	cmp	r3, #102	; 0x66
  402c46:	f000 81bb 	beq.w	402fc0 <_svfprintf_r+0x1204>
  402c4a:	2b46      	cmp	r3, #70	; 0x46
  402c4c:	f000 80df 	beq.w	402e0e <_svfprintf_r+0x1052>
  402c50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c52:	9a08      	ldr	r2, [sp, #32]
  402c54:	2b45      	cmp	r3, #69	; 0x45
  402c56:	bf0c      	ite	eq
  402c58:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402c5a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402c5c:	a823      	add	r0, sp, #140	; 0x8c
  402c5e:	a920      	add	r1, sp, #128	; 0x80
  402c60:	bf08      	it	eq
  402c62:	1c5d      	addeq	r5, r3, #1
  402c64:	9004      	str	r0, [sp, #16]
  402c66:	9103      	str	r1, [sp, #12]
  402c68:	a81f      	add	r0, sp, #124	; 0x7c
  402c6a:	2102      	movs	r1, #2
  402c6c:	463b      	mov	r3, r7
  402c6e:	9002      	str	r0, [sp, #8]
  402c70:	9501      	str	r5, [sp, #4]
  402c72:	9100      	str	r1, [sp, #0]
  402c74:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c76:	f000 fb73 	bl	403360 <_dtoa_r>
  402c7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c7c:	2b67      	cmp	r3, #103	; 0x67
  402c7e:	4606      	mov	r6, r0
  402c80:	f040 81e0 	bne.w	403044 <_svfprintf_r+0x1288>
  402c84:	f01b 0f01 	tst.w	fp, #1
  402c88:	f000 8246 	beq.w	403118 <_svfprintf_r+0x135c>
  402c8c:	1974      	adds	r4, r6, r5
  402c8e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402c90:	9808      	ldr	r0, [sp, #32]
  402c92:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402c94:	4639      	mov	r1, r7
  402c96:	f002 feab 	bl	4059f0 <__aeabi_dcmpeq>
  402c9a:	2800      	cmp	r0, #0
  402c9c:	f040 8165 	bne.w	402f6a <_svfprintf_r+0x11ae>
  402ca0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402ca2:	42a3      	cmp	r3, r4
  402ca4:	d206      	bcs.n	402cb4 <_svfprintf_r+0xef8>
  402ca6:	2130      	movs	r1, #48	; 0x30
  402ca8:	1c5a      	adds	r2, r3, #1
  402caa:	9223      	str	r2, [sp, #140]	; 0x8c
  402cac:	7019      	strb	r1, [r3, #0]
  402cae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402cb0:	429c      	cmp	r4, r3
  402cb2:	d8f9      	bhi.n	402ca8 <_svfprintf_r+0xeec>
  402cb4:	1b9b      	subs	r3, r3, r6
  402cb6:	9313      	str	r3, [sp, #76]	; 0x4c
  402cb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402cba:	2b47      	cmp	r3, #71	; 0x47
  402cbc:	f000 80e9 	beq.w	402e92 <_svfprintf_r+0x10d6>
  402cc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cc2:	2b65      	cmp	r3, #101	; 0x65
  402cc4:	f340 81cd 	ble.w	403062 <_svfprintf_r+0x12a6>
  402cc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cca:	2b66      	cmp	r3, #102	; 0x66
  402ccc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402cce:	9312      	str	r3, [sp, #72]	; 0x48
  402cd0:	f000 819e 	beq.w	403010 <_svfprintf_r+0x1254>
  402cd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cd6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402cd8:	4619      	mov	r1, r3
  402cda:	4291      	cmp	r1, r2
  402cdc:	f300 818a 	bgt.w	402ff4 <_svfprintf_r+0x1238>
  402ce0:	f01b 0f01 	tst.w	fp, #1
  402ce4:	f040 8213 	bne.w	40310e <_svfprintf_r+0x1352>
  402ce8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402cec:	9308      	str	r3, [sp, #32]
  402cee:	2367      	movs	r3, #103	; 0x67
  402cf0:	920e      	str	r2, [sp, #56]	; 0x38
  402cf2:	9311      	str	r3, [sp, #68]	; 0x44
  402cf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402cf6:	2b00      	cmp	r3, #0
  402cf8:	f040 80c4 	bne.w	402e84 <_svfprintf_r+0x10c8>
  402cfc:	930a      	str	r3, [sp, #40]	; 0x28
  402cfe:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d02:	f7ff b973 	b.w	401fec <_svfprintf_r+0x230>
  402d06:	4635      	mov	r5, r6
  402d08:	460c      	mov	r4, r1
  402d0a:	4646      	mov	r6, r8
  402d0c:	4690      	mov	r8, r2
  402d0e:	3301      	adds	r3, #1
  402d10:	443c      	add	r4, r7
  402d12:	2b07      	cmp	r3, #7
  402d14:	9427      	str	r4, [sp, #156]	; 0x9c
  402d16:	9326      	str	r3, [sp, #152]	; 0x98
  402d18:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d1c:	f73f aed1 	bgt.w	402ac2 <_svfprintf_r+0xd06>
  402d20:	f108 0808 	add.w	r8, r8, #8
  402d24:	e6d7      	b.n	402ad6 <_svfprintf_r+0xd1a>
  402d26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d28:	6813      	ldr	r3, [r2, #0]
  402d2a:	3204      	adds	r2, #4
  402d2c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402d30:	601a      	str	r2, [r3, #0]
  402d32:	f7ff b86a 	b.w	401e0a <_svfprintf_r+0x4e>
  402d36:	aa25      	add	r2, sp, #148	; 0x94
  402d38:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d3a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d3c:	f002 f98e 	bl	40505c <__ssprint_r>
  402d40:	2800      	cmp	r0, #0
  402d42:	f47f a90d 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402d46:	46c8      	mov	r8, r9
  402d48:	e48d      	b.n	402666 <_svfprintf_r+0x8aa>
  402d4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d4c:	4a27      	ldr	r2, [pc, #156]	; (402dec <_svfprintf_r+0x1030>)
  402d4e:	f8c8 2000 	str.w	r2, [r8]
  402d52:	3301      	adds	r3, #1
  402d54:	3401      	adds	r4, #1
  402d56:	2201      	movs	r2, #1
  402d58:	2b07      	cmp	r3, #7
  402d5a:	9427      	str	r4, [sp, #156]	; 0x9c
  402d5c:	9326      	str	r3, [sp, #152]	; 0x98
  402d5e:	f8c8 2004 	str.w	r2, [r8, #4]
  402d62:	dc72      	bgt.n	402e4a <_svfprintf_r+0x108e>
  402d64:	f108 0808 	add.w	r8, r8, #8
  402d68:	b929      	cbnz	r1, 402d76 <_svfprintf_r+0xfba>
  402d6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d6c:	b91b      	cbnz	r3, 402d76 <_svfprintf_r+0xfba>
  402d6e:	9b07      	ldr	r3, [sp, #28]
  402d70:	07d8      	lsls	r0, r3, #31
  402d72:	f57f aa03 	bpl.w	40217c <_svfprintf_r+0x3c0>
  402d76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d78:	9819      	ldr	r0, [sp, #100]	; 0x64
  402d7a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402d7c:	f8c8 2000 	str.w	r2, [r8]
  402d80:	3301      	adds	r3, #1
  402d82:	4602      	mov	r2, r0
  402d84:	4422      	add	r2, r4
  402d86:	2b07      	cmp	r3, #7
  402d88:	9227      	str	r2, [sp, #156]	; 0x9c
  402d8a:	f8c8 0004 	str.w	r0, [r8, #4]
  402d8e:	9326      	str	r3, [sp, #152]	; 0x98
  402d90:	f300 818d 	bgt.w	4030ae <_svfprintf_r+0x12f2>
  402d94:	f108 0808 	add.w	r8, r8, #8
  402d98:	2900      	cmp	r1, #0
  402d9a:	f2c0 8165 	blt.w	403068 <_svfprintf_r+0x12ac>
  402d9e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402da0:	f8c8 6000 	str.w	r6, [r8]
  402da4:	3301      	adds	r3, #1
  402da6:	188c      	adds	r4, r1, r2
  402da8:	2b07      	cmp	r3, #7
  402daa:	9427      	str	r4, [sp, #156]	; 0x9c
  402dac:	9326      	str	r3, [sp, #152]	; 0x98
  402dae:	f8c8 1004 	str.w	r1, [r8, #4]
  402db2:	f77f a9e1 	ble.w	402178 <_svfprintf_r+0x3bc>
  402db6:	e52c      	b.n	402812 <_svfprintf_r+0xa56>
  402db8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dba:	9909      	ldr	r1, [sp, #36]	; 0x24
  402dbc:	6813      	ldr	r3, [r2, #0]
  402dbe:	17cd      	asrs	r5, r1, #31
  402dc0:	4608      	mov	r0, r1
  402dc2:	3204      	adds	r2, #4
  402dc4:	4629      	mov	r1, r5
  402dc6:	920f      	str	r2, [sp, #60]	; 0x3c
  402dc8:	e9c3 0100 	strd	r0, r1, [r3]
  402dcc:	f7ff b81d 	b.w	401e0a <_svfprintf_r+0x4e>
  402dd0:	aa25      	add	r2, sp, #148	; 0x94
  402dd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402dd4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dd6:	f002 f941 	bl	40505c <__ssprint_r>
  402dda:	2800      	cmp	r0, #0
  402ddc:	f47f a8c0 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402de0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402de2:	46c8      	mov	r8, r9
  402de4:	e458      	b.n	402698 <_svfprintf_r+0x8dc>
  402de6:	bf00      	nop
  402de8:	00406890 	.word	0x00406890
  402dec:	0040687c 	.word	0x0040687c
  402df0:	2140      	movs	r1, #64	; 0x40
  402df2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402df4:	f001 fa0a 	bl	40420c <_malloc_r>
  402df8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402dfa:	6010      	str	r0, [r2, #0]
  402dfc:	6110      	str	r0, [r2, #16]
  402dfe:	2800      	cmp	r0, #0
  402e00:	f000 81f2 	beq.w	4031e8 <_svfprintf_r+0x142c>
  402e04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e06:	2340      	movs	r3, #64	; 0x40
  402e08:	6153      	str	r3, [r2, #20]
  402e0a:	f7fe bfee 	b.w	401dea <_svfprintf_r+0x2e>
  402e0e:	a823      	add	r0, sp, #140	; 0x8c
  402e10:	a920      	add	r1, sp, #128	; 0x80
  402e12:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402e14:	9004      	str	r0, [sp, #16]
  402e16:	9103      	str	r1, [sp, #12]
  402e18:	a81f      	add	r0, sp, #124	; 0x7c
  402e1a:	2103      	movs	r1, #3
  402e1c:	9002      	str	r0, [sp, #8]
  402e1e:	9a08      	ldr	r2, [sp, #32]
  402e20:	9401      	str	r4, [sp, #4]
  402e22:	463b      	mov	r3, r7
  402e24:	9100      	str	r1, [sp, #0]
  402e26:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e28:	f000 fa9a 	bl	403360 <_dtoa_r>
  402e2c:	4625      	mov	r5, r4
  402e2e:	4606      	mov	r6, r0
  402e30:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e32:	2b46      	cmp	r3, #70	; 0x46
  402e34:	eb06 0405 	add.w	r4, r6, r5
  402e38:	f47f af29 	bne.w	402c8e <_svfprintf_r+0xed2>
  402e3c:	7833      	ldrb	r3, [r6, #0]
  402e3e:	2b30      	cmp	r3, #48	; 0x30
  402e40:	f000 8178 	beq.w	403134 <_svfprintf_r+0x1378>
  402e44:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402e46:	442c      	add	r4, r5
  402e48:	e721      	b.n	402c8e <_svfprintf_r+0xed2>
  402e4a:	aa25      	add	r2, sp, #148	; 0x94
  402e4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e50:	f002 f904 	bl	40505c <__ssprint_r>
  402e54:	2800      	cmp	r0, #0
  402e56:	f47f a883 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402e5a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402e5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e5e:	46c8      	mov	r8, r9
  402e60:	e782      	b.n	402d68 <_svfprintf_r+0xfac>
  402e62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e64:	2b00      	cmp	r3, #0
  402e66:	bf08      	it	eq
  402e68:	2301      	moveq	r3, #1
  402e6a:	930a      	str	r3, [sp, #40]	; 0x28
  402e6c:	e6db      	b.n	402c26 <_svfprintf_r+0xe6a>
  402e6e:	4630      	mov	r0, r6
  402e70:	940a      	str	r4, [sp, #40]	; 0x28
  402e72:	f002 f885 	bl	404f80 <strlen>
  402e76:	950f      	str	r5, [sp, #60]	; 0x3c
  402e78:	900e      	str	r0, [sp, #56]	; 0x38
  402e7a:	f8cd b01c 	str.w	fp, [sp, #28]
  402e7e:	4603      	mov	r3, r0
  402e80:	f7ff b9f9 	b.w	402276 <_svfprintf_r+0x4ba>
  402e84:	272d      	movs	r7, #45	; 0x2d
  402e86:	2300      	movs	r3, #0
  402e88:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402e8c:	930a      	str	r3, [sp, #40]	; 0x28
  402e8e:	f7ff b8ae 	b.w	401fee <_svfprintf_r+0x232>
  402e92:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e94:	9312      	str	r3, [sp, #72]	; 0x48
  402e96:	461a      	mov	r2, r3
  402e98:	3303      	adds	r3, #3
  402e9a:	db04      	blt.n	402ea6 <_svfprintf_r+0x10ea>
  402e9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e9e:	4619      	mov	r1, r3
  402ea0:	4291      	cmp	r1, r2
  402ea2:	f6bf af17 	bge.w	402cd4 <_svfprintf_r+0xf18>
  402ea6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ea8:	3b02      	subs	r3, #2
  402eaa:	9311      	str	r3, [sp, #68]	; 0x44
  402eac:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402eb0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402eb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402eb6:	3b01      	subs	r3, #1
  402eb8:	2b00      	cmp	r3, #0
  402eba:	931f      	str	r3, [sp, #124]	; 0x7c
  402ebc:	bfbd      	ittte	lt
  402ebe:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402ec0:	f1c3 0301 	rsblt	r3, r3, #1
  402ec4:	222d      	movlt	r2, #45	; 0x2d
  402ec6:	222b      	movge	r2, #43	; 0x2b
  402ec8:	2b09      	cmp	r3, #9
  402eca:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402ece:	f340 8116 	ble.w	4030fe <_svfprintf_r+0x1342>
  402ed2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402ed6:	4620      	mov	r0, r4
  402ed8:	4dab      	ldr	r5, [pc, #684]	; (403188 <_svfprintf_r+0x13cc>)
  402eda:	e000      	b.n	402ede <_svfprintf_r+0x1122>
  402edc:	4610      	mov	r0, r2
  402ede:	fb85 1203 	smull	r1, r2, r5, r3
  402ee2:	17d9      	asrs	r1, r3, #31
  402ee4:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402ee8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402eec:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402ef0:	3230      	adds	r2, #48	; 0x30
  402ef2:	2909      	cmp	r1, #9
  402ef4:	f800 2c01 	strb.w	r2, [r0, #-1]
  402ef8:	460b      	mov	r3, r1
  402efa:	f100 32ff 	add.w	r2, r0, #4294967295
  402efe:	dced      	bgt.n	402edc <_svfprintf_r+0x1120>
  402f00:	3330      	adds	r3, #48	; 0x30
  402f02:	3802      	subs	r0, #2
  402f04:	b2d9      	uxtb	r1, r3
  402f06:	4284      	cmp	r4, r0
  402f08:	f802 1c01 	strb.w	r1, [r2, #-1]
  402f0c:	f240 8165 	bls.w	4031da <_svfprintf_r+0x141e>
  402f10:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402f14:	4613      	mov	r3, r2
  402f16:	e001      	b.n	402f1c <_svfprintf_r+0x1160>
  402f18:	f813 1b01 	ldrb.w	r1, [r3], #1
  402f1c:	f800 1b01 	strb.w	r1, [r0], #1
  402f20:	42a3      	cmp	r3, r4
  402f22:	d1f9      	bne.n	402f18 <_svfprintf_r+0x115c>
  402f24:	3301      	adds	r3, #1
  402f26:	1a9b      	subs	r3, r3, r2
  402f28:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402f2c:	4413      	add	r3, r2
  402f2e:	aa21      	add	r2, sp, #132	; 0x84
  402f30:	1a9b      	subs	r3, r3, r2
  402f32:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f34:	931b      	str	r3, [sp, #108]	; 0x6c
  402f36:	2a01      	cmp	r2, #1
  402f38:	4413      	add	r3, r2
  402f3a:	930e      	str	r3, [sp, #56]	; 0x38
  402f3c:	f340 8119 	ble.w	403172 <_svfprintf_r+0x13b6>
  402f40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f42:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f44:	4413      	add	r3, r2
  402f46:	930e      	str	r3, [sp, #56]	; 0x38
  402f48:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402f4c:	9308      	str	r3, [sp, #32]
  402f4e:	2300      	movs	r3, #0
  402f50:	9312      	str	r3, [sp, #72]	; 0x48
  402f52:	e6cf      	b.n	402cf4 <_svfprintf_r+0xf38>
  402f54:	aa25      	add	r2, sp, #148	; 0x94
  402f56:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f58:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f5a:	f002 f87f 	bl	40505c <__ssprint_r>
  402f5e:	2800      	cmp	r0, #0
  402f60:	f47e affe 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402f64:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f66:	46c8      	mov	r8, r9
  402f68:	e4d7      	b.n	40291a <_svfprintf_r+0xb5e>
  402f6a:	4623      	mov	r3, r4
  402f6c:	e6a2      	b.n	402cb4 <_svfprintf_r+0xef8>
  402f6e:	aa25      	add	r2, sp, #148	; 0x94
  402f70:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f72:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f74:	f002 f872 	bl	40505c <__ssprint_r>
  402f78:	2800      	cmp	r0, #0
  402f7a:	f47e aff1 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402f7e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402f80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f82:	46c8      	mov	r8, r9
  402f84:	e5ae      	b.n	402ae4 <_svfprintf_r+0xd28>
  402f86:	aa25      	add	r2, sp, #148	; 0x94
  402f88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f8c:	f002 f866 	bl	40505c <__ssprint_r>
  402f90:	2800      	cmp	r0, #0
  402f92:	f47e afe5 	bne.w	401f60 <_svfprintf_r+0x1a4>
  402f96:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402f98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f9c:	1a9a      	subs	r2, r3, r2
  402f9e:	46c8      	mov	r8, r9
  402fa0:	e5b8      	b.n	402b14 <_svfprintf_r+0xd58>
  402fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fa4:	9612      	str	r6, [sp, #72]	; 0x48
  402fa6:	2b06      	cmp	r3, #6
  402fa8:	bf28      	it	cs
  402faa:	2306      	movcs	r3, #6
  402fac:	960a      	str	r6, [sp, #40]	; 0x28
  402fae:	4637      	mov	r7, r6
  402fb0:	9308      	str	r3, [sp, #32]
  402fb2:	950f      	str	r5, [sp, #60]	; 0x3c
  402fb4:	f8cd b01c 	str.w	fp, [sp, #28]
  402fb8:	930e      	str	r3, [sp, #56]	; 0x38
  402fba:	4e74      	ldr	r6, [pc, #464]	; (40318c <_svfprintf_r+0x13d0>)
  402fbc:	f7ff b816 	b.w	401fec <_svfprintf_r+0x230>
  402fc0:	a823      	add	r0, sp, #140	; 0x8c
  402fc2:	a920      	add	r1, sp, #128	; 0x80
  402fc4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402fc6:	9004      	str	r0, [sp, #16]
  402fc8:	9103      	str	r1, [sp, #12]
  402fca:	a81f      	add	r0, sp, #124	; 0x7c
  402fcc:	2103      	movs	r1, #3
  402fce:	9002      	str	r0, [sp, #8]
  402fd0:	9a08      	ldr	r2, [sp, #32]
  402fd2:	9501      	str	r5, [sp, #4]
  402fd4:	463b      	mov	r3, r7
  402fd6:	9100      	str	r1, [sp, #0]
  402fd8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fda:	f000 f9c1 	bl	403360 <_dtoa_r>
  402fde:	4606      	mov	r6, r0
  402fe0:	1944      	adds	r4, r0, r5
  402fe2:	e72b      	b.n	402e3c <_svfprintf_r+0x1080>
  402fe4:	2306      	movs	r3, #6
  402fe6:	930a      	str	r3, [sp, #40]	; 0x28
  402fe8:	e61d      	b.n	402c26 <_svfprintf_r+0xe6a>
  402fea:	272d      	movs	r7, #45	; 0x2d
  402fec:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ff0:	f7ff bacd 	b.w	40258e <_svfprintf_r+0x7d2>
  402ff4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402ff6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ff8:	4413      	add	r3, r2
  402ffa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402ffc:	930e      	str	r3, [sp, #56]	; 0x38
  402ffe:	2a00      	cmp	r2, #0
  403000:	f340 80b0 	ble.w	403164 <_svfprintf_r+0x13a8>
  403004:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403008:	9308      	str	r3, [sp, #32]
  40300a:	2367      	movs	r3, #103	; 0x67
  40300c:	9311      	str	r3, [sp, #68]	; 0x44
  40300e:	e671      	b.n	402cf4 <_svfprintf_r+0xf38>
  403010:	2b00      	cmp	r3, #0
  403012:	f340 80c3 	ble.w	40319c <_svfprintf_r+0x13e0>
  403016:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403018:	2a00      	cmp	r2, #0
  40301a:	f040 8099 	bne.w	403150 <_svfprintf_r+0x1394>
  40301e:	f01b 0f01 	tst.w	fp, #1
  403022:	f040 8095 	bne.w	403150 <_svfprintf_r+0x1394>
  403026:	9308      	str	r3, [sp, #32]
  403028:	930e      	str	r3, [sp, #56]	; 0x38
  40302a:	e663      	b.n	402cf4 <_svfprintf_r+0xf38>
  40302c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40302e:	9308      	str	r3, [sp, #32]
  403030:	930e      	str	r3, [sp, #56]	; 0x38
  403032:	900a      	str	r0, [sp, #40]	; 0x28
  403034:	950f      	str	r5, [sp, #60]	; 0x3c
  403036:	f8cd b01c 	str.w	fp, [sp, #28]
  40303a:	9012      	str	r0, [sp, #72]	; 0x48
  40303c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403040:	f7fe bfd4 	b.w	401fec <_svfprintf_r+0x230>
  403044:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403046:	2b47      	cmp	r3, #71	; 0x47
  403048:	f47f ae20 	bne.w	402c8c <_svfprintf_r+0xed0>
  40304c:	f01b 0f01 	tst.w	fp, #1
  403050:	f47f aeee 	bne.w	402e30 <_svfprintf_r+0x1074>
  403054:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403056:	1b9b      	subs	r3, r3, r6
  403058:	9313      	str	r3, [sp, #76]	; 0x4c
  40305a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40305c:	2b47      	cmp	r3, #71	; 0x47
  40305e:	f43f af18 	beq.w	402e92 <_svfprintf_r+0x10d6>
  403062:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403064:	9312      	str	r3, [sp, #72]	; 0x48
  403066:	e721      	b.n	402eac <_svfprintf_r+0x10f0>
  403068:	424f      	negs	r7, r1
  40306a:	3110      	adds	r1, #16
  40306c:	4d48      	ldr	r5, [pc, #288]	; (403190 <_svfprintf_r+0x13d4>)
  40306e:	da2f      	bge.n	4030d0 <_svfprintf_r+0x1314>
  403070:	2410      	movs	r4, #16
  403072:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403076:	e004      	b.n	403082 <_svfprintf_r+0x12c6>
  403078:	f108 0808 	add.w	r8, r8, #8
  40307c:	3f10      	subs	r7, #16
  40307e:	2f10      	cmp	r7, #16
  403080:	dd26      	ble.n	4030d0 <_svfprintf_r+0x1314>
  403082:	3301      	adds	r3, #1
  403084:	3210      	adds	r2, #16
  403086:	2b07      	cmp	r3, #7
  403088:	9227      	str	r2, [sp, #156]	; 0x9c
  40308a:	9326      	str	r3, [sp, #152]	; 0x98
  40308c:	f8c8 5000 	str.w	r5, [r8]
  403090:	f8c8 4004 	str.w	r4, [r8, #4]
  403094:	ddf0      	ble.n	403078 <_svfprintf_r+0x12bc>
  403096:	aa25      	add	r2, sp, #148	; 0x94
  403098:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40309a:	4658      	mov	r0, fp
  40309c:	f001 ffde 	bl	40505c <__ssprint_r>
  4030a0:	2800      	cmp	r0, #0
  4030a2:	f47e af5d 	bne.w	401f60 <_svfprintf_r+0x1a4>
  4030a6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030aa:	46c8      	mov	r8, r9
  4030ac:	e7e6      	b.n	40307c <_svfprintf_r+0x12c0>
  4030ae:	aa25      	add	r2, sp, #148	; 0x94
  4030b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030b2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030b4:	f001 ffd2 	bl	40505c <__ssprint_r>
  4030b8:	2800      	cmp	r0, #0
  4030ba:	f47e af51 	bne.w	401f60 <_svfprintf_r+0x1a4>
  4030be:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4030c0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030c4:	46c8      	mov	r8, r9
  4030c6:	e667      	b.n	402d98 <_svfprintf_r+0xfdc>
  4030c8:	2000      	movs	r0, #0
  4030ca:	900a      	str	r0, [sp, #40]	; 0x28
  4030cc:	f7fe bed0 	b.w	401e70 <_svfprintf_r+0xb4>
  4030d0:	3301      	adds	r3, #1
  4030d2:	443a      	add	r2, r7
  4030d4:	2b07      	cmp	r3, #7
  4030d6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4030da:	9227      	str	r2, [sp, #156]	; 0x9c
  4030dc:	9326      	str	r3, [sp, #152]	; 0x98
  4030de:	f108 0808 	add.w	r8, r8, #8
  4030e2:	f77f ae5c 	ble.w	402d9e <_svfprintf_r+0xfe2>
  4030e6:	aa25      	add	r2, sp, #148	; 0x94
  4030e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030ec:	f001 ffb6 	bl	40505c <__ssprint_r>
  4030f0:	2800      	cmp	r0, #0
  4030f2:	f47e af35 	bne.w	401f60 <_svfprintf_r+0x1a4>
  4030f6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030fa:	46c8      	mov	r8, r9
  4030fc:	e64f      	b.n	402d9e <_svfprintf_r+0xfe2>
  4030fe:	3330      	adds	r3, #48	; 0x30
  403100:	2230      	movs	r2, #48	; 0x30
  403102:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403106:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40310a:	ab22      	add	r3, sp, #136	; 0x88
  40310c:	e70f      	b.n	402f2e <_svfprintf_r+0x1172>
  40310e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403110:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403112:	4413      	add	r3, r2
  403114:	930e      	str	r3, [sp, #56]	; 0x38
  403116:	e775      	b.n	403004 <_svfprintf_r+0x1248>
  403118:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40311a:	e5cb      	b.n	402cb4 <_svfprintf_r+0xef8>
  40311c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40311e:	4e1d      	ldr	r6, [pc, #116]	; (403194 <_svfprintf_r+0x13d8>)
  403120:	2b00      	cmp	r3, #0
  403122:	bfb6      	itet	lt
  403124:	272d      	movlt	r7, #45	; 0x2d
  403126:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40312a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40312e:	4b1a      	ldr	r3, [pc, #104]	; (403198 <_svfprintf_r+0x13dc>)
  403130:	f7ff ba2f 	b.w	402592 <_svfprintf_r+0x7d6>
  403134:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403136:	9808      	ldr	r0, [sp, #32]
  403138:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40313a:	4639      	mov	r1, r7
  40313c:	f002 fc58 	bl	4059f0 <__aeabi_dcmpeq>
  403140:	2800      	cmp	r0, #0
  403142:	f47f ae7f 	bne.w	402e44 <_svfprintf_r+0x1088>
  403146:	f1c5 0501 	rsb	r5, r5, #1
  40314a:	951f      	str	r5, [sp, #124]	; 0x7c
  40314c:	442c      	add	r4, r5
  40314e:	e59e      	b.n	402c8e <_svfprintf_r+0xed2>
  403150:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403152:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403154:	4413      	add	r3, r2
  403156:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403158:	441a      	add	r2, r3
  40315a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40315e:	920e      	str	r2, [sp, #56]	; 0x38
  403160:	9308      	str	r3, [sp, #32]
  403162:	e5c7      	b.n	402cf4 <_svfprintf_r+0xf38>
  403164:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403166:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403168:	f1c3 0301 	rsb	r3, r3, #1
  40316c:	441a      	add	r2, r3
  40316e:	4613      	mov	r3, r2
  403170:	e7d0      	b.n	403114 <_svfprintf_r+0x1358>
  403172:	f01b 0301 	ands.w	r3, fp, #1
  403176:	9312      	str	r3, [sp, #72]	; 0x48
  403178:	f47f aee2 	bne.w	402f40 <_svfprintf_r+0x1184>
  40317c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40317e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403182:	9308      	str	r3, [sp, #32]
  403184:	e5b6      	b.n	402cf4 <_svfprintf_r+0xf38>
  403186:	bf00      	nop
  403188:	66666667 	.word	0x66666667
  40318c:	00406874 	.word	0x00406874
  403190:	00406890 	.word	0x00406890
  403194:	00406848 	.word	0x00406848
  403198:	00406844 	.word	0x00406844
  40319c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40319e:	b913      	cbnz	r3, 4031a6 <_svfprintf_r+0x13ea>
  4031a0:	f01b 0f01 	tst.w	fp, #1
  4031a4:	d002      	beq.n	4031ac <_svfprintf_r+0x13f0>
  4031a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4031a8:	3301      	adds	r3, #1
  4031aa:	e7d4      	b.n	403156 <_svfprintf_r+0x139a>
  4031ac:	2301      	movs	r3, #1
  4031ae:	e73a      	b.n	403026 <_svfprintf_r+0x126a>
  4031b0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4031b2:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4031b6:	6828      	ldr	r0, [r5, #0]
  4031b8:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4031bc:	900a      	str	r0, [sp, #40]	; 0x28
  4031be:	4628      	mov	r0, r5
  4031c0:	3004      	adds	r0, #4
  4031c2:	46a2      	mov	sl, r4
  4031c4:	900f      	str	r0, [sp, #60]	; 0x3c
  4031c6:	f7fe be51 	b.w	401e6c <_svfprintf_r+0xb0>
  4031ca:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031ce:	f7ff b867 	b.w	4022a0 <_svfprintf_r+0x4e4>
  4031d2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031d6:	f7ff ba15 	b.w	402604 <_svfprintf_r+0x848>
  4031da:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4031de:	e6a6      	b.n	402f2e <_svfprintf_r+0x1172>
  4031e0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031e4:	f7ff b8eb 	b.w	4023be <_svfprintf_r+0x602>
  4031e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4031ea:	230c      	movs	r3, #12
  4031ec:	6013      	str	r3, [r2, #0]
  4031ee:	f04f 33ff 	mov.w	r3, #4294967295
  4031f2:	9309      	str	r3, [sp, #36]	; 0x24
  4031f4:	f7fe bebd 	b.w	401f72 <_svfprintf_r+0x1b6>
  4031f8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031fc:	f7ff b99a 	b.w	402534 <_svfprintf_r+0x778>
  403200:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403204:	f7ff b976 	b.w	4024f4 <_svfprintf_r+0x738>
  403208:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40320c:	f7ff b959 	b.w	4024c2 <_svfprintf_r+0x706>
  403210:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403214:	f7ff b912 	b.w	40243c <_svfprintf_r+0x680>

00403218 <register_fini>:
  403218:	4b02      	ldr	r3, [pc, #8]	; (403224 <register_fini+0xc>)
  40321a:	b113      	cbz	r3, 403222 <register_fini+0xa>
  40321c:	4802      	ldr	r0, [pc, #8]	; (403228 <register_fini+0x10>)
  40321e:	f000 b805 	b.w	40322c <atexit>
  403222:	4770      	bx	lr
  403224:	00000000 	.word	0x00000000
  403228:	004041b5 	.word	0x004041b5

0040322c <atexit>:
  40322c:	2300      	movs	r3, #0
  40322e:	4601      	mov	r1, r0
  403230:	461a      	mov	r2, r3
  403232:	4618      	mov	r0, r3
  403234:	f001 bf90 	b.w	405158 <__register_exitproc>

00403238 <quorem>:
  403238:	6902      	ldr	r2, [r0, #16]
  40323a:	690b      	ldr	r3, [r1, #16]
  40323c:	4293      	cmp	r3, r2
  40323e:	f300 808d 	bgt.w	40335c <quorem+0x124>
  403242:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403246:	f103 38ff 	add.w	r8, r3, #4294967295
  40324a:	f101 0714 	add.w	r7, r1, #20
  40324e:	f100 0b14 	add.w	fp, r0, #20
  403252:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403256:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40325a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40325e:	b083      	sub	sp, #12
  403260:	3201      	adds	r2, #1
  403262:	fbb3 f9f2 	udiv	r9, r3, r2
  403266:	eb0b 0304 	add.w	r3, fp, r4
  40326a:	9400      	str	r4, [sp, #0]
  40326c:	eb07 0a04 	add.w	sl, r7, r4
  403270:	9301      	str	r3, [sp, #4]
  403272:	f1b9 0f00 	cmp.w	r9, #0
  403276:	d039      	beq.n	4032ec <quorem+0xb4>
  403278:	2500      	movs	r5, #0
  40327a:	462e      	mov	r6, r5
  40327c:	46bc      	mov	ip, r7
  40327e:	46de      	mov	lr, fp
  403280:	f85c 4b04 	ldr.w	r4, [ip], #4
  403284:	f8de 3000 	ldr.w	r3, [lr]
  403288:	b2a2      	uxth	r2, r4
  40328a:	fb09 5502 	mla	r5, r9, r2, r5
  40328e:	0c22      	lsrs	r2, r4, #16
  403290:	0c2c      	lsrs	r4, r5, #16
  403292:	fb09 4202 	mla	r2, r9, r2, r4
  403296:	b2ad      	uxth	r5, r5
  403298:	1b75      	subs	r5, r6, r5
  40329a:	b296      	uxth	r6, r2
  40329c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4032a0:	fa15 f383 	uxtah	r3, r5, r3
  4032a4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4032a8:	b29b      	uxth	r3, r3
  4032aa:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4032ae:	45e2      	cmp	sl, ip
  4032b0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4032b4:	f84e 3b04 	str.w	r3, [lr], #4
  4032b8:	ea4f 4626 	mov.w	r6, r6, asr #16
  4032bc:	d2e0      	bcs.n	403280 <quorem+0x48>
  4032be:	9b00      	ldr	r3, [sp, #0]
  4032c0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4032c4:	b993      	cbnz	r3, 4032ec <quorem+0xb4>
  4032c6:	9c01      	ldr	r4, [sp, #4]
  4032c8:	1f23      	subs	r3, r4, #4
  4032ca:	459b      	cmp	fp, r3
  4032cc:	d20c      	bcs.n	4032e8 <quorem+0xb0>
  4032ce:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4032d2:	b94b      	cbnz	r3, 4032e8 <quorem+0xb0>
  4032d4:	f1a4 0308 	sub.w	r3, r4, #8
  4032d8:	e002      	b.n	4032e0 <quorem+0xa8>
  4032da:	681a      	ldr	r2, [r3, #0]
  4032dc:	3b04      	subs	r3, #4
  4032de:	b91a      	cbnz	r2, 4032e8 <quorem+0xb0>
  4032e0:	459b      	cmp	fp, r3
  4032e2:	f108 38ff 	add.w	r8, r8, #4294967295
  4032e6:	d3f8      	bcc.n	4032da <quorem+0xa2>
  4032e8:	f8c0 8010 	str.w	r8, [r0, #16]
  4032ec:	4604      	mov	r4, r0
  4032ee:	f001 fd33 	bl	404d58 <__mcmp>
  4032f2:	2800      	cmp	r0, #0
  4032f4:	db2e      	blt.n	403354 <quorem+0x11c>
  4032f6:	f109 0901 	add.w	r9, r9, #1
  4032fa:	465d      	mov	r5, fp
  4032fc:	2300      	movs	r3, #0
  4032fe:	f857 1b04 	ldr.w	r1, [r7], #4
  403302:	6828      	ldr	r0, [r5, #0]
  403304:	b28a      	uxth	r2, r1
  403306:	1a9a      	subs	r2, r3, r2
  403308:	0c0b      	lsrs	r3, r1, #16
  40330a:	fa12 f280 	uxtah	r2, r2, r0
  40330e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403312:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403316:	b292      	uxth	r2, r2
  403318:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40331c:	45ba      	cmp	sl, r7
  40331e:	f845 2b04 	str.w	r2, [r5], #4
  403322:	ea4f 4323 	mov.w	r3, r3, asr #16
  403326:	d2ea      	bcs.n	4032fe <quorem+0xc6>
  403328:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40332c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403330:	b982      	cbnz	r2, 403354 <quorem+0x11c>
  403332:	1f1a      	subs	r2, r3, #4
  403334:	4593      	cmp	fp, r2
  403336:	d20b      	bcs.n	403350 <quorem+0x118>
  403338:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40333c:	b942      	cbnz	r2, 403350 <quorem+0x118>
  40333e:	3b08      	subs	r3, #8
  403340:	e002      	b.n	403348 <quorem+0x110>
  403342:	681a      	ldr	r2, [r3, #0]
  403344:	3b04      	subs	r3, #4
  403346:	b91a      	cbnz	r2, 403350 <quorem+0x118>
  403348:	459b      	cmp	fp, r3
  40334a:	f108 38ff 	add.w	r8, r8, #4294967295
  40334e:	d3f8      	bcc.n	403342 <quorem+0x10a>
  403350:	f8c4 8010 	str.w	r8, [r4, #16]
  403354:	4648      	mov	r0, r9
  403356:	b003      	add	sp, #12
  403358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40335c:	2000      	movs	r0, #0
  40335e:	4770      	bx	lr

00403360 <_dtoa_r>:
  403360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403364:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403366:	b09b      	sub	sp, #108	; 0x6c
  403368:	4604      	mov	r4, r0
  40336a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40336c:	4692      	mov	sl, r2
  40336e:	469b      	mov	fp, r3
  403370:	b141      	cbz	r1, 403384 <_dtoa_r+0x24>
  403372:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403374:	604a      	str	r2, [r1, #4]
  403376:	2301      	movs	r3, #1
  403378:	4093      	lsls	r3, r2
  40337a:	608b      	str	r3, [r1, #8]
  40337c:	f001 fb14 	bl	4049a8 <_Bfree>
  403380:	2300      	movs	r3, #0
  403382:	6423      	str	r3, [r4, #64]	; 0x40
  403384:	f1bb 0f00 	cmp.w	fp, #0
  403388:	465d      	mov	r5, fp
  40338a:	db35      	blt.n	4033f8 <_dtoa_r+0x98>
  40338c:	2300      	movs	r3, #0
  40338e:	6033      	str	r3, [r6, #0]
  403390:	4b9d      	ldr	r3, [pc, #628]	; (403608 <_dtoa_r+0x2a8>)
  403392:	43ab      	bics	r3, r5
  403394:	d015      	beq.n	4033c2 <_dtoa_r+0x62>
  403396:	4650      	mov	r0, sl
  403398:	4659      	mov	r1, fp
  40339a:	2200      	movs	r2, #0
  40339c:	2300      	movs	r3, #0
  40339e:	f002 fb27 	bl	4059f0 <__aeabi_dcmpeq>
  4033a2:	4680      	mov	r8, r0
  4033a4:	2800      	cmp	r0, #0
  4033a6:	d02d      	beq.n	403404 <_dtoa_r+0xa4>
  4033a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4033aa:	2301      	movs	r3, #1
  4033ac:	6013      	str	r3, [r2, #0]
  4033ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033b0:	2b00      	cmp	r3, #0
  4033b2:	f000 80bd 	beq.w	403530 <_dtoa_r+0x1d0>
  4033b6:	4895      	ldr	r0, [pc, #596]	; (40360c <_dtoa_r+0x2ac>)
  4033b8:	6018      	str	r0, [r3, #0]
  4033ba:	3801      	subs	r0, #1
  4033bc:	b01b      	add	sp, #108	; 0x6c
  4033be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4033c4:	f242 730f 	movw	r3, #9999	; 0x270f
  4033c8:	6013      	str	r3, [r2, #0]
  4033ca:	f1ba 0f00 	cmp.w	sl, #0
  4033ce:	d10d      	bne.n	4033ec <_dtoa_r+0x8c>
  4033d0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4033d4:	b955      	cbnz	r5, 4033ec <_dtoa_r+0x8c>
  4033d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033d8:	488d      	ldr	r0, [pc, #564]	; (403610 <_dtoa_r+0x2b0>)
  4033da:	2b00      	cmp	r3, #0
  4033dc:	d0ee      	beq.n	4033bc <_dtoa_r+0x5c>
  4033de:	f100 0308 	add.w	r3, r0, #8
  4033e2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4033e4:	6013      	str	r3, [r2, #0]
  4033e6:	b01b      	add	sp, #108	; 0x6c
  4033e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033ee:	4889      	ldr	r0, [pc, #548]	; (403614 <_dtoa_r+0x2b4>)
  4033f0:	2b00      	cmp	r3, #0
  4033f2:	d0e3      	beq.n	4033bc <_dtoa_r+0x5c>
  4033f4:	1cc3      	adds	r3, r0, #3
  4033f6:	e7f4      	b.n	4033e2 <_dtoa_r+0x82>
  4033f8:	2301      	movs	r3, #1
  4033fa:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4033fe:	6033      	str	r3, [r6, #0]
  403400:	46ab      	mov	fp, r5
  403402:	e7c5      	b.n	403390 <_dtoa_r+0x30>
  403404:	aa18      	add	r2, sp, #96	; 0x60
  403406:	ab19      	add	r3, sp, #100	; 0x64
  403408:	9201      	str	r2, [sp, #4]
  40340a:	9300      	str	r3, [sp, #0]
  40340c:	4652      	mov	r2, sl
  40340e:	465b      	mov	r3, fp
  403410:	4620      	mov	r0, r4
  403412:	f001 fd41 	bl	404e98 <__d2b>
  403416:	0d2b      	lsrs	r3, r5, #20
  403418:	4681      	mov	r9, r0
  40341a:	d071      	beq.n	403500 <_dtoa_r+0x1a0>
  40341c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403420:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403424:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403426:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40342a:	4650      	mov	r0, sl
  40342c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403430:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403434:	2200      	movs	r2, #0
  403436:	4b78      	ldr	r3, [pc, #480]	; (403618 <_dtoa_r+0x2b8>)
  403438:	f7fe f85e 	bl	4014f8 <__aeabi_dsub>
  40343c:	a36c      	add	r3, pc, #432	; (adr r3, 4035f0 <_dtoa_r+0x290>)
  40343e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403442:	f7fe fa0d 	bl	401860 <__aeabi_dmul>
  403446:	a36c      	add	r3, pc, #432	; (adr r3, 4035f8 <_dtoa_r+0x298>)
  403448:	e9d3 2300 	ldrd	r2, r3, [r3]
  40344c:	f7fe f856 	bl	4014fc <__adddf3>
  403450:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403454:	4630      	mov	r0, r6
  403456:	f7fe f99d 	bl	401794 <__aeabi_i2d>
  40345a:	a369      	add	r3, pc, #420	; (adr r3, 403600 <_dtoa_r+0x2a0>)
  40345c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403460:	f7fe f9fe 	bl	401860 <__aeabi_dmul>
  403464:	4602      	mov	r2, r0
  403466:	460b      	mov	r3, r1
  403468:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40346c:	f7fe f846 	bl	4014fc <__adddf3>
  403470:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403474:	f002 fb04 	bl	405a80 <__aeabi_d2iz>
  403478:	2200      	movs	r2, #0
  40347a:	9002      	str	r0, [sp, #8]
  40347c:	2300      	movs	r3, #0
  40347e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403482:	f002 fabf 	bl	405a04 <__aeabi_dcmplt>
  403486:	2800      	cmp	r0, #0
  403488:	f040 8173 	bne.w	403772 <_dtoa_r+0x412>
  40348c:	9d02      	ldr	r5, [sp, #8]
  40348e:	2d16      	cmp	r5, #22
  403490:	f200 815d 	bhi.w	40374e <_dtoa_r+0x3ee>
  403494:	4b61      	ldr	r3, [pc, #388]	; (40361c <_dtoa_r+0x2bc>)
  403496:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40349a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40349e:	4652      	mov	r2, sl
  4034a0:	465b      	mov	r3, fp
  4034a2:	f002 facd 	bl	405a40 <__aeabi_dcmpgt>
  4034a6:	2800      	cmp	r0, #0
  4034a8:	f000 81c5 	beq.w	403836 <_dtoa_r+0x4d6>
  4034ac:	1e6b      	subs	r3, r5, #1
  4034ae:	9302      	str	r3, [sp, #8]
  4034b0:	2300      	movs	r3, #0
  4034b2:	930e      	str	r3, [sp, #56]	; 0x38
  4034b4:	1bbf      	subs	r7, r7, r6
  4034b6:	1e7b      	subs	r3, r7, #1
  4034b8:	9306      	str	r3, [sp, #24]
  4034ba:	f100 8154 	bmi.w	403766 <_dtoa_r+0x406>
  4034be:	2300      	movs	r3, #0
  4034c0:	9308      	str	r3, [sp, #32]
  4034c2:	9b02      	ldr	r3, [sp, #8]
  4034c4:	2b00      	cmp	r3, #0
  4034c6:	f2c0 8145 	blt.w	403754 <_dtoa_r+0x3f4>
  4034ca:	9a06      	ldr	r2, [sp, #24]
  4034cc:	930d      	str	r3, [sp, #52]	; 0x34
  4034ce:	4611      	mov	r1, r2
  4034d0:	4419      	add	r1, r3
  4034d2:	2300      	movs	r3, #0
  4034d4:	9106      	str	r1, [sp, #24]
  4034d6:	930c      	str	r3, [sp, #48]	; 0x30
  4034d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034da:	2b09      	cmp	r3, #9
  4034dc:	d82a      	bhi.n	403534 <_dtoa_r+0x1d4>
  4034de:	2b05      	cmp	r3, #5
  4034e0:	f340 865b 	ble.w	40419a <_dtoa_r+0xe3a>
  4034e4:	3b04      	subs	r3, #4
  4034e6:	9324      	str	r3, [sp, #144]	; 0x90
  4034e8:	2500      	movs	r5, #0
  4034ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034ec:	3b02      	subs	r3, #2
  4034ee:	2b03      	cmp	r3, #3
  4034f0:	f200 8642 	bhi.w	404178 <_dtoa_r+0xe18>
  4034f4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4034f8:	02c903d4 	.word	0x02c903d4
  4034fc:	046103df 	.word	0x046103df
  403500:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403502:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403504:	443e      	add	r6, r7
  403506:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40350a:	2b20      	cmp	r3, #32
  40350c:	f340 818e 	ble.w	40382c <_dtoa_r+0x4cc>
  403510:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403514:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403518:	409d      	lsls	r5, r3
  40351a:	fa2a f000 	lsr.w	r0, sl, r0
  40351e:	4328      	orrs	r0, r5
  403520:	f7fe f928 	bl	401774 <__aeabi_ui2d>
  403524:	2301      	movs	r3, #1
  403526:	3e01      	subs	r6, #1
  403528:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40352c:	9314      	str	r3, [sp, #80]	; 0x50
  40352e:	e781      	b.n	403434 <_dtoa_r+0xd4>
  403530:	483b      	ldr	r0, [pc, #236]	; (403620 <_dtoa_r+0x2c0>)
  403532:	e743      	b.n	4033bc <_dtoa_r+0x5c>
  403534:	2100      	movs	r1, #0
  403536:	6461      	str	r1, [r4, #68]	; 0x44
  403538:	4620      	mov	r0, r4
  40353a:	9125      	str	r1, [sp, #148]	; 0x94
  40353c:	f001 fa0e 	bl	40495c <_Balloc>
  403540:	f04f 33ff 	mov.w	r3, #4294967295
  403544:	930a      	str	r3, [sp, #40]	; 0x28
  403546:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403548:	930f      	str	r3, [sp, #60]	; 0x3c
  40354a:	2301      	movs	r3, #1
  40354c:	9004      	str	r0, [sp, #16]
  40354e:	6420      	str	r0, [r4, #64]	; 0x40
  403550:	9224      	str	r2, [sp, #144]	; 0x90
  403552:	930b      	str	r3, [sp, #44]	; 0x2c
  403554:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403556:	2b00      	cmp	r3, #0
  403558:	f2c0 80d9 	blt.w	40370e <_dtoa_r+0x3ae>
  40355c:	9a02      	ldr	r2, [sp, #8]
  40355e:	2a0e      	cmp	r2, #14
  403560:	f300 80d5 	bgt.w	40370e <_dtoa_r+0x3ae>
  403564:	4b2d      	ldr	r3, [pc, #180]	; (40361c <_dtoa_r+0x2bc>)
  403566:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40356a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40356e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403572:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403574:	2b00      	cmp	r3, #0
  403576:	f2c0 83ba 	blt.w	403cee <_dtoa_r+0x98e>
  40357a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40357e:	4650      	mov	r0, sl
  403580:	462a      	mov	r2, r5
  403582:	4633      	mov	r3, r6
  403584:	4659      	mov	r1, fp
  403586:	f7fe fa95 	bl	401ab4 <__aeabi_ddiv>
  40358a:	f002 fa79 	bl	405a80 <__aeabi_d2iz>
  40358e:	4680      	mov	r8, r0
  403590:	f7fe f900 	bl	401794 <__aeabi_i2d>
  403594:	462a      	mov	r2, r5
  403596:	4633      	mov	r3, r6
  403598:	f7fe f962 	bl	401860 <__aeabi_dmul>
  40359c:	460b      	mov	r3, r1
  40359e:	4602      	mov	r2, r0
  4035a0:	4659      	mov	r1, fp
  4035a2:	4650      	mov	r0, sl
  4035a4:	f7fd ffa8 	bl	4014f8 <__aeabi_dsub>
  4035a8:	9d04      	ldr	r5, [sp, #16]
  4035aa:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4035ae:	702b      	strb	r3, [r5, #0]
  4035b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035b2:	2b01      	cmp	r3, #1
  4035b4:	4606      	mov	r6, r0
  4035b6:	460f      	mov	r7, r1
  4035b8:	f105 0501 	add.w	r5, r5, #1
  4035bc:	d068      	beq.n	403690 <_dtoa_r+0x330>
  4035be:	2200      	movs	r2, #0
  4035c0:	4b18      	ldr	r3, [pc, #96]	; (403624 <_dtoa_r+0x2c4>)
  4035c2:	f7fe f94d 	bl	401860 <__aeabi_dmul>
  4035c6:	2200      	movs	r2, #0
  4035c8:	2300      	movs	r3, #0
  4035ca:	4606      	mov	r6, r0
  4035cc:	460f      	mov	r7, r1
  4035ce:	f002 fa0f 	bl	4059f0 <__aeabi_dcmpeq>
  4035d2:	2800      	cmp	r0, #0
  4035d4:	f040 8088 	bne.w	4036e8 <_dtoa_r+0x388>
  4035d8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4035dc:	f04f 0a00 	mov.w	sl, #0
  4035e0:	f8df b040 	ldr.w	fp, [pc, #64]	; 403624 <_dtoa_r+0x2c4>
  4035e4:	940c      	str	r4, [sp, #48]	; 0x30
  4035e6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4035ea:	e028      	b.n	40363e <_dtoa_r+0x2de>
  4035ec:	f3af 8000 	nop.w
  4035f0:	636f4361 	.word	0x636f4361
  4035f4:	3fd287a7 	.word	0x3fd287a7
  4035f8:	8b60c8b3 	.word	0x8b60c8b3
  4035fc:	3fc68a28 	.word	0x3fc68a28
  403600:	509f79fb 	.word	0x509f79fb
  403604:	3fd34413 	.word	0x3fd34413
  403608:	7ff00000 	.word	0x7ff00000
  40360c:	0040687d 	.word	0x0040687d
  403610:	004068a0 	.word	0x004068a0
  403614:	004068ac 	.word	0x004068ac
  403618:	3ff80000 	.word	0x3ff80000
  40361c:	004068d8 	.word	0x004068d8
  403620:	0040687c 	.word	0x0040687c
  403624:	40240000 	.word	0x40240000
  403628:	f7fe f91a 	bl	401860 <__aeabi_dmul>
  40362c:	2200      	movs	r2, #0
  40362e:	2300      	movs	r3, #0
  403630:	4606      	mov	r6, r0
  403632:	460f      	mov	r7, r1
  403634:	f002 f9dc 	bl	4059f0 <__aeabi_dcmpeq>
  403638:	2800      	cmp	r0, #0
  40363a:	f040 83c1 	bne.w	403dc0 <_dtoa_r+0xa60>
  40363e:	4642      	mov	r2, r8
  403640:	464b      	mov	r3, r9
  403642:	4630      	mov	r0, r6
  403644:	4639      	mov	r1, r7
  403646:	f7fe fa35 	bl	401ab4 <__aeabi_ddiv>
  40364a:	f002 fa19 	bl	405a80 <__aeabi_d2iz>
  40364e:	4604      	mov	r4, r0
  403650:	f7fe f8a0 	bl	401794 <__aeabi_i2d>
  403654:	4642      	mov	r2, r8
  403656:	464b      	mov	r3, r9
  403658:	f7fe f902 	bl	401860 <__aeabi_dmul>
  40365c:	4602      	mov	r2, r0
  40365e:	460b      	mov	r3, r1
  403660:	4630      	mov	r0, r6
  403662:	4639      	mov	r1, r7
  403664:	f7fd ff48 	bl	4014f8 <__aeabi_dsub>
  403668:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40366c:	9e04      	ldr	r6, [sp, #16]
  40366e:	f805 eb01 	strb.w	lr, [r5], #1
  403672:	eba5 0e06 	sub.w	lr, r5, r6
  403676:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403678:	45b6      	cmp	lr, r6
  40367a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40367e:	4652      	mov	r2, sl
  403680:	465b      	mov	r3, fp
  403682:	d1d1      	bne.n	403628 <_dtoa_r+0x2c8>
  403684:	46a0      	mov	r8, r4
  403686:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40368a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40368c:	4606      	mov	r6, r0
  40368e:	460f      	mov	r7, r1
  403690:	4632      	mov	r2, r6
  403692:	463b      	mov	r3, r7
  403694:	4630      	mov	r0, r6
  403696:	4639      	mov	r1, r7
  403698:	f7fd ff30 	bl	4014fc <__adddf3>
  40369c:	4606      	mov	r6, r0
  40369e:	460f      	mov	r7, r1
  4036a0:	4602      	mov	r2, r0
  4036a2:	460b      	mov	r3, r1
  4036a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4036a8:	f002 f9ac 	bl	405a04 <__aeabi_dcmplt>
  4036ac:	b948      	cbnz	r0, 4036c2 <_dtoa_r+0x362>
  4036ae:	4632      	mov	r2, r6
  4036b0:	463b      	mov	r3, r7
  4036b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4036b6:	f002 f99b 	bl	4059f0 <__aeabi_dcmpeq>
  4036ba:	b1a8      	cbz	r0, 4036e8 <_dtoa_r+0x388>
  4036bc:	f018 0f01 	tst.w	r8, #1
  4036c0:	d012      	beq.n	4036e8 <_dtoa_r+0x388>
  4036c2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4036c6:	9a04      	ldr	r2, [sp, #16]
  4036c8:	1e6b      	subs	r3, r5, #1
  4036ca:	e004      	b.n	4036d6 <_dtoa_r+0x376>
  4036cc:	429a      	cmp	r2, r3
  4036ce:	f000 8401 	beq.w	403ed4 <_dtoa_r+0xb74>
  4036d2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4036d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4036da:	f103 0501 	add.w	r5, r3, #1
  4036de:	d0f5      	beq.n	4036cc <_dtoa_r+0x36c>
  4036e0:	f108 0801 	add.w	r8, r8, #1
  4036e4:	f883 8000 	strb.w	r8, [r3]
  4036e8:	4649      	mov	r1, r9
  4036ea:	4620      	mov	r0, r4
  4036ec:	f001 f95c 	bl	4049a8 <_Bfree>
  4036f0:	2200      	movs	r2, #0
  4036f2:	9b02      	ldr	r3, [sp, #8]
  4036f4:	702a      	strb	r2, [r5, #0]
  4036f6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4036f8:	3301      	adds	r3, #1
  4036fa:	6013      	str	r3, [r2, #0]
  4036fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4036fe:	2b00      	cmp	r3, #0
  403700:	f000 839e 	beq.w	403e40 <_dtoa_r+0xae0>
  403704:	9804      	ldr	r0, [sp, #16]
  403706:	601d      	str	r5, [r3, #0]
  403708:	b01b      	add	sp, #108	; 0x6c
  40370a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40370e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403710:	2a00      	cmp	r2, #0
  403712:	d03e      	beq.n	403792 <_dtoa_r+0x432>
  403714:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403716:	2a01      	cmp	r2, #1
  403718:	f340 8311 	ble.w	403d3e <_dtoa_r+0x9de>
  40371c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40371e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403720:	1e5f      	subs	r7, r3, #1
  403722:	42ba      	cmp	r2, r7
  403724:	f2c0 838f 	blt.w	403e46 <_dtoa_r+0xae6>
  403728:	1bd7      	subs	r7, r2, r7
  40372a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40372c:	2b00      	cmp	r3, #0
  40372e:	f2c0 848b 	blt.w	404048 <_dtoa_r+0xce8>
  403732:	9d08      	ldr	r5, [sp, #32]
  403734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403736:	9a08      	ldr	r2, [sp, #32]
  403738:	441a      	add	r2, r3
  40373a:	9208      	str	r2, [sp, #32]
  40373c:	9a06      	ldr	r2, [sp, #24]
  40373e:	2101      	movs	r1, #1
  403740:	441a      	add	r2, r3
  403742:	4620      	mov	r0, r4
  403744:	9206      	str	r2, [sp, #24]
  403746:	f001 f9c9 	bl	404adc <__i2b>
  40374a:	4606      	mov	r6, r0
  40374c:	e024      	b.n	403798 <_dtoa_r+0x438>
  40374e:	2301      	movs	r3, #1
  403750:	930e      	str	r3, [sp, #56]	; 0x38
  403752:	e6af      	b.n	4034b4 <_dtoa_r+0x154>
  403754:	9a08      	ldr	r2, [sp, #32]
  403756:	9b02      	ldr	r3, [sp, #8]
  403758:	1ad2      	subs	r2, r2, r3
  40375a:	425b      	negs	r3, r3
  40375c:	930c      	str	r3, [sp, #48]	; 0x30
  40375e:	2300      	movs	r3, #0
  403760:	9208      	str	r2, [sp, #32]
  403762:	930d      	str	r3, [sp, #52]	; 0x34
  403764:	e6b8      	b.n	4034d8 <_dtoa_r+0x178>
  403766:	f1c7 0301 	rsb	r3, r7, #1
  40376a:	9308      	str	r3, [sp, #32]
  40376c:	2300      	movs	r3, #0
  40376e:	9306      	str	r3, [sp, #24]
  403770:	e6a7      	b.n	4034c2 <_dtoa_r+0x162>
  403772:	9d02      	ldr	r5, [sp, #8]
  403774:	4628      	mov	r0, r5
  403776:	f7fe f80d 	bl	401794 <__aeabi_i2d>
  40377a:	4602      	mov	r2, r0
  40377c:	460b      	mov	r3, r1
  40377e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403782:	f002 f935 	bl	4059f0 <__aeabi_dcmpeq>
  403786:	2800      	cmp	r0, #0
  403788:	f47f ae80 	bne.w	40348c <_dtoa_r+0x12c>
  40378c:	1e6b      	subs	r3, r5, #1
  40378e:	9302      	str	r3, [sp, #8]
  403790:	e67c      	b.n	40348c <_dtoa_r+0x12c>
  403792:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403794:	9d08      	ldr	r5, [sp, #32]
  403796:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403798:	2d00      	cmp	r5, #0
  40379a:	dd0c      	ble.n	4037b6 <_dtoa_r+0x456>
  40379c:	9906      	ldr	r1, [sp, #24]
  40379e:	2900      	cmp	r1, #0
  4037a0:	460b      	mov	r3, r1
  4037a2:	dd08      	ble.n	4037b6 <_dtoa_r+0x456>
  4037a4:	42a9      	cmp	r1, r5
  4037a6:	9a08      	ldr	r2, [sp, #32]
  4037a8:	bfa8      	it	ge
  4037aa:	462b      	movge	r3, r5
  4037ac:	1ad2      	subs	r2, r2, r3
  4037ae:	1aed      	subs	r5, r5, r3
  4037b0:	1acb      	subs	r3, r1, r3
  4037b2:	9208      	str	r2, [sp, #32]
  4037b4:	9306      	str	r3, [sp, #24]
  4037b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4037b8:	b1d3      	cbz	r3, 4037f0 <_dtoa_r+0x490>
  4037ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4037bc:	2b00      	cmp	r3, #0
  4037be:	f000 82b7 	beq.w	403d30 <_dtoa_r+0x9d0>
  4037c2:	2f00      	cmp	r7, #0
  4037c4:	dd10      	ble.n	4037e8 <_dtoa_r+0x488>
  4037c6:	4631      	mov	r1, r6
  4037c8:	463a      	mov	r2, r7
  4037ca:	4620      	mov	r0, r4
  4037cc:	f001 fa22 	bl	404c14 <__pow5mult>
  4037d0:	464a      	mov	r2, r9
  4037d2:	4601      	mov	r1, r0
  4037d4:	4606      	mov	r6, r0
  4037d6:	4620      	mov	r0, r4
  4037d8:	f001 f98a 	bl	404af0 <__multiply>
  4037dc:	4649      	mov	r1, r9
  4037de:	4680      	mov	r8, r0
  4037e0:	4620      	mov	r0, r4
  4037e2:	f001 f8e1 	bl	4049a8 <_Bfree>
  4037e6:	46c1      	mov	r9, r8
  4037e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4037ea:	1bda      	subs	r2, r3, r7
  4037ec:	f040 82a1 	bne.w	403d32 <_dtoa_r+0x9d2>
  4037f0:	2101      	movs	r1, #1
  4037f2:	4620      	mov	r0, r4
  4037f4:	f001 f972 	bl	404adc <__i2b>
  4037f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037fa:	2b00      	cmp	r3, #0
  4037fc:	4680      	mov	r8, r0
  4037fe:	dd1c      	ble.n	40383a <_dtoa_r+0x4da>
  403800:	4601      	mov	r1, r0
  403802:	461a      	mov	r2, r3
  403804:	4620      	mov	r0, r4
  403806:	f001 fa05 	bl	404c14 <__pow5mult>
  40380a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40380c:	2b01      	cmp	r3, #1
  40380e:	4680      	mov	r8, r0
  403810:	f340 8254 	ble.w	403cbc <_dtoa_r+0x95c>
  403814:	2300      	movs	r3, #0
  403816:	930c      	str	r3, [sp, #48]	; 0x30
  403818:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40381c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403820:	6918      	ldr	r0, [r3, #16]
  403822:	f001 f90b 	bl	404a3c <__hi0bits>
  403826:	f1c0 0020 	rsb	r0, r0, #32
  40382a:	e010      	b.n	40384e <_dtoa_r+0x4ee>
  40382c:	f1c3 0520 	rsb	r5, r3, #32
  403830:	fa0a f005 	lsl.w	r0, sl, r5
  403834:	e674      	b.n	403520 <_dtoa_r+0x1c0>
  403836:	900e      	str	r0, [sp, #56]	; 0x38
  403838:	e63c      	b.n	4034b4 <_dtoa_r+0x154>
  40383a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40383c:	2b01      	cmp	r3, #1
  40383e:	f340 8287 	ble.w	403d50 <_dtoa_r+0x9f0>
  403842:	2300      	movs	r3, #0
  403844:	930c      	str	r3, [sp, #48]	; 0x30
  403846:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403848:	2001      	movs	r0, #1
  40384a:	2b00      	cmp	r3, #0
  40384c:	d1e4      	bne.n	403818 <_dtoa_r+0x4b8>
  40384e:	9a06      	ldr	r2, [sp, #24]
  403850:	4410      	add	r0, r2
  403852:	f010 001f 	ands.w	r0, r0, #31
  403856:	f000 80a1 	beq.w	40399c <_dtoa_r+0x63c>
  40385a:	f1c0 0320 	rsb	r3, r0, #32
  40385e:	2b04      	cmp	r3, #4
  403860:	f340 849e 	ble.w	4041a0 <_dtoa_r+0xe40>
  403864:	9b08      	ldr	r3, [sp, #32]
  403866:	f1c0 001c 	rsb	r0, r0, #28
  40386a:	4403      	add	r3, r0
  40386c:	9308      	str	r3, [sp, #32]
  40386e:	4613      	mov	r3, r2
  403870:	4403      	add	r3, r0
  403872:	4405      	add	r5, r0
  403874:	9306      	str	r3, [sp, #24]
  403876:	9b08      	ldr	r3, [sp, #32]
  403878:	2b00      	cmp	r3, #0
  40387a:	dd05      	ble.n	403888 <_dtoa_r+0x528>
  40387c:	4649      	mov	r1, r9
  40387e:	461a      	mov	r2, r3
  403880:	4620      	mov	r0, r4
  403882:	f001 fa17 	bl	404cb4 <__lshift>
  403886:	4681      	mov	r9, r0
  403888:	9b06      	ldr	r3, [sp, #24]
  40388a:	2b00      	cmp	r3, #0
  40388c:	dd05      	ble.n	40389a <_dtoa_r+0x53a>
  40388e:	4641      	mov	r1, r8
  403890:	461a      	mov	r2, r3
  403892:	4620      	mov	r0, r4
  403894:	f001 fa0e 	bl	404cb4 <__lshift>
  403898:	4680      	mov	r8, r0
  40389a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40389c:	2b00      	cmp	r3, #0
  40389e:	f040 8086 	bne.w	4039ae <_dtoa_r+0x64e>
  4038a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038a4:	2b00      	cmp	r3, #0
  4038a6:	f340 8266 	ble.w	403d76 <_dtoa_r+0xa16>
  4038aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4038ac:	2b00      	cmp	r3, #0
  4038ae:	f000 8098 	beq.w	4039e2 <_dtoa_r+0x682>
  4038b2:	2d00      	cmp	r5, #0
  4038b4:	dd05      	ble.n	4038c2 <_dtoa_r+0x562>
  4038b6:	4631      	mov	r1, r6
  4038b8:	462a      	mov	r2, r5
  4038ba:	4620      	mov	r0, r4
  4038bc:	f001 f9fa 	bl	404cb4 <__lshift>
  4038c0:	4606      	mov	r6, r0
  4038c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4038c4:	2b00      	cmp	r3, #0
  4038c6:	f040 8337 	bne.w	403f38 <_dtoa_r+0xbd8>
  4038ca:	9606      	str	r6, [sp, #24]
  4038cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038ce:	9a04      	ldr	r2, [sp, #16]
  4038d0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4038d4:	3b01      	subs	r3, #1
  4038d6:	18d3      	adds	r3, r2, r3
  4038d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4038da:	f00a 0301 	and.w	r3, sl, #1
  4038de:	930c      	str	r3, [sp, #48]	; 0x30
  4038e0:	4617      	mov	r7, r2
  4038e2:	46c2      	mov	sl, r8
  4038e4:	4651      	mov	r1, sl
  4038e6:	4648      	mov	r0, r9
  4038e8:	f7ff fca6 	bl	403238 <quorem>
  4038ec:	4631      	mov	r1, r6
  4038ee:	4605      	mov	r5, r0
  4038f0:	4648      	mov	r0, r9
  4038f2:	f001 fa31 	bl	404d58 <__mcmp>
  4038f6:	465a      	mov	r2, fp
  4038f8:	900a      	str	r0, [sp, #40]	; 0x28
  4038fa:	4651      	mov	r1, sl
  4038fc:	4620      	mov	r0, r4
  4038fe:	f001 fa47 	bl	404d90 <__mdiff>
  403902:	68c2      	ldr	r2, [r0, #12]
  403904:	4680      	mov	r8, r0
  403906:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40390a:	2a00      	cmp	r2, #0
  40390c:	f040 822b 	bne.w	403d66 <_dtoa_r+0xa06>
  403910:	4601      	mov	r1, r0
  403912:	4648      	mov	r0, r9
  403914:	9308      	str	r3, [sp, #32]
  403916:	f001 fa1f 	bl	404d58 <__mcmp>
  40391a:	4641      	mov	r1, r8
  40391c:	9006      	str	r0, [sp, #24]
  40391e:	4620      	mov	r0, r4
  403920:	f001 f842 	bl	4049a8 <_Bfree>
  403924:	9a06      	ldr	r2, [sp, #24]
  403926:	9b08      	ldr	r3, [sp, #32]
  403928:	b932      	cbnz	r2, 403938 <_dtoa_r+0x5d8>
  40392a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40392c:	b921      	cbnz	r1, 403938 <_dtoa_r+0x5d8>
  40392e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403930:	2a00      	cmp	r2, #0
  403932:	f000 83ef 	beq.w	404114 <_dtoa_r+0xdb4>
  403936:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403938:	990a      	ldr	r1, [sp, #40]	; 0x28
  40393a:	2900      	cmp	r1, #0
  40393c:	f2c0 829f 	blt.w	403e7e <_dtoa_r+0xb1e>
  403940:	d105      	bne.n	40394e <_dtoa_r+0x5ee>
  403942:	9924      	ldr	r1, [sp, #144]	; 0x90
  403944:	b919      	cbnz	r1, 40394e <_dtoa_r+0x5ee>
  403946:	990c      	ldr	r1, [sp, #48]	; 0x30
  403948:	2900      	cmp	r1, #0
  40394a:	f000 8298 	beq.w	403e7e <_dtoa_r+0xb1e>
  40394e:	2a00      	cmp	r2, #0
  403950:	f300 8306 	bgt.w	403f60 <_dtoa_r+0xc00>
  403954:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403956:	703b      	strb	r3, [r7, #0]
  403958:	f107 0801 	add.w	r8, r7, #1
  40395c:	4297      	cmp	r7, r2
  40395e:	4645      	mov	r5, r8
  403960:	f000 830c 	beq.w	403f7c <_dtoa_r+0xc1c>
  403964:	4649      	mov	r1, r9
  403966:	2300      	movs	r3, #0
  403968:	220a      	movs	r2, #10
  40396a:	4620      	mov	r0, r4
  40396c:	f001 f826 	bl	4049bc <__multadd>
  403970:	455e      	cmp	r6, fp
  403972:	4681      	mov	r9, r0
  403974:	4631      	mov	r1, r6
  403976:	f04f 0300 	mov.w	r3, #0
  40397a:	f04f 020a 	mov.w	r2, #10
  40397e:	4620      	mov	r0, r4
  403980:	f000 81eb 	beq.w	403d5a <_dtoa_r+0x9fa>
  403984:	f001 f81a 	bl	4049bc <__multadd>
  403988:	4659      	mov	r1, fp
  40398a:	4606      	mov	r6, r0
  40398c:	2300      	movs	r3, #0
  40398e:	220a      	movs	r2, #10
  403990:	4620      	mov	r0, r4
  403992:	f001 f813 	bl	4049bc <__multadd>
  403996:	4647      	mov	r7, r8
  403998:	4683      	mov	fp, r0
  40399a:	e7a3      	b.n	4038e4 <_dtoa_r+0x584>
  40399c:	201c      	movs	r0, #28
  40399e:	9b08      	ldr	r3, [sp, #32]
  4039a0:	4403      	add	r3, r0
  4039a2:	9308      	str	r3, [sp, #32]
  4039a4:	9b06      	ldr	r3, [sp, #24]
  4039a6:	4403      	add	r3, r0
  4039a8:	4405      	add	r5, r0
  4039aa:	9306      	str	r3, [sp, #24]
  4039ac:	e763      	b.n	403876 <_dtoa_r+0x516>
  4039ae:	4641      	mov	r1, r8
  4039b0:	4648      	mov	r0, r9
  4039b2:	f001 f9d1 	bl	404d58 <__mcmp>
  4039b6:	2800      	cmp	r0, #0
  4039b8:	f6bf af73 	bge.w	4038a2 <_dtoa_r+0x542>
  4039bc:	9f02      	ldr	r7, [sp, #8]
  4039be:	4649      	mov	r1, r9
  4039c0:	2300      	movs	r3, #0
  4039c2:	220a      	movs	r2, #10
  4039c4:	4620      	mov	r0, r4
  4039c6:	3f01      	subs	r7, #1
  4039c8:	9702      	str	r7, [sp, #8]
  4039ca:	f000 fff7 	bl	4049bc <__multadd>
  4039ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4039d0:	4681      	mov	r9, r0
  4039d2:	2b00      	cmp	r3, #0
  4039d4:	f040 83b6 	bne.w	404144 <_dtoa_r+0xde4>
  4039d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4039da:	2b00      	cmp	r3, #0
  4039dc:	f340 83bf 	ble.w	40415e <_dtoa_r+0xdfe>
  4039e0:	930a      	str	r3, [sp, #40]	; 0x28
  4039e2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4039e6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4039e8:	465d      	mov	r5, fp
  4039ea:	e002      	b.n	4039f2 <_dtoa_r+0x692>
  4039ec:	f000 ffe6 	bl	4049bc <__multadd>
  4039f0:	4681      	mov	r9, r0
  4039f2:	4641      	mov	r1, r8
  4039f4:	4648      	mov	r0, r9
  4039f6:	f7ff fc1f 	bl	403238 <quorem>
  4039fa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4039fe:	f805 ab01 	strb.w	sl, [r5], #1
  403a02:	eba5 030b 	sub.w	r3, r5, fp
  403a06:	42bb      	cmp	r3, r7
  403a08:	f04f 020a 	mov.w	r2, #10
  403a0c:	f04f 0300 	mov.w	r3, #0
  403a10:	4649      	mov	r1, r9
  403a12:	4620      	mov	r0, r4
  403a14:	dbea      	blt.n	4039ec <_dtoa_r+0x68c>
  403a16:	9b04      	ldr	r3, [sp, #16]
  403a18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403a1a:	2a01      	cmp	r2, #1
  403a1c:	bfac      	ite	ge
  403a1e:	189b      	addge	r3, r3, r2
  403a20:	3301      	addlt	r3, #1
  403a22:	461d      	mov	r5, r3
  403a24:	f04f 0b00 	mov.w	fp, #0
  403a28:	4649      	mov	r1, r9
  403a2a:	2201      	movs	r2, #1
  403a2c:	4620      	mov	r0, r4
  403a2e:	f001 f941 	bl	404cb4 <__lshift>
  403a32:	4641      	mov	r1, r8
  403a34:	4681      	mov	r9, r0
  403a36:	f001 f98f 	bl	404d58 <__mcmp>
  403a3a:	2800      	cmp	r0, #0
  403a3c:	f340 823d 	ble.w	403eba <_dtoa_r+0xb5a>
  403a40:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403a44:	9904      	ldr	r1, [sp, #16]
  403a46:	1e6b      	subs	r3, r5, #1
  403a48:	e004      	b.n	403a54 <_dtoa_r+0x6f4>
  403a4a:	428b      	cmp	r3, r1
  403a4c:	f000 81ae 	beq.w	403dac <_dtoa_r+0xa4c>
  403a50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403a54:	2a39      	cmp	r2, #57	; 0x39
  403a56:	f103 0501 	add.w	r5, r3, #1
  403a5a:	d0f6      	beq.n	403a4a <_dtoa_r+0x6ea>
  403a5c:	3201      	adds	r2, #1
  403a5e:	701a      	strb	r2, [r3, #0]
  403a60:	4641      	mov	r1, r8
  403a62:	4620      	mov	r0, r4
  403a64:	f000 ffa0 	bl	4049a8 <_Bfree>
  403a68:	2e00      	cmp	r6, #0
  403a6a:	f43f ae3d 	beq.w	4036e8 <_dtoa_r+0x388>
  403a6e:	f1bb 0f00 	cmp.w	fp, #0
  403a72:	d005      	beq.n	403a80 <_dtoa_r+0x720>
  403a74:	45b3      	cmp	fp, r6
  403a76:	d003      	beq.n	403a80 <_dtoa_r+0x720>
  403a78:	4659      	mov	r1, fp
  403a7a:	4620      	mov	r0, r4
  403a7c:	f000 ff94 	bl	4049a8 <_Bfree>
  403a80:	4631      	mov	r1, r6
  403a82:	4620      	mov	r0, r4
  403a84:	f000 ff90 	bl	4049a8 <_Bfree>
  403a88:	e62e      	b.n	4036e8 <_dtoa_r+0x388>
  403a8a:	2300      	movs	r3, #0
  403a8c:	930b      	str	r3, [sp, #44]	; 0x2c
  403a8e:	9b02      	ldr	r3, [sp, #8]
  403a90:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a92:	4413      	add	r3, r2
  403a94:	930f      	str	r3, [sp, #60]	; 0x3c
  403a96:	3301      	adds	r3, #1
  403a98:	2b01      	cmp	r3, #1
  403a9a:	461f      	mov	r7, r3
  403a9c:	461e      	mov	r6, r3
  403a9e:	930a      	str	r3, [sp, #40]	; 0x28
  403aa0:	bfb8      	it	lt
  403aa2:	2701      	movlt	r7, #1
  403aa4:	2100      	movs	r1, #0
  403aa6:	2f17      	cmp	r7, #23
  403aa8:	6461      	str	r1, [r4, #68]	; 0x44
  403aaa:	d90a      	bls.n	403ac2 <_dtoa_r+0x762>
  403aac:	2201      	movs	r2, #1
  403aae:	2304      	movs	r3, #4
  403ab0:	005b      	lsls	r3, r3, #1
  403ab2:	f103 0014 	add.w	r0, r3, #20
  403ab6:	4287      	cmp	r7, r0
  403ab8:	4611      	mov	r1, r2
  403aba:	f102 0201 	add.w	r2, r2, #1
  403abe:	d2f7      	bcs.n	403ab0 <_dtoa_r+0x750>
  403ac0:	6461      	str	r1, [r4, #68]	; 0x44
  403ac2:	4620      	mov	r0, r4
  403ac4:	f000 ff4a 	bl	40495c <_Balloc>
  403ac8:	2e0e      	cmp	r6, #14
  403aca:	9004      	str	r0, [sp, #16]
  403acc:	6420      	str	r0, [r4, #64]	; 0x40
  403ace:	f63f ad41 	bhi.w	403554 <_dtoa_r+0x1f4>
  403ad2:	2d00      	cmp	r5, #0
  403ad4:	f43f ad3e 	beq.w	403554 <_dtoa_r+0x1f4>
  403ad8:	9902      	ldr	r1, [sp, #8]
  403ada:	2900      	cmp	r1, #0
  403adc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403ae0:	f340 8202 	ble.w	403ee8 <_dtoa_r+0xb88>
  403ae4:	4bb8      	ldr	r3, [pc, #736]	; (403dc8 <_dtoa_r+0xa68>)
  403ae6:	f001 020f 	and.w	r2, r1, #15
  403aea:	110d      	asrs	r5, r1, #4
  403aec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403af0:	06e9      	lsls	r1, r5, #27
  403af2:	e9d3 6700 	ldrd	r6, r7, [r3]
  403af6:	f140 81ae 	bpl.w	403e56 <_dtoa_r+0xaf6>
  403afa:	4bb4      	ldr	r3, [pc, #720]	; (403dcc <_dtoa_r+0xa6c>)
  403afc:	4650      	mov	r0, sl
  403afe:	4659      	mov	r1, fp
  403b00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403b04:	f7fd ffd6 	bl	401ab4 <__aeabi_ddiv>
  403b08:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403b0c:	f005 050f 	and.w	r5, r5, #15
  403b10:	f04f 0a03 	mov.w	sl, #3
  403b14:	b18d      	cbz	r5, 403b3a <_dtoa_r+0x7da>
  403b16:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403dcc <_dtoa_r+0xa6c>
  403b1a:	07ea      	lsls	r2, r5, #31
  403b1c:	d509      	bpl.n	403b32 <_dtoa_r+0x7d2>
  403b1e:	4630      	mov	r0, r6
  403b20:	4639      	mov	r1, r7
  403b22:	e9d8 2300 	ldrd	r2, r3, [r8]
  403b26:	f7fd fe9b 	bl	401860 <__aeabi_dmul>
  403b2a:	f10a 0a01 	add.w	sl, sl, #1
  403b2e:	4606      	mov	r6, r0
  403b30:	460f      	mov	r7, r1
  403b32:	106d      	asrs	r5, r5, #1
  403b34:	f108 0808 	add.w	r8, r8, #8
  403b38:	d1ef      	bne.n	403b1a <_dtoa_r+0x7ba>
  403b3a:	463b      	mov	r3, r7
  403b3c:	4632      	mov	r2, r6
  403b3e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403b42:	f7fd ffb7 	bl	401ab4 <__aeabi_ddiv>
  403b46:	4607      	mov	r7, r0
  403b48:	4688      	mov	r8, r1
  403b4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403b4c:	b143      	cbz	r3, 403b60 <_dtoa_r+0x800>
  403b4e:	2200      	movs	r2, #0
  403b50:	4b9f      	ldr	r3, [pc, #636]	; (403dd0 <_dtoa_r+0xa70>)
  403b52:	4638      	mov	r0, r7
  403b54:	4641      	mov	r1, r8
  403b56:	f001 ff55 	bl	405a04 <__aeabi_dcmplt>
  403b5a:	2800      	cmp	r0, #0
  403b5c:	f040 8286 	bne.w	40406c <_dtoa_r+0xd0c>
  403b60:	4650      	mov	r0, sl
  403b62:	f7fd fe17 	bl	401794 <__aeabi_i2d>
  403b66:	463a      	mov	r2, r7
  403b68:	4643      	mov	r3, r8
  403b6a:	f7fd fe79 	bl	401860 <__aeabi_dmul>
  403b6e:	4b99      	ldr	r3, [pc, #612]	; (403dd4 <_dtoa_r+0xa74>)
  403b70:	2200      	movs	r2, #0
  403b72:	f7fd fcc3 	bl	4014fc <__adddf3>
  403b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b78:	4605      	mov	r5, r0
  403b7a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403b7e:	2b00      	cmp	r3, #0
  403b80:	f000 813e 	beq.w	403e00 <_dtoa_r+0xaa0>
  403b84:	9b02      	ldr	r3, [sp, #8]
  403b86:	9315      	str	r3, [sp, #84]	; 0x54
  403b88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b8a:	9312      	str	r3, [sp, #72]	; 0x48
  403b8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b8e:	2b00      	cmp	r3, #0
  403b90:	f000 81fa 	beq.w	403f88 <_dtoa_r+0xc28>
  403b94:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403b96:	4b8c      	ldr	r3, [pc, #560]	; (403dc8 <_dtoa_r+0xa68>)
  403b98:	498f      	ldr	r1, [pc, #572]	; (403dd8 <_dtoa_r+0xa78>)
  403b9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403ba2:	2000      	movs	r0, #0
  403ba4:	f7fd ff86 	bl	401ab4 <__aeabi_ddiv>
  403ba8:	462a      	mov	r2, r5
  403baa:	4633      	mov	r3, r6
  403bac:	f7fd fca4 	bl	4014f8 <__aeabi_dsub>
  403bb0:	4682      	mov	sl, r0
  403bb2:	468b      	mov	fp, r1
  403bb4:	4638      	mov	r0, r7
  403bb6:	4641      	mov	r1, r8
  403bb8:	f001 ff62 	bl	405a80 <__aeabi_d2iz>
  403bbc:	4605      	mov	r5, r0
  403bbe:	f7fd fde9 	bl	401794 <__aeabi_i2d>
  403bc2:	4602      	mov	r2, r0
  403bc4:	460b      	mov	r3, r1
  403bc6:	4638      	mov	r0, r7
  403bc8:	4641      	mov	r1, r8
  403bca:	f7fd fc95 	bl	4014f8 <__aeabi_dsub>
  403bce:	3530      	adds	r5, #48	; 0x30
  403bd0:	fa5f f885 	uxtb.w	r8, r5
  403bd4:	9d04      	ldr	r5, [sp, #16]
  403bd6:	4606      	mov	r6, r0
  403bd8:	460f      	mov	r7, r1
  403bda:	f885 8000 	strb.w	r8, [r5]
  403bde:	4602      	mov	r2, r0
  403be0:	460b      	mov	r3, r1
  403be2:	4650      	mov	r0, sl
  403be4:	4659      	mov	r1, fp
  403be6:	3501      	adds	r5, #1
  403be8:	f001 ff2a 	bl	405a40 <__aeabi_dcmpgt>
  403bec:	2800      	cmp	r0, #0
  403bee:	d154      	bne.n	403c9a <_dtoa_r+0x93a>
  403bf0:	4632      	mov	r2, r6
  403bf2:	463b      	mov	r3, r7
  403bf4:	2000      	movs	r0, #0
  403bf6:	4976      	ldr	r1, [pc, #472]	; (403dd0 <_dtoa_r+0xa70>)
  403bf8:	f7fd fc7e 	bl	4014f8 <__aeabi_dsub>
  403bfc:	4602      	mov	r2, r0
  403bfe:	460b      	mov	r3, r1
  403c00:	4650      	mov	r0, sl
  403c02:	4659      	mov	r1, fp
  403c04:	f001 ff1c 	bl	405a40 <__aeabi_dcmpgt>
  403c08:	2800      	cmp	r0, #0
  403c0a:	f040 8270 	bne.w	4040ee <_dtoa_r+0xd8e>
  403c0e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403c10:	2a01      	cmp	r2, #1
  403c12:	f000 8111 	beq.w	403e38 <_dtoa_r+0xad8>
  403c16:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c18:	9a04      	ldr	r2, [sp, #16]
  403c1a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403c1e:	4413      	add	r3, r2
  403c20:	4699      	mov	r9, r3
  403c22:	e00d      	b.n	403c40 <_dtoa_r+0x8e0>
  403c24:	2000      	movs	r0, #0
  403c26:	496a      	ldr	r1, [pc, #424]	; (403dd0 <_dtoa_r+0xa70>)
  403c28:	f7fd fc66 	bl	4014f8 <__aeabi_dsub>
  403c2c:	4652      	mov	r2, sl
  403c2e:	465b      	mov	r3, fp
  403c30:	f001 fee8 	bl	405a04 <__aeabi_dcmplt>
  403c34:	2800      	cmp	r0, #0
  403c36:	f040 8258 	bne.w	4040ea <_dtoa_r+0xd8a>
  403c3a:	454d      	cmp	r5, r9
  403c3c:	f000 80fa 	beq.w	403e34 <_dtoa_r+0xad4>
  403c40:	4650      	mov	r0, sl
  403c42:	4659      	mov	r1, fp
  403c44:	2200      	movs	r2, #0
  403c46:	4b65      	ldr	r3, [pc, #404]	; (403ddc <_dtoa_r+0xa7c>)
  403c48:	f7fd fe0a 	bl	401860 <__aeabi_dmul>
  403c4c:	2200      	movs	r2, #0
  403c4e:	4b63      	ldr	r3, [pc, #396]	; (403ddc <_dtoa_r+0xa7c>)
  403c50:	4682      	mov	sl, r0
  403c52:	468b      	mov	fp, r1
  403c54:	4630      	mov	r0, r6
  403c56:	4639      	mov	r1, r7
  403c58:	f7fd fe02 	bl	401860 <__aeabi_dmul>
  403c5c:	460f      	mov	r7, r1
  403c5e:	4606      	mov	r6, r0
  403c60:	f001 ff0e 	bl	405a80 <__aeabi_d2iz>
  403c64:	4680      	mov	r8, r0
  403c66:	f7fd fd95 	bl	401794 <__aeabi_i2d>
  403c6a:	4602      	mov	r2, r0
  403c6c:	460b      	mov	r3, r1
  403c6e:	4630      	mov	r0, r6
  403c70:	4639      	mov	r1, r7
  403c72:	f7fd fc41 	bl	4014f8 <__aeabi_dsub>
  403c76:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403c7a:	fa5f f888 	uxtb.w	r8, r8
  403c7e:	4652      	mov	r2, sl
  403c80:	465b      	mov	r3, fp
  403c82:	f805 8b01 	strb.w	r8, [r5], #1
  403c86:	4606      	mov	r6, r0
  403c88:	460f      	mov	r7, r1
  403c8a:	f001 febb 	bl	405a04 <__aeabi_dcmplt>
  403c8e:	4632      	mov	r2, r6
  403c90:	463b      	mov	r3, r7
  403c92:	2800      	cmp	r0, #0
  403c94:	d0c6      	beq.n	403c24 <_dtoa_r+0x8c4>
  403c96:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403c9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403c9c:	9302      	str	r3, [sp, #8]
  403c9e:	e523      	b.n	4036e8 <_dtoa_r+0x388>
  403ca0:	2300      	movs	r3, #0
  403ca2:	930b      	str	r3, [sp, #44]	; 0x2c
  403ca4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403ca6:	2b00      	cmp	r3, #0
  403ca8:	f340 80dc 	ble.w	403e64 <_dtoa_r+0xb04>
  403cac:	461f      	mov	r7, r3
  403cae:	461e      	mov	r6, r3
  403cb0:	930f      	str	r3, [sp, #60]	; 0x3c
  403cb2:	930a      	str	r3, [sp, #40]	; 0x28
  403cb4:	e6f6      	b.n	403aa4 <_dtoa_r+0x744>
  403cb6:	2301      	movs	r3, #1
  403cb8:	930b      	str	r3, [sp, #44]	; 0x2c
  403cba:	e7f3      	b.n	403ca4 <_dtoa_r+0x944>
  403cbc:	f1ba 0f00 	cmp.w	sl, #0
  403cc0:	f47f ada8 	bne.w	403814 <_dtoa_r+0x4b4>
  403cc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403cc8:	2b00      	cmp	r3, #0
  403cca:	f47f adba 	bne.w	403842 <_dtoa_r+0x4e2>
  403cce:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403cd2:	0d3f      	lsrs	r7, r7, #20
  403cd4:	053f      	lsls	r7, r7, #20
  403cd6:	2f00      	cmp	r7, #0
  403cd8:	f000 820d 	beq.w	4040f6 <_dtoa_r+0xd96>
  403cdc:	9b08      	ldr	r3, [sp, #32]
  403cde:	3301      	adds	r3, #1
  403ce0:	9308      	str	r3, [sp, #32]
  403ce2:	9b06      	ldr	r3, [sp, #24]
  403ce4:	3301      	adds	r3, #1
  403ce6:	9306      	str	r3, [sp, #24]
  403ce8:	2301      	movs	r3, #1
  403cea:	930c      	str	r3, [sp, #48]	; 0x30
  403cec:	e5ab      	b.n	403846 <_dtoa_r+0x4e6>
  403cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cf0:	2b00      	cmp	r3, #0
  403cf2:	f73f ac42 	bgt.w	40357a <_dtoa_r+0x21a>
  403cf6:	f040 8221 	bne.w	40413c <_dtoa_r+0xddc>
  403cfa:	2200      	movs	r2, #0
  403cfc:	4b38      	ldr	r3, [pc, #224]	; (403de0 <_dtoa_r+0xa80>)
  403cfe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d02:	f7fd fdad 	bl	401860 <__aeabi_dmul>
  403d06:	4652      	mov	r2, sl
  403d08:	465b      	mov	r3, fp
  403d0a:	f001 fe8f 	bl	405a2c <__aeabi_dcmpge>
  403d0e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403d12:	4646      	mov	r6, r8
  403d14:	2800      	cmp	r0, #0
  403d16:	d041      	beq.n	403d9c <_dtoa_r+0xa3c>
  403d18:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d1a:	9d04      	ldr	r5, [sp, #16]
  403d1c:	43db      	mvns	r3, r3
  403d1e:	9302      	str	r3, [sp, #8]
  403d20:	4641      	mov	r1, r8
  403d22:	4620      	mov	r0, r4
  403d24:	f000 fe40 	bl	4049a8 <_Bfree>
  403d28:	2e00      	cmp	r6, #0
  403d2a:	f43f acdd 	beq.w	4036e8 <_dtoa_r+0x388>
  403d2e:	e6a7      	b.n	403a80 <_dtoa_r+0x720>
  403d30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d32:	4649      	mov	r1, r9
  403d34:	4620      	mov	r0, r4
  403d36:	f000 ff6d 	bl	404c14 <__pow5mult>
  403d3a:	4681      	mov	r9, r0
  403d3c:	e558      	b.n	4037f0 <_dtoa_r+0x490>
  403d3e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403d40:	2a00      	cmp	r2, #0
  403d42:	f000 8187 	beq.w	404054 <_dtoa_r+0xcf4>
  403d46:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403d4a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403d4c:	9d08      	ldr	r5, [sp, #32]
  403d4e:	e4f2      	b.n	403736 <_dtoa_r+0x3d6>
  403d50:	f1ba 0f00 	cmp.w	sl, #0
  403d54:	f47f ad75 	bne.w	403842 <_dtoa_r+0x4e2>
  403d58:	e7b4      	b.n	403cc4 <_dtoa_r+0x964>
  403d5a:	f000 fe2f 	bl	4049bc <__multadd>
  403d5e:	4647      	mov	r7, r8
  403d60:	4606      	mov	r6, r0
  403d62:	4683      	mov	fp, r0
  403d64:	e5be      	b.n	4038e4 <_dtoa_r+0x584>
  403d66:	4601      	mov	r1, r0
  403d68:	4620      	mov	r0, r4
  403d6a:	9306      	str	r3, [sp, #24]
  403d6c:	f000 fe1c 	bl	4049a8 <_Bfree>
  403d70:	2201      	movs	r2, #1
  403d72:	9b06      	ldr	r3, [sp, #24]
  403d74:	e5e0      	b.n	403938 <_dtoa_r+0x5d8>
  403d76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d78:	2b02      	cmp	r3, #2
  403d7a:	f77f ad96 	ble.w	4038aa <_dtoa_r+0x54a>
  403d7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d80:	2b00      	cmp	r3, #0
  403d82:	d1c9      	bne.n	403d18 <_dtoa_r+0x9b8>
  403d84:	4641      	mov	r1, r8
  403d86:	2205      	movs	r2, #5
  403d88:	4620      	mov	r0, r4
  403d8a:	f000 fe17 	bl	4049bc <__multadd>
  403d8e:	4601      	mov	r1, r0
  403d90:	4680      	mov	r8, r0
  403d92:	4648      	mov	r0, r9
  403d94:	f000 ffe0 	bl	404d58 <__mcmp>
  403d98:	2800      	cmp	r0, #0
  403d9a:	ddbd      	ble.n	403d18 <_dtoa_r+0x9b8>
  403d9c:	9a02      	ldr	r2, [sp, #8]
  403d9e:	9904      	ldr	r1, [sp, #16]
  403da0:	2331      	movs	r3, #49	; 0x31
  403da2:	3201      	adds	r2, #1
  403da4:	9202      	str	r2, [sp, #8]
  403da6:	700b      	strb	r3, [r1, #0]
  403da8:	1c4d      	adds	r5, r1, #1
  403daa:	e7b9      	b.n	403d20 <_dtoa_r+0x9c0>
  403dac:	9a02      	ldr	r2, [sp, #8]
  403dae:	3201      	adds	r2, #1
  403db0:	9202      	str	r2, [sp, #8]
  403db2:	9a04      	ldr	r2, [sp, #16]
  403db4:	2331      	movs	r3, #49	; 0x31
  403db6:	7013      	strb	r3, [r2, #0]
  403db8:	e652      	b.n	403a60 <_dtoa_r+0x700>
  403dba:	2301      	movs	r3, #1
  403dbc:	930b      	str	r3, [sp, #44]	; 0x2c
  403dbe:	e666      	b.n	403a8e <_dtoa_r+0x72e>
  403dc0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403dc4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403dc6:	e48f      	b.n	4036e8 <_dtoa_r+0x388>
  403dc8:	004068d8 	.word	0x004068d8
  403dcc:	004068b0 	.word	0x004068b0
  403dd0:	3ff00000 	.word	0x3ff00000
  403dd4:	401c0000 	.word	0x401c0000
  403dd8:	3fe00000 	.word	0x3fe00000
  403ddc:	40240000 	.word	0x40240000
  403de0:	40140000 	.word	0x40140000
  403de4:	4650      	mov	r0, sl
  403de6:	f7fd fcd5 	bl	401794 <__aeabi_i2d>
  403dea:	463a      	mov	r2, r7
  403dec:	4643      	mov	r3, r8
  403dee:	f7fd fd37 	bl	401860 <__aeabi_dmul>
  403df2:	2200      	movs	r2, #0
  403df4:	4bc1      	ldr	r3, [pc, #772]	; (4040fc <_dtoa_r+0xd9c>)
  403df6:	f7fd fb81 	bl	4014fc <__adddf3>
  403dfa:	4605      	mov	r5, r0
  403dfc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403e00:	4641      	mov	r1, r8
  403e02:	2200      	movs	r2, #0
  403e04:	4bbe      	ldr	r3, [pc, #760]	; (404100 <_dtoa_r+0xda0>)
  403e06:	4638      	mov	r0, r7
  403e08:	f7fd fb76 	bl	4014f8 <__aeabi_dsub>
  403e0c:	462a      	mov	r2, r5
  403e0e:	4633      	mov	r3, r6
  403e10:	4682      	mov	sl, r0
  403e12:	468b      	mov	fp, r1
  403e14:	f001 fe14 	bl	405a40 <__aeabi_dcmpgt>
  403e18:	4680      	mov	r8, r0
  403e1a:	2800      	cmp	r0, #0
  403e1c:	f040 8110 	bne.w	404040 <_dtoa_r+0xce0>
  403e20:	462a      	mov	r2, r5
  403e22:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403e26:	4650      	mov	r0, sl
  403e28:	4659      	mov	r1, fp
  403e2a:	f001 fdeb 	bl	405a04 <__aeabi_dcmplt>
  403e2e:	b118      	cbz	r0, 403e38 <_dtoa_r+0xad8>
  403e30:	4646      	mov	r6, r8
  403e32:	e771      	b.n	403d18 <_dtoa_r+0x9b8>
  403e34:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e38:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403e3c:	f7ff bb8a 	b.w	403554 <_dtoa_r+0x1f4>
  403e40:	9804      	ldr	r0, [sp, #16]
  403e42:	f7ff babb 	b.w	4033bc <_dtoa_r+0x5c>
  403e46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403e4a:	970c      	str	r7, [sp, #48]	; 0x30
  403e4c:	1afb      	subs	r3, r7, r3
  403e4e:	441a      	add	r2, r3
  403e50:	920d      	str	r2, [sp, #52]	; 0x34
  403e52:	2700      	movs	r7, #0
  403e54:	e469      	b.n	40372a <_dtoa_r+0x3ca>
  403e56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403e5a:	f04f 0a02 	mov.w	sl, #2
  403e5e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403e62:	e657      	b.n	403b14 <_dtoa_r+0x7b4>
  403e64:	2100      	movs	r1, #0
  403e66:	2301      	movs	r3, #1
  403e68:	6461      	str	r1, [r4, #68]	; 0x44
  403e6a:	4620      	mov	r0, r4
  403e6c:	9325      	str	r3, [sp, #148]	; 0x94
  403e6e:	f000 fd75 	bl	40495c <_Balloc>
  403e72:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e74:	9004      	str	r0, [sp, #16]
  403e76:	6420      	str	r0, [r4, #64]	; 0x40
  403e78:	930a      	str	r3, [sp, #40]	; 0x28
  403e7a:	930f      	str	r3, [sp, #60]	; 0x3c
  403e7c:	e629      	b.n	403ad2 <_dtoa_r+0x772>
  403e7e:	2a00      	cmp	r2, #0
  403e80:	46d0      	mov	r8, sl
  403e82:	f8cd b018 	str.w	fp, [sp, #24]
  403e86:	469a      	mov	sl, r3
  403e88:	dd11      	ble.n	403eae <_dtoa_r+0xb4e>
  403e8a:	4649      	mov	r1, r9
  403e8c:	2201      	movs	r2, #1
  403e8e:	4620      	mov	r0, r4
  403e90:	f000 ff10 	bl	404cb4 <__lshift>
  403e94:	4641      	mov	r1, r8
  403e96:	4681      	mov	r9, r0
  403e98:	f000 ff5e 	bl	404d58 <__mcmp>
  403e9c:	2800      	cmp	r0, #0
  403e9e:	f340 8146 	ble.w	40412e <_dtoa_r+0xdce>
  403ea2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403ea6:	f000 8106 	beq.w	4040b6 <_dtoa_r+0xd56>
  403eaa:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403eae:	46b3      	mov	fp, r6
  403eb0:	f887 a000 	strb.w	sl, [r7]
  403eb4:	1c7d      	adds	r5, r7, #1
  403eb6:	9e06      	ldr	r6, [sp, #24]
  403eb8:	e5d2      	b.n	403a60 <_dtoa_r+0x700>
  403eba:	d104      	bne.n	403ec6 <_dtoa_r+0xb66>
  403ebc:	f01a 0f01 	tst.w	sl, #1
  403ec0:	d001      	beq.n	403ec6 <_dtoa_r+0xb66>
  403ec2:	e5bd      	b.n	403a40 <_dtoa_r+0x6e0>
  403ec4:	4615      	mov	r5, r2
  403ec6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403eca:	2b30      	cmp	r3, #48	; 0x30
  403ecc:	f105 32ff 	add.w	r2, r5, #4294967295
  403ed0:	d0f8      	beq.n	403ec4 <_dtoa_r+0xb64>
  403ed2:	e5c5      	b.n	403a60 <_dtoa_r+0x700>
  403ed4:	9904      	ldr	r1, [sp, #16]
  403ed6:	2230      	movs	r2, #48	; 0x30
  403ed8:	700a      	strb	r2, [r1, #0]
  403eda:	9a02      	ldr	r2, [sp, #8]
  403edc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403ee0:	3201      	adds	r2, #1
  403ee2:	9202      	str	r2, [sp, #8]
  403ee4:	f7ff bbfc 	b.w	4036e0 <_dtoa_r+0x380>
  403ee8:	f000 80bb 	beq.w	404062 <_dtoa_r+0xd02>
  403eec:	9b02      	ldr	r3, [sp, #8]
  403eee:	425d      	negs	r5, r3
  403ef0:	4b84      	ldr	r3, [pc, #528]	; (404104 <_dtoa_r+0xda4>)
  403ef2:	f005 020f 	and.w	r2, r5, #15
  403ef6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403efa:	e9d3 2300 	ldrd	r2, r3, [r3]
  403efe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403f02:	f7fd fcad 	bl	401860 <__aeabi_dmul>
  403f06:	112d      	asrs	r5, r5, #4
  403f08:	4607      	mov	r7, r0
  403f0a:	4688      	mov	r8, r1
  403f0c:	f000 812c 	beq.w	404168 <_dtoa_r+0xe08>
  403f10:	4e7d      	ldr	r6, [pc, #500]	; (404108 <_dtoa_r+0xda8>)
  403f12:	f04f 0a02 	mov.w	sl, #2
  403f16:	07eb      	lsls	r3, r5, #31
  403f18:	d509      	bpl.n	403f2e <_dtoa_r+0xbce>
  403f1a:	4638      	mov	r0, r7
  403f1c:	4641      	mov	r1, r8
  403f1e:	e9d6 2300 	ldrd	r2, r3, [r6]
  403f22:	f7fd fc9d 	bl	401860 <__aeabi_dmul>
  403f26:	f10a 0a01 	add.w	sl, sl, #1
  403f2a:	4607      	mov	r7, r0
  403f2c:	4688      	mov	r8, r1
  403f2e:	106d      	asrs	r5, r5, #1
  403f30:	f106 0608 	add.w	r6, r6, #8
  403f34:	d1ef      	bne.n	403f16 <_dtoa_r+0xbb6>
  403f36:	e608      	b.n	403b4a <_dtoa_r+0x7ea>
  403f38:	6871      	ldr	r1, [r6, #4]
  403f3a:	4620      	mov	r0, r4
  403f3c:	f000 fd0e 	bl	40495c <_Balloc>
  403f40:	6933      	ldr	r3, [r6, #16]
  403f42:	3302      	adds	r3, #2
  403f44:	009a      	lsls	r2, r3, #2
  403f46:	4605      	mov	r5, r0
  403f48:	f106 010c 	add.w	r1, r6, #12
  403f4c:	300c      	adds	r0, #12
  403f4e:	f000 fc5f 	bl	404810 <memcpy>
  403f52:	4629      	mov	r1, r5
  403f54:	2201      	movs	r2, #1
  403f56:	4620      	mov	r0, r4
  403f58:	f000 feac 	bl	404cb4 <__lshift>
  403f5c:	9006      	str	r0, [sp, #24]
  403f5e:	e4b5      	b.n	4038cc <_dtoa_r+0x56c>
  403f60:	2b39      	cmp	r3, #57	; 0x39
  403f62:	f8cd b018 	str.w	fp, [sp, #24]
  403f66:	46d0      	mov	r8, sl
  403f68:	f000 80a5 	beq.w	4040b6 <_dtoa_r+0xd56>
  403f6c:	f103 0a01 	add.w	sl, r3, #1
  403f70:	46b3      	mov	fp, r6
  403f72:	f887 a000 	strb.w	sl, [r7]
  403f76:	1c7d      	adds	r5, r7, #1
  403f78:	9e06      	ldr	r6, [sp, #24]
  403f7a:	e571      	b.n	403a60 <_dtoa_r+0x700>
  403f7c:	465a      	mov	r2, fp
  403f7e:	46d0      	mov	r8, sl
  403f80:	46b3      	mov	fp, r6
  403f82:	469a      	mov	sl, r3
  403f84:	4616      	mov	r6, r2
  403f86:	e54f      	b.n	403a28 <_dtoa_r+0x6c8>
  403f88:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f8a:	495e      	ldr	r1, [pc, #376]	; (404104 <_dtoa_r+0xda4>)
  403f8c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403f90:	462a      	mov	r2, r5
  403f92:	4633      	mov	r3, r6
  403f94:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403f98:	f7fd fc62 	bl	401860 <__aeabi_dmul>
  403f9c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403fa0:	4638      	mov	r0, r7
  403fa2:	4641      	mov	r1, r8
  403fa4:	f001 fd6c 	bl	405a80 <__aeabi_d2iz>
  403fa8:	4605      	mov	r5, r0
  403faa:	f7fd fbf3 	bl	401794 <__aeabi_i2d>
  403fae:	460b      	mov	r3, r1
  403fb0:	4602      	mov	r2, r0
  403fb2:	4641      	mov	r1, r8
  403fb4:	4638      	mov	r0, r7
  403fb6:	f7fd fa9f 	bl	4014f8 <__aeabi_dsub>
  403fba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fbc:	460f      	mov	r7, r1
  403fbe:	9904      	ldr	r1, [sp, #16]
  403fc0:	3530      	adds	r5, #48	; 0x30
  403fc2:	2b01      	cmp	r3, #1
  403fc4:	700d      	strb	r5, [r1, #0]
  403fc6:	4606      	mov	r6, r0
  403fc8:	f101 0501 	add.w	r5, r1, #1
  403fcc:	d026      	beq.n	40401c <_dtoa_r+0xcbc>
  403fce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fd0:	9a04      	ldr	r2, [sp, #16]
  403fd2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404110 <_dtoa_r+0xdb0>
  403fd6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403fda:	4413      	add	r3, r2
  403fdc:	f04f 0a00 	mov.w	sl, #0
  403fe0:	4699      	mov	r9, r3
  403fe2:	4652      	mov	r2, sl
  403fe4:	465b      	mov	r3, fp
  403fe6:	4630      	mov	r0, r6
  403fe8:	4639      	mov	r1, r7
  403fea:	f7fd fc39 	bl	401860 <__aeabi_dmul>
  403fee:	460f      	mov	r7, r1
  403ff0:	4606      	mov	r6, r0
  403ff2:	f001 fd45 	bl	405a80 <__aeabi_d2iz>
  403ff6:	4680      	mov	r8, r0
  403ff8:	f7fd fbcc 	bl	401794 <__aeabi_i2d>
  403ffc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404000:	4602      	mov	r2, r0
  404002:	460b      	mov	r3, r1
  404004:	4630      	mov	r0, r6
  404006:	4639      	mov	r1, r7
  404008:	f7fd fa76 	bl	4014f8 <__aeabi_dsub>
  40400c:	f805 8b01 	strb.w	r8, [r5], #1
  404010:	454d      	cmp	r5, r9
  404012:	4606      	mov	r6, r0
  404014:	460f      	mov	r7, r1
  404016:	d1e4      	bne.n	403fe2 <_dtoa_r+0xc82>
  404018:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40401c:	4b3b      	ldr	r3, [pc, #236]	; (40410c <_dtoa_r+0xdac>)
  40401e:	2200      	movs	r2, #0
  404020:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404024:	f7fd fa6a 	bl	4014fc <__adddf3>
  404028:	4632      	mov	r2, r6
  40402a:	463b      	mov	r3, r7
  40402c:	f001 fcea 	bl	405a04 <__aeabi_dcmplt>
  404030:	2800      	cmp	r0, #0
  404032:	d046      	beq.n	4040c2 <_dtoa_r+0xd62>
  404034:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404036:	9302      	str	r3, [sp, #8]
  404038:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40403c:	f7ff bb43 	b.w	4036c6 <_dtoa_r+0x366>
  404040:	f04f 0800 	mov.w	r8, #0
  404044:	4646      	mov	r6, r8
  404046:	e6a9      	b.n	403d9c <_dtoa_r+0xa3c>
  404048:	9b08      	ldr	r3, [sp, #32]
  40404a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40404c:	1a9d      	subs	r5, r3, r2
  40404e:	2300      	movs	r3, #0
  404050:	f7ff bb71 	b.w	403736 <_dtoa_r+0x3d6>
  404054:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404056:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404058:	9d08      	ldr	r5, [sp, #32]
  40405a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40405e:	f7ff bb6a 	b.w	403736 <_dtoa_r+0x3d6>
  404062:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404066:	f04f 0a02 	mov.w	sl, #2
  40406a:	e56e      	b.n	403b4a <_dtoa_r+0x7ea>
  40406c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40406e:	2b00      	cmp	r3, #0
  404070:	f43f aeb8 	beq.w	403de4 <_dtoa_r+0xa84>
  404074:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404076:	2b00      	cmp	r3, #0
  404078:	f77f aede 	ble.w	403e38 <_dtoa_r+0xad8>
  40407c:	2200      	movs	r2, #0
  40407e:	4b24      	ldr	r3, [pc, #144]	; (404110 <_dtoa_r+0xdb0>)
  404080:	4638      	mov	r0, r7
  404082:	4641      	mov	r1, r8
  404084:	f7fd fbec 	bl	401860 <__aeabi_dmul>
  404088:	4607      	mov	r7, r0
  40408a:	4688      	mov	r8, r1
  40408c:	f10a 0001 	add.w	r0, sl, #1
  404090:	f7fd fb80 	bl	401794 <__aeabi_i2d>
  404094:	463a      	mov	r2, r7
  404096:	4643      	mov	r3, r8
  404098:	f7fd fbe2 	bl	401860 <__aeabi_dmul>
  40409c:	2200      	movs	r2, #0
  40409e:	4b17      	ldr	r3, [pc, #92]	; (4040fc <_dtoa_r+0xd9c>)
  4040a0:	f7fd fa2c 	bl	4014fc <__adddf3>
  4040a4:	9a02      	ldr	r2, [sp, #8]
  4040a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040a8:	9312      	str	r3, [sp, #72]	; 0x48
  4040aa:	3a01      	subs	r2, #1
  4040ac:	4605      	mov	r5, r0
  4040ae:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4040b2:	9215      	str	r2, [sp, #84]	; 0x54
  4040b4:	e56a      	b.n	403b8c <_dtoa_r+0x82c>
  4040b6:	2239      	movs	r2, #57	; 0x39
  4040b8:	46b3      	mov	fp, r6
  4040ba:	703a      	strb	r2, [r7, #0]
  4040bc:	9e06      	ldr	r6, [sp, #24]
  4040be:	1c7d      	adds	r5, r7, #1
  4040c0:	e4c0      	b.n	403a44 <_dtoa_r+0x6e4>
  4040c2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4040c6:	2000      	movs	r0, #0
  4040c8:	4910      	ldr	r1, [pc, #64]	; (40410c <_dtoa_r+0xdac>)
  4040ca:	f7fd fa15 	bl	4014f8 <__aeabi_dsub>
  4040ce:	4632      	mov	r2, r6
  4040d0:	463b      	mov	r3, r7
  4040d2:	f001 fcb5 	bl	405a40 <__aeabi_dcmpgt>
  4040d6:	b908      	cbnz	r0, 4040dc <_dtoa_r+0xd7c>
  4040d8:	e6ae      	b.n	403e38 <_dtoa_r+0xad8>
  4040da:	4615      	mov	r5, r2
  4040dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4040e0:	2b30      	cmp	r3, #48	; 0x30
  4040e2:	f105 32ff 	add.w	r2, r5, #4294967295
  4040e6:	d0f8      	beq.n	4040da <_dtoa_r+0xd7a>
  4040e8:	e5d7      	b.n	403c9a <_dtoa_r+0x93a>
  4040ea:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4040ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4040f0:	9302      	str	r3, [sp, #8]
  4040f2:	f7ff bae8 	b.w	4036c6 <_dtoa_r+0x366>
  4040f6:	970c      	str	r7, [sp, #48]	; 0x30
  4040f8:	f7ff bba5 	b.w	403846 <_dtoa_r+0x4e6>
  4040fc:	401c0000 	.word	0x401c0000
  404100:	40140000 	.word	0x40140000
  404104:	004068d8 	.word	0x004068d8
  404108:	004068b0 	.word	0x004068b0
  40410c:	3fe00000 	.word	0x3fe00000
  404110:	40240000 	.word	0x40240000
  404114:	2b39      	cmp	r3, #57	; 0x39
  404116:	f8cd b018 	str.w	fp, [sp, #24]
  40411a:	46d0      	mov	r8, sl
  40411c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404120:	469a      	mov	sl, r3
  404122:	d0c8      	beq.n	4040b6 <_dtoa_r+0xd56>
  404124:	f1bb 0f00 	cmp.w	fp, #0
  404128:	f73f aebf 	bgt.w	403eaa <_dtoa_r+0xb4a>
  40412c:	e6bf      	b.n	403eae <_dtoa_r+0xb4e>
  40412e:	f47f aebe 	bne.w	403eae <_dtoa_r+0xb4e>
  404132:	f01a 0f01 	tst.w	sl, #1
  404136:	f43f aeba 	beq.w	403eae <_dtoa_r+0xb4e>
  40413a:	e6b2      	b.n	403ea2 <_dtoa_r+0xb42>
  40413c:	f04f 0800 	mov.w	r8, #0
  404140:	4646      	mov	r6, r8
  404142:	e5e9      	b.n	403d18 <_dtoa_r+0x9b8>
  404144:	4631      	mov	r1, r6
  404146:	2300      	movs	r3, #0
  404148:	220a      	movs	r2, #10
  40414a:	4620      	mov	r0, r4
  40414c:	f000 fc36 	bl	4049bc <__multadd>
  404150:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404152:	2b00      	cmp	r3, #0
  404154:	4606      	mov	r6, r0
  404156:	dd0a      	ble.n	40416e <_dtoa_r+0xe0e>
  404158:	930a      	str	r3, [sp, #40]	; 0x28
  40415a:	f7ff bbaa 	b.w	4038b2 <_dtoa_r+0x552>
  40415e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404160:	2b02      	cmp	r3, #2
  404162:	dc23      	bgt.n	4041ac <_dtoa_r+0xe4c>
  404164:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404166:	e43b      	b.n	4039e0 <_dtoa_r+0x680>
  404168:	f04f 0a02 	mov.w	sl, #2
  40416c:	e4ed      	b.n	403b4a <_dtoa_r+0x7ea>
  40416e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404170:	2b02      	cmp	r3, #2
  404172:	dc1b      	bgt.n	4041ac <_dtoa_r+0xe4c>
  404174:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404176:	e7ef      	b.n	404158 <_dtoa_r+0xdf8>
  404178:	2500      	movs	r5, #0
  40417a:	6465      	str	r5, [r4, #68]	; 0x44
  40417c:	4629      	mov	r1, r5
  40417e:	4620      	mov	r0, r4
  404180:	f000 fbec 	bl	40495c <_Balloc>
  404184:	f04f 33ff 	mov.w	r3, #4294967295
  404188:	930a      	str	r3, [sp, #40]	; 0x28
  40418a:	930f      	str	r3, [sp, #60]	; 0x3c
  40418c:	2301      	movs	r3, #1
  40418e:	9004      	str	r0, [sp, #16]
  404190:	9525      	str	r5, [sp, #148]	; 0x94
  404192:	6420      	str	r0, [r4, #64]	; 0x40
  404194:	930b      	str	r3, [sp, #44]	; 0x2c
  404196:	f7ff b9dd 	b.w	403554 <_dtoa_r+0x1f4>
  40419a:	2501      	movs	r5, #1
  40419c:	f7ff b9a5 	b.w	4034ea <_dtoa_r+0x18a>
  4041a0:	f43f ab69 	beq.w	403876 <_dtoa_r+0x516>
  4041a4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4041a8:	f7ff bbf9 	b.w	40399e <_dtoa_r+0x63e>
  4041ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041ae:	930a      	str	r3, [sp, #40]	; 0x28
  4041b0:	e5e5      	b.n	403d7e <_dtoa_r+0xa1e>
  4041b2:	bf00      	nop

004041b4 <__libc_fini_array>:
  4041b4:	b538      	push	{r3, r4, r5, lr}
  4041b6:	4c0a      	ldr	r4, [pc, #40]	; (4041e0 <__libc_fini_array+0x2c>)
  4041b8:	4d0a      	ldr	r5, [pc, #40]	; (4041e4 <__libc_fini_array+0x30>)
  4041ba:	1b64      	subs	r4, r4, r5
  4041bc:	10a4      	asrs	r4, r4, #2
  4041be:	d00a      	beq.n	4041d6 <__libc_fini_array+0x22>
  4041c0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4041c4:	3b01      	subs	r3, #1
  4041c6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4041ca:	3c01      	subs	r4, #1
  4041cc:	f855 3904 	ldr.w	r3, [r5], #-4
  4041d0:	4798      	blx	r3
  4041d2:	2c00      	cmp	r4, #0
  4041d4:	d1f9      	bne.n	4041ca <__libc_fini_array+0x16>
  4041d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4041da:	f002 bc7b 	b.w	406ad4 <_fini>
  4041de:	bf00      	nop
  4041e0:	00406ae4 	.word	0x00406ae4
  4041e4:	00406ae0 	.word	0x00406ae0

004041e8 <_localeconv_r>:
  4041e8:	4a04      	ldr	r2, [pc, #16]	; (4041fc <_localeconv_r+0x14>)
  4041ea:	4b05      	ldr	r3, [pc, #20]	; (404200 <_localeconv_r+0x18>)
  4041ec:	6812      	ldr	r2, [r2, #0]
  4041ee:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4041f0:	2800      	cmp	r0, #0
  4041f2:	bf08      	it	eq
  4041f4:	4618      	moveq	r0, r3
  4041f6:	30f0      	adds	r0, #240	; 0xf0
  4041f8:	4770      	bx	lr
  4041fa:	bf00      	nop
  4041fc:	20400024 	.word	0x20400024
  404200:	20400864 	.word	0x20400864

00404204 <__retarget_lock_acquire_recursive>:
  404204:	4770      	bx	lr
  404206:	bf00      	nop

00404208 <__retarget_lock_release_recursive>:
  404208:	4770      	bx	lr
  40420a:	bf00      	nop

0040420c <_malloc_r>:
  40420c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404210:	f101 060b 	add.w	r6, r1, #11
  404214:	2e16      	cmp	r6, #22
  404216:	b083      	sub	sp, #12
  404218:	4605      	mov	r5, r0
  40421a:	f240 809e 	bls.w	40435a <_malloc_r+0x14e>
  40421e:	f036 0607 	bics.w	r6, r6, #7
  404222:	f100 80bd 	bmi.w	4043a0 <_malloc_r+0x194>
  404226:	42b1      	cmp	r1, r6
  404228:	f200 80ba 	bhi.w	4043a0 <_malloc_r+0x194>
  40422c:	f000 fb8a 	bl	404944 <__malloc_lock>
  404230:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404234:	f0c0 8293 	bcc.w	40475e <_malloc_r+0x552>
  404238:	0a73      	lsrs	r3, r6, #9
  40423a:	f000 80b8 	beq.w	4043ae <_malloc_r+0x1a2>
  40423e:	2b04      	cmp	r3, #4
  404240:	f200 8179 	bhi.w	404536 <_malloc_r+0x32a>
  404244:	09b3      	lsrs	r3, r6, #6
  404246:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40424a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40424e:	00c3      	lsls	r3, r0, #3
  404250:	4fbf      	ldr	r7, [pc, #764]	; (404550 <_malloc_r+0x344>)
  404252:	443b      	add	r3, r7
  404254:	f1a3 0108 	sub.w	r1, r3, #8
  404258:	685c      	ldr	r4, [r3, #4]
  40425a:	42a1      	cmp	r1, r4
  40425c:	d106      	bne.n	40426c <_malloc_r+0x60>
  40425e:	e00c      	b.n	40427a <_malloc_r+0x6e>
  404260:	2a00      	cmp	r2, #0
  404262:	f280 80aa 	bge.w	4043ba <_malloc_r+0x1ae>
  404266:	68e4      	ldr	r4, [r4, #12]
  404268:	42a1      	cmp	r1, r4
  40426a:	d006      	beq.n	40427a <_malloc_r+0x6e>
  40426c:	6863      	ldr	r3, [r4, #4]
  40426e:	f023 0303 	bic.w	r3, r3, #3
  404272:	1b9a      	subs	r2, r3, r6
  404274:	2a0f      	cmp	r2, #15
  404276:	ddf3      	ble.n	404260 <_malloc_r+0x54>
  404278:	4670      	mov	r0, lr
  40427a:	693c      	ldr	r4, [r7, #16]
  40427c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404564 <_malloc_r+0x358>
  404280:	4574      	cmp	r4, lr
  404282:	f000 81ab 	beq.w	4045dc <_malloc_r+0x3d0>
  404286:	6863      	ldr	r3, [r4, #4]
  404288:	f023 0303 	bic.w	r3, r3, #3
  40428c:	1b9a      	subs	r2, r3, r6
  40428e:	2a0f      	cmp	r2, #15
  404290:	f300 8190 	bgt.w	4045b4 <_malloc_r+0x3a8>
  404294:	2a00      	cmp	r2, #0
  404296:	f8c7 e014 	str.w	lr, [r7, #20]
  40429a:	f8c7 e010 	str.w	lr, [r7, #16]
  40429e:	f280 809d 	bge.w	4043dc <_malloc_r+0x1d0>
  4042a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4042a6:	f080 8161 	bcs.w	40456c <_malloc_r+0x360>
  4042aa:	08db      	lsrs	r3, r3, #3
  4042ac:	f103 0c01 	add.w	ip, r3, #1
  4042b0:	1099      	asrs	r1, r3, #2
  4042b2:	687a      	ldr	r2, [r7, #4]
  4042b4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4042b8:	f8c4 8008 	str.w	r8, [r4, #8]
  4042bc:	2301      	movs	r3, #1
  4042be:	408b      	lsls	r3, r1
  4042c0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4042c4:	4313      	orrs	r3, r2
  4042c6:	3908      	subs	r1, #8
  4042c8:	60e1      	str	r1, [r4, #12]
  4042ca:	607b      	str	r3, [r7, #4]
  4042cc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4042d0:	f8c8 400c 	str.w	r4, [r8, #12]
  4042d4:	1082      	asrs	r2, r0, #2
  4042d6:	2401      	movs	r4, #1
  4042d8:	4094      	lsls	r4, r2
  4042da:	429c      	cmp	r4, r3
  4042dc:	f200 808b 	bhi.w	4043f6 <_malloc_r+0x1ea>
  4042e0:	421c      	tst	r4, r3
  4042e2:	d106      	bne.n	4042f2 <_malloc_r+0xe6>
  4042e4:	f020 0003 	bic.w	r0, r0, #3
  4042e8:	0064      	lsls	r4, r4, #1
  4042ea:	421c      	tst	r4, r3
  4042ec:	f100 0004 	add.w	r0, r0, #4
  4042f0:	d0fa      	beq.n	4042e8 <_malloc_r+0xdc>
  4042f2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4042f6:	46cc      	mov	ip, r9
  4042f8:	4680      	mov	r8, r0
  4042fa:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4042fe:	459c      	cmp	ip, r3
  404300:	d107      	bne.n	404312 <_malloc_r+0x106>
  404302:	e16d      	b.n	4045e0 <_malloc_r+0x3d4>
  404304:	2a00      	cmp	r2, #0
  404306:	f280 817b 	bge.w	404600 <_malloc_r+0x3f4>
  40430a:	68db      	ldr	r3, [r3, #12]
  40430c:	459c      	cmp	ip, r3
  40430e:	f000 8167 	beq.w	4045e0 <_malloc_r+0x3d4>
  404312:	6859      	ldr	r1, [r3, #4]
  404314:	f021 0103 	bic.w	r1, r1, #3
  404318:	1b8a      	subs	r2, r1, r6
  40431a:	2a0f      	cmp	r2, #15
  40431c:	ddf2      	ble.n	404304 <_malloc_r+0xf8>
  40431e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404322:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404326:	9300      	str	r3, [sp, #0]
  404328:	199c      	adds	r4, r3, r6
  40432a:	4628      	mov	r0, r5
  40432c:	f046 0601 	orr.w	r6, r6, #1
  404330:	f042 0501 	orr.w	r5, r2, #1
  404334:	605e      	str	r6, [r3, #4]
  404336:	f8c8 c00c 	str.w	ip, [r8, #12]
  40433a:	f8cc 8008 	str.w	r8, [ip, #8]
  40433e:	617c      	str	r4, [r7, #20]
  404340:	613c      	str	r4, [r7, #16]
  404342:	f8c4 e00c 	str.w	lr, [r4, #12]
  404346:	f8c4 e008 	str.w	lr, [r4, #8]
  40434a:	6065      	str	r5, [r4, #4]
  40434c:	505a      	str	r2, [r3, r1]
  40434e:	f000 faff 	bl	404950 <__malloc_unlock>
  404352:	9b00      	ldr	r3, [sp, #0]
  404354:	f103 0408 	add.w	r4, r3, #8
  404358:	e01e      	b.n	404398 <_malloc_r+0x18c>
  40435a:	2910      	cmp	r1, #16
  40435c:	d820      	bhi.n	4043a0 <_malloc_r+0x194>
  40435e:	f000 faf1 	bl	404944 <__malloc_lock>
  404362:	2610      	movs	r6, #16
  404364:	2318      	movs	r3, #24
  404366:	2002      	movs	r0, #2
  404368:	4f79      	ldr	r7, [pc, #484]	; (404550 <_malloc_r+0x344>)
  40436a:	443b      	add	r3, r7
  40436c:	f1a3 0208 	sub.w	r2, r3, #8
  404370:	685c      	ldr	r4, [r3, #4]
  404372:	4294      	cmp	r4, r2
  404374:	f000 813d 	beq.w	4045f2 <_malloc_r+0x3e6>
  404378:	6863      	ldr	r3, [r4, #4]
  40437a:	68e1      	ldr	r1, [r4, #12]
  40437c:	68a6      	ldr	r6, [r4, #8]
  40437e:	f023 0303 	bic.w	r3, r3, #3
  404382:	4423      	add	r3, r4
  404384:	4628      	mov	r0, r5
  404386:	685a      	ldr	r2, [r3, #4]
  404388:	60f1      	str	r1, [r6, #12]
  40438a:	f042 0201 	orr.w	r2, r2, #1
  40438e:	608e      	str	r6, [r1, #8]
  404390:	605a      	str	r2, [r3, #4]
  404392:	f000 fadd 	bl	404950 <__malloc_unlock>
  404396:	3408      	adds	r4, #8
  404398:	4620      	mov	r0, r4
  40439a:	b003      	add	sp, #12
  40439c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043a0:	2400      	movs	r4, #0
  4043a2:	230c      	movs	r3, #12
  4043a4:	4620      	mov	r0, r4
  4043a6:	602b      	str	r3, [r5, #0]
  4043a8:	b003      	add	sp, #12
  4043aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043ae:	2040      	movs	r0, #64	; 0x40
  4043b0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4043b4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4043b8:	e74a      	b.n	404250 <_malloc_r+0x44>
  4043ba:	4423      	add	r3, r4
  4043bc:	68e1      	ldr	r1, [r4, #12]
  4043be:	685a      	ldr	r2, [r3, #4]
  4043c0:	68a6      	ldr	r6, [r4, #8]
  4043c2:	f042 0201 	orr.w	r2, r2, #1
  4043c6:	60f1      	str	r1, [r6, #12]
  4043c8:	4628      	mov	r0, r5
  4043ca:	608e      	str	r6, [r1, #8]
  4043cc:	605a      	str	r2, [r3, #4]
  4043ce:	f000 fabf 	bl	404950 <__malloc_unlock>
  4043d2:	3408      	adds	r4, #8
  4043d4:	4620      	mov	r0, r4
  4043d6:	b003      	add	sp, #12
  4043d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043dc:	4423      	add	r3, r4
  4043de:	4628      	mov	r0, r5
  4043e0:	685a      	ldr	r2, [r3, #4]
  4043e2:	f042 0201 	orr.w	r2, r2, #1
  4043e6:	605a      	str	r2, [r3, #4]
  4043e8:	f000 fab2 	bl	404950 <__malloc_unlock>
  4043ec:	3408      	adds	r4, #8
  4043ee:	4620      	mov	r0, r4
  4043f0:	b003      	add	sp, #12
  4043f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043f6:	68bc      	ldr	r4, [r7, #8]
  4043f8:	6863      	ldr	r3, [r4, #4]
  4043fa:	f023 0803 	bic.w	r8, r3, #3
  4043fe:	45b0      	cmp	r8, r6
  404400:	d304      	bcc.n	40440c <_malloc_r+0x200>
  404402:	eba8 0306 	sub.w	r3, r8, r6
  404406:	2b0f      	cmp	r3, #15
  404408:	f300 8085 	bgt.w	404516 <_malloc_r+0x30a>
  40440c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404568 <_malloc_r+0x35c>
  404410:	4b50      	ldr	r3, [pc, #320]	; (404554 <_malloc_r+0x348>)
  404412:	f8d9 2000 	ldr.w	r2, [r9]
  404416:	681b      	ldr	r3, [r3, #0]
  404418:	3201      	adds	r2, #1
  40441a:	4433      	add	r3, r6
  40441c:	eb04 0a08 	add.w	sl, r4, r8
  404420:	f000 8155 	beq.w	4046ce <_malloc_r+0x4c2>
  404424:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404428:	330f      	adds	r3, #15
  40442a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40442e:	f02b 0b0f 	bic.w	fp, fp, #15
  404432:	4659      	mov	r1, fp
  404434:	4628      	mov	r0, r5
  404436:	f000 fd8b 	bl	404f50 <_sbrk_r>
  40443a:	1c41      	adds	r1, r0, #1
  40443c:	4602      	mov	r2, r0
  40443e:	f000 80fc 	beq.w	40463a <_malloc_r+0x42e>
  404442:	4582      	cmp	sl, r0
  404444:	f200 80f7 	bhi.w	404636 <_malloc_r+0x42a>
  404448:	4b43      	ldr	r3, [pc, #268]	; (404558 <_malloc_r+0x34c>)
  40444a:	6819      	ldr	r1, [r3, #0]
  40444c:	4459      	add	r1, fp
  40444e:	6019      	str	r1, [r3, #0]
  404450:	f000 814d 	beq.w	4046ee <_malloc_r+0x4e2>
  404454:	f8d9 0000 	ldr.w	r0, [r9]
  404458:	3001      	adds	r0, #1
  40445a:	bf1b      	ittet	ne
  40445c:	eba2 0a0a 	subne.w	sl, r2, sl
  404460:	4451      	addne	r1, sl
  404462:	f8c9 2000 	streq.w	r2, [r9]
  404466:	6019      	strne	r1, [r3, #0]
  404468:	f012 0107 	ands.w	r1, r2, #7
  40446c:	f000 8115 	beq.w	40469a <_malloc_r+0x48e>
  404470:	f1c1 0008 	rsb	r0, r1, #8
  404474:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404478:	4402      	add	r2, r0
  40447a:	3108      	adds	r1, #8
  40447c:	eb02 090b 	add.w	r9, r2, fp
  404480:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404484:	eba1 0909 	sub.w	r9, r1, r9
  404488:	4649      	mov	r1, r9
  40448a:	4628      	mov	r0, r5
  40448c:	9301      	str	r3, [sp, #4]
  40448e:	9200      	str	r2, [sp, #0]
  404490:	f000 fd5e 	bl	404f50 <_sbrk_r>
  404494:	1c43      	adds	r3, r0, #1
  404496:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40449a:	f000 8143 	beq.w	404724 <_malloc_r+0x518>
  40449e:	1a80      	subs	r0, r0, r2
  4044a0:	4448      	add	r0, r9
  4044a2:	f040 0001 	orr.w	r0, r0, #1
  4044a6:	6819      	ldr	r1, [r3, #0]
  4044a8:	60ba      	str	r2, [r7, #8]
  4044aa:	4449      	add	r1, r9
  4044ac:	42bc      	cmp	r4, r7
  4044ae:	6050      	str	r0, [r2, #4]
  4044b0:	6019      	str	r1, [r3, #0]
  4044b2:	d017      	beq.n	4044e4 <_malloc_r+0x2d8>
  4044b4:	f1b8 0f0f 	cmp.w	r8, #15
  4044b8:	f240 80fb 	bls.w	4046b2 <_malloc_r+0x4a6>
  4044bc:	6860      	ldr	r0, [r4, #4]
  4044be:	f1a8 020c 	sub.w	r2, r8, #12
  4044c2:	f022 0207 	bic.w	r2, r2, #7
  4044c6:	eb04 0e02 	add.w	lr, r4, r2
  4044ca:	f000 0001 	and.w	r0, r0, #1
  4044ce:	f04f 0c05 	mov.w	ip, #5
  4044d2:	4310      	orrs	r0, r2
  4044d4:	2a0f      	cmp	r2, #15
  4044d6:	6060      	str	r0, [r4, #4]
  4044d8:	f8ce c004 	str.w	ip, [lr, #4]
  4044dc:	f8ce c008 	str.w	ip, [lr, #8]
  4044e0:	f200 8117 	bhi.w	404712 <_malloc_r+0x506>
  4044e4:	4b1d      	ldr	r3, [pc, #116]	; (40455c <_malloc_r+0x350>)
  4044e6:	68bc      	ldr	r4, [r7, #8]
  4044e8:	681a      	ldr	r2, [r3, #0]
  4044ea:	4291      	cmp	r1, r2
  4044ec:	bf88      	it	hi
  4044ee:	6019      	strhi	r1, [r3, #0]
  4044f0:	4b1b      	ldr	r3, [pc, #108]	; (404560 <_malloc_r+0x354>)
  4044f2:	681a      	ldr	r2, [r3, #0]
  4044f4:	4291      	cmp	r1, r2
  4044f6:	6862      	ldr	r2, [r4, #4]
  4044f8:	bf88      	it	hi
  4044fa:	6019      	strhi	r1, [r3, #0]
  4044fc:	f022 0203 	bic.w	r2, r2, #3
  404500:	4296      	cmp	r6, r2
  404502:	eba2 0306 	sub.w	r3, r2, r6
  404506:	d801      	bhi.n	40450c <_malloc_r+0x300>
  404508:	2b0f      	cmp	r3, #15
  40450a:	dc04      	bgt.n	404516 <_malloc_r+0x30a>
  40450c:	4628      	mov	r0, r5
  40450e:	f000 fa1f 	bl	404950 <__malloc_unlock>
  404512:	2400      	movs	r4, #0
  404514:	e740      	b.n	404398 <_malloc_r+0x18c>
  404516:	19a2      	adds	r2, r4, r6
  404518:	f043 0301 	orr.w	r3, r3, #1
  40451c:	f046 0601 	orr.w	r6, r6, #1
  404520:	6066      	str	r6, [r4, #4]
  404522:	4628      	mov	r0, r5
  404524:	60ba      	str	r2, [r7, #8]
  404526:	6053      	str	r3, [r2, #4]
  404528:	f000 fa12 	bl	404950 <__malloc_unlock>
  40452c:	3408      	adds	r4, #8
  40452e:	4620      	mov	r0, r4
  404530:	b003      	add	sp, #12
  404532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404536:	2b14      	cmp	r3, #20
  404538:	d971      	bls.n	40461e <_malloc_r+0x412>
  40453a:	2b54      	cmp	r3, #84	; 0x54
  40453c:	f200 80a3 	bhi.w	404686 <_malloc_r+0x47a>
  404540:	0b33      	lsrs	r3, r6, #12
  404542:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404546:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40454a:	00c3      	lsls	r3, r0, #3
  40454c:	e680      	b.n	404250 <_malloc_r+0x44>
  40454e:	bf00      	nop
  404550:	20400454 	.word	0x20400454
  404554:	20400ca0 	.word	0x20400ca0
  404558:	20400c70 	.word	0x20400c70
  40455c:	20400c98 	.word	0x20400c98
  404560:	20400c9c 	.word	0x20400c9c
  404564:	2040045c 	.word	0x2040045c
  404568:	2040085c 	.word	0x2040085c
  40456c:	0a5a      	lsrs	r2, r3, #9
  40456e:	2a04      	cmp	r2, #4
  404570:	d95b      	bls.n	40462a <_malloc_r+0x41e>
  404572:	2a14      	cmp	r2, #20
  404574:	f200 80ae 	bhi.w	4046d4 <_malloc_r+0x4c8>
  404578:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40457c:	00c9      	lsls	r1, r1, #3
  40457e:	325b      	adds	r2, #91	; 0x5b
  404580:	eb07 0c01 	add.w	ip, r7, r1
  404584:	5879      	ldr	r1, [r7, r1]
  404586:	f1ac 0c08 	sub.w	ip, ip, #8
  40458a:	458c      	cmp	ip, r1
  40458c:	f000 8088 	beq.w	4046a0 <_malloc_r+0x494>
  404590:	684a      	ldr	r2, [r1, #4]
  404592:	f022 0203 	bic.w	r2, r2, #3
  404596:	4293      	cmp	r3, r2
  404598:	d273      	bcs.n	404682 <_malloc_r+0x476>
  40459a:	6889      	ldr	r1, [r1, #8]
  40459c:	458c      	cmp	ip, r1
  40459e:	d1f7      	bne.n	404590 <_malloc_r+0x384>
  4045a0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4045a4:	687b      	ldr	r3, [r7, #4]
  4045a6:	60e2      	str	r2, [r4, #12]
  4045a8:	f8c4 c008 	str.w	ip, [r4, #8]
  4045ac:	6094      	str	r4, [r2, #8]
  4045ae:	f8cc 400c 	str.w	r4, [ip, #12]
  4045b2:	e68f      	b.n	4042d4 <_malloc_r+0xc8>
  4045b4:	19a1      	adds	r1, r4, r6
  4045b6:	f046 0c01 	orr.w	ip, r6, #1
  4045ba:	f042 0601 	orr.w	r6, r2, #1
  4045be:	f8c4 c004 	str.w	ip, [r4, #4]
  4045c2:	4628      	mov	r0, r5
  4045c4:	6179      	str	r1, [r7, #20]
  4045c6:	6139      	str	r1, [r7, #16]
  4045c8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4045cc:	f8c1 e008 	str.w	lr, [r1, #8]
  4045d0:	604e      	str	r6, [r1, #4]
  4045d2:	50e2      	str	r2, [r4, r3]
  4045d4:	f000 f9bc 	bl	404950 <__malloc_unlock>
  4045d8:	3408      	adds	r4, #8
  4045da:	e6dd      	b.n	404398 <_malloc_r+0x18c>
  4045dc:	687b      	ldr	r3, [r7, #4]
  4045de:	e679      	b.n	4042d4 <_malloc_r+0xc8>
  4045e0:	f108 0801 	add.w	r8, r8, #1
  4045e4:	f018 0f03 	tst.w	r8, #3
  4045e8:	f10c 0c08 	add.w	ip, ip, #8
  4045ec:	f47f ae85 	bne.w	4042fa <_malloc_r+0xee>
  4045f0:	e02d      	b.n	40464e <_malloc_r+0x442>
  4045f2:	68dc      	ldr	r4, [r3, #12]
  4045f4:	42a3      	cmp	r3, r4
  4045f6:	bf08      	it	eq
  4045f8:	3002      	addeq	r0, #2
  4045fa:	f43f ae3e 	beq.w	40427a <_malloc_r+0x6e>
  4045fe:	e6bb      	b.n	404378 <_malloc_r+0x16c>
  404600:	4419      	add	r1, r3
  404602:	461c      	mov	r4, r3
  404604:	684a      	ldr	r2, [r1, #4]
  404606:	68db      	ldr	r3, [r3, #12]
  404608:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40460c:	f042 0201 	orr.w	r2, r2, #1
  404610:	604a      	str	r2, [r1, #4]
  404612:	4628      	mov	r0, r5
  404614:	60f3      	str	r3, [r6, #12]
  404616:	609e      	str	r6, [r3, #8]
  404618:	f000 f99a 	bl	404950 <__malloc_unlock>
  40461c:	e6bc      	b.n	404398 <_malloc_r+0x18c>
  40461e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404622:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404626:	00c3      	lsls	r3, r0, #3
  404628:	e612      	b.n	404250 <_malloc_r+0x44>
  40462a:	099a      	lsrs	r2, r3, #6
  40462c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404630:	00c9      	lsls	r1, r1, #3
  404632:	3238      	adds	r2, #56	; 0x38
  404634:	e7a4      	b.n	404580 <_malloc_r+0x374>
  404636:	42bc      	cmp	r4, r7
  404638:	d054      	beq.n	4046e4 <_malloc_r+0x4d8>
  40463a:	68bc      	ldr	r4, [r7, #8]
  40463c:	6862      	ldr	r2, [r4, #4]
  40463e:	f022 0203 	bic.w	r2, r2, #3
  404642:	e75d      	b.n	404500 <_malloc_r+0x2f4>
  404644:	f859 3908 	ldr.w	r3, [r9], #-8
  404648:	4599      	cmp	r9, r3
  40464a:	f040 8086 	bne.w	40475a <_malloc_r+0x54e>
  40464e:	f010 0f03 	tst.w	r0, #3
  404652:	f100 30ff 	add.w	r0, r0, #4294967295
  404656:	d1f5      	bne.n	404644 <_malloc_r+0x438>
  404658:	687b      	ldr	r3, [r7, #4]
  40465a:	ea23 0304 	bic.w	r3, r3, r4
  40465e:	607b      	str	r3, [r7, #4]
  404660:	0064      	lsls	r4, r4, #1
  404662:	429c      	cmp	r4, r3
  404664:	f63f aec7 	bhi.w	4043f6 <_malloc_r+0x1ea>
  404668:	2c00      	cmp	r4, #0
  40466a:	f43f aec4 	beq.w	4043f6 <_malloc_r+0x1ea>
  40466e:	421c      	tst	r4, r3
  404670:	4640      	mov	r0, r8
  404672:	f47f ae3e 	bne.w	4042f2 <_malloc_r+0xe6>
  404676:	0064      	lsls	r4, r4, #1
  404678:	421c      	tst	r4, r3
  40467a:	f100 0004 	add.w	r0, r0, #4
  40467e:	d0fa      	beq.n	404676 <_malloc_r+0x46a>
  404680:	e637      	b.n	4042f2 <_malloc_r+0xe6>
  404682:	468c      	mov	ip, r1
  404684:	e78c      	b.n	4045a0 <_malloc_r+0x394>
  404686:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40468a:	d815      	bhi.n	4046b8 <_malloc_r+0x4ac>
  40468c:	0bf3      	lsrs	r3, r6, #15
  40468e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404692:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404696:	00c3      	lsls	r3, r0, #3
  404698:	e5da      	b.n	404250 <_malloc_r+0x44>
  40469a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40469e:	e6ed      	b.n	40447c <_malloc_r+0x270>
  4046a0:	687b      	ldr	r3, [r7, #4]
  4046a2:	1092      	asrs	r2, r2, #2
  4046a4:	2101      	movs	r1, #1
  4046a6:	fa01 f202 	lsl.w	r2, r1, r2
  4046aa:	4313      	orrs	r3, r2
  4046ac:	607b      	str	r3, [r7, #4]
  4046ae:	4662      	mov	r2, ip
  4046b0:	e779      	b.n	4045a6 <_malloc_r+0x39a>
  4046b2:	2301      	movs	r3, #1
  4046b4:	6053      	str	r3, [r2, #4]
  4046b6:	e729      	b.n	40450c <_malloc_r+0x300>
  4046b8:	f240 5254 	movw	r2, #1364	; 0x554
  4046bc:	4293      	cmp	r3, r2
  4046be:	d822      	bhi.n	404706 <_malloc_r+0x4fa>
  4046c0:	0cb3      	lsrs	r3, r6, #18
  4046c2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4046c6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4046ca:	00c3      	lsls	r3, r0, #3
  4046cc:	e5c0      	b.n	404250 <_malloc_r+0x44>
  4046ce:	f103 0b10 	add.w	fp, r3, #16
  4046d2:	e6ae      	b.n	404432 <_malloc_r+0x226>
  4046d4:	2a54      	cmp	r2, #84	; 0x54
  4046d6:	d829      	bhi.n	40472c <_malloc_r+0x520>
  4046d8:	0b1a      	lsrs	r2, r3, #12
  4046da:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4046de:	00c9      	lsls	r1, r1, #3
  4046e0:	326e      	adds	r2, #110	; 0x6e
  4046e2:	e74d      	b.n	404580 <_malloc_r+0x374>
  4046e4:	4b20      	ldr	r3, [pc, #128]	; (404768 <_malloc_r+0x55c>)
  4046e6:	6819      	ldr	r1, [r3, #0]
  4046e8:	4459      	add	r1, fp
  4046ea:	6019      	str	r1, [r3, #0]
  4046ec:	e6b2      	b.n	404454 <_malloc_r+0x248>
  4046ee:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4046f2:	2800      	cmp	r0, #0
  4046f4:	f47f aeae 	bne.w	404454 <_malloc_r+0x248>
  4046f8:	eb08 030b 	add.w	r3, r8, fp
  4046fc:	68ba      	ldr	r2, [r7, #8]
  4046fe:	f043 0301 	orr.w	r3, r3, #1
  404702:	6053      	str	r3, [r2, #4]
  404704:	e6ee      	b.n	4044e4 <_malloc_r+0x2d8>
  404706:	207f      	movs	r0, #127	; 0x7f
  404708:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40470c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404710:	e59e      	b.n	404250 <_malloc_r+0x44>
  404712:	f104 0108 	add.w	r1, r4, #8
  404716:	4628      	mov	r0, r5
  404718:	9300      	str	r3, [sp, #0]
  40471a:	f000 fdff 	bl	40531c <_free_r>
  40471e:	9b00      	ldr	r3, [sp, #0]
  404720:	6819      	ldr	r1, [r3, #0]
  404722:	e6df      	b.n	4044e4 <_malloc_r+0x2d8>
  404724:	2001      	movs	r0, #1
  404726:	f04f 0900 	mov.w	r9, #0
  40472a:	e6bc      	b.n	4044a6 <_malloc_r+0x29a>
  40472c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404730:	d805      	bhi.n	40473e <_malloc_r+0x532>
  404732:	0bda      	lsrs	r2, r3, #15
  404734:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404738:	00c9      	lsls	r1, r1, #3
  40473a:	3277      	adds	r2, #119	; 0x77
  40473c:	e720      	b.n	404580 <_malloc_r+0x374>
  40473e:	f240 5154 	movw	r1, #1364	; 0x554
  404742:	428a      	cmp	r2, r1
  404744:	d805      	bhi.n	404752 <_malloc_r+0x546>
  404746:	0c9a      	lsrs	r2, r3, #18
  404748:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40474c:	00c9      	lsls	r1, r1, #3
  40474e:	327c      	adds	r2, #124	; 0x7c
  404750:	e716      	b.n	404580 <_malloc_r+0x374>
  404752:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404756:	227e      	movs	r2, #126	; 0x7e
  404758:	e712      	b.n	404580 <_malloc_r+0x374>
  40475a:	687b      	ldr	r3, [r7, #4]
  40475c:	e780      	b.n	404660 <_malloc_r+0x454>
  40475e:	08f0      	lsrs	r0, r6, #3
  404760:	f106 0308 	add.w	r3, r6, #8
  404764:	e600      	b.n	404368 <_malloc_r+0x15c>
  404766:	bf00      	nop
  404768:	20400c70 	.word	0x20400c70
  40476c:	00000000 	.word	0x00000000

00404770 <memchr>:
  404770:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404774:	2a10      	cmp	r2, #16
  404776:	db2b      	blt.n	4047d0 <memchr+0x60>
  404778:	f010 0f07 	tst.w	r0, #7
  40477c:	d008      	beq.n	404790 <memchr+0x20>
  40477e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404782:	3a01      	subs	r2, #1
  404784:	428b      	cmp	r3, r1
  404786:	d02d      	beq.n	4047e4 <memchr+0x74>
  404788:	f010 0f07 	tst.w	r0, #7
  40478c:	b342      	cbz	r2, 4047e0 <memchr+0x70>
  40478e:	d1f6      	bne.n	40477e <memchr+0xe>
  404790:	b4f0      	push	{r4, r5, r6, r7}
  404792:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404796:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40479a:	f022 0407 	bic.w	r4, r2, #7
  40479e:	f07f 0700 	mvns.w	r7, #0
  4047a2:	2300      	movs	r3, #0
  4047a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4047a8:	3c08      	subs	r4, #8
  4047aa:	ea85 0501 	eor.w	r5, r5, r1
  4047ae:	ea86 0601 	eor.w	r6, r6, r1
  4047b2:	fa85 f547 	uadd8	r5, r5, r7
  4047b6:	faa3 f587 	sel	r5, r3, r7
  4047ba:	fa86 f647 	uadd8	r6, r6, r7
  4047be:	faa5 f687 	sel	r6, r5, r7
  4047c2:	b98e      	cbnz	r6, 4047e8 <memchr+0x78>
  4047c4:	d1ee      	bne.n	4047a4 <memchr+0x34>
  4047c6:	bcf0      	pop	{r4, r5, r6, r7}
  4047c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4047cc:	f002 0207 	and.w	r2, r2, #7
  4047d0:	b132      	cbz	r2, 4047e0 <memchr+0x70>
  4047d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4047d6:	3a01      	subs	r2, #1
  4047d8:	ea83 0301 	eor.w	r3, r3, r1
  4047dc:	b113      	cbz	r3, 4047e4 <memchr+0x74>
  4047de:	d1f8      	bne.n	4047d2 <memchr+0x62>
  4047e0:	2000      	movs	r0, #0
  4047e2:	4770      	bx	lr
  4047e4:	3801      	subs	r0, #1
  4047e6:	4770      	bx	lr
  4047e8:	2d00      	cmp	r5, #0
  4047ea:	bf06      	itte	eq
  4047ec:	4635      	moveq	r5, r6
  4047ee:	3803      	subeq	r0, #3
  4047f0:	3807      	subne	r0, #7
  4047f2:	f015 0f01 	tst.w	r5, #1
  4047f6:	d107      	bne.n	404808 <memchr+0x98>
  4047f8:	3001      	adds	r0, #1
  4047fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4047fe:	bf02      	ittt	eq
  404800:	3001      	addeq	r0, #1
  404802:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404806:	3001      	addeq	r0, #1
  404808:	bcf0      	pop	{r4, r5, r6, r7}
  40480a:	3801      	subs	r0, #1
  40480c:	4770      	bx	lr
  40480e:	bf00      	nop

00404810 <memcpy>:
  404810:	4684      	mov	ip, r0
  404812:	ea41 0300 	orr.w	r3, r1, r0
  404816:	f013 0303 	ands.w	r3, r3, #3
  40481a:	d16d      	bne.n	4048f8 <memcpy+0xe8>
  40481c:	3a40      	subs	r2, #64	; 0x40
  40481e:	d341      	bcc.n	4048a4 <memcpy+0x94>
  404820:	f851 3b04 	ldr.w	r3, [r1], #4
  404824:	f840 3b04 	str.w	r3, [r0], #4
  404828:	f851 3b04 	ldr.w	r3, [r1], #4
  40482c:	f840 3b04 	str.w	r3, [r0], #4
  404830:	f851 3b04 	ldr.w	r3, [r1], #4
  404834:	f840 3b04 	str.w	r3, [r0], #4
  404838:	f851 3b04 	ldr.w	r3, [r1], #4
  40483c:	f840 3b04 	str.w	r3, [r0], #4
  404840:	f851 3b04 	ldr.w	r3, [r1], #4
  404844:	f840 3b04 	str.w	r3, [r0], #4
  404848:	f851 3b04 	ldr.w	r3, [r1], #4
  40484c:	f840 3b04 	str.w	r3, [r0], #4
  404850:	f851 3b04 	ldr.w	r3, [r1], #4
  404854:	f840 3b04 	str.w	r3, [r0], #4
  404858:	f851 3b04 	ldr.w	r3, [r1], #4
  40485c:	f840 3b04 	str.w	r3, [r0], #4
  404860:	f851 3b04 	ldr.w	r3, [r1], #4
  404864:	f840 3b04 	str.w	r3, [r0], #4
  404868:	f851 3b04 	ldr.w	r3, [r1], #4
  40486c:	f840 3b04 	str.w	r3, [r0], #4
  404870:	f851 3b04 	ldr.w	r3, [r1], #4
  404874:	f840 3b04 	str.w	r3, [r0], #4
  404878:	f851 3b04 	ldr.w	r3, [r1], #4
  40487c:	f840 3b04 	str.w	r3, [r0], #4
  404880:	f851 3b04 	ldr.w	r3, [r1], #4
  404884:	f840 3b04 	str.w	r3, [r0], #4
  404888:	f851 3b04 	ldr.w	r3, [r1], #4
  40488c:	f840 3b04 	str.w	r3, [r0], #4
  404890:	f851 3b04 	ldr.w	r3, [r1], #4
  404894:	f840 3b04 	str.w	r3, [r0], #4
  404898:	f851 3b04 	ldr.w	r3, [r1], #4
  40489c:	f840 3b04 	str.w	r3, [r0], #4
  4048a0:	3a40      	subs	r2, #64	; 0x40
  4048a2:	d2bd      	bcs.n	404820 <memcpy+0x10>
  4048a4:	3230      	adds	r2, #48	; 0x30
  4048a6:	d311      	bcc.n	4048cc <memcpy+0xbc>
  4048a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048ac:	f840 3b04 	str.w	r3, [r0], #4
  4048b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048b4:	f840 3b04 	str.w	r3, [r0], #4
  4048b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048bc:	f840 3b04 	str.w	r3, [r0], #4
  4048c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048c4:	f840 3b04 	str.w	r3, [r0], #4
  4048c8:	3a10      	subs	r2, #16
  4048ca:	d2ed      	bcs.n	4048a8 <memcpy+0x98>
  4048cc:	320c      	adds	r2, #12
  4048ce:	d305      	bcc.n	4048dc <memcpy+0xcc>
  4048d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048d4:	f840 3b04 	str.w	r3, [r0], #4
  4048d8:	3a04      	subs	r2, #4
  4048da:	d2f9      	bcs.n	4048d0 <memcpy+0xc0>
  4048dc:	3204      	adds	r2, #4
  4048de:	d008      	beq.n	4048f2 <memcpy+0xe2>
  4048e0:	07d2      	lsls	r2, r2, #31
  4048e2:	bf1c      	itt	ne
  4048e4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4048e8:	f800 3b01 	strbne.w	r3, [r0], #1
  4048ec:	d301      	bcc.n	4048f2 <memcpy+0xe2>
  4048ee:	880b      	ldrh	r3, [r1, #0]
  4048f0:	8003      	strh	r3, [r0, #0]
  4048f2:	4660      	mov	r0, ip
  4048f4:	4770      	bx	lr
  4048f6:	bf00      	nop
  4048f8:	2a08      	cmp	r2, #8
  4048fa:	d313      	bcc.n	404924 <memcpy+0x114>
  4048fc:	078b      	lsls	r3, r1, #30
  4048fe:	d08d      	beq.n	40481c <memcpy+0xc>
  404900:	f010 0303 	ands.w	r3, r0, #3
  404904:	d08a      	beq.n	40481c <memcpy+0xc>
  404906:	f1c3 0304 	rsb	r3, r3, #4
  40490a:	1ad2      	subs	r2, r2, r3
  40490c:	07db      	lsls	r3, r3, #31
  40490e:	bf1c      	itt	ne
  404910:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404914:	f800 3b01 	strbne.w	r3, [r0], #1
  404918:	d380      	bcc.n	40481c <memcpy+0xc>
  40491a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40491e:	f820 3b02 	strh.w	r3, [r0], #2
  404922:	e77b      	b.n	40481c <memcpy+0xc>
  404924:	3a04      	subs	r2, #4
  404926:	d3d9      	bcc.n	4048dc <memcpy+0xcc>
  404928:	3a01      	subs	r2, #1
  40492a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40492e:	f800 3b01 	strb.w	r3, [r0], #1
  404932:	d2f9      	bcs.n	404928 <memcpy+0x118>
  404934:	780b      	ldrb	r3, [r1, #0]
  404936:	7003      	strb	r3, [r0, #0]
  404938:	784b      	ldrb	r3, [r1, #1]
  40493a:	7043      	strb	r3, [r0, #1]
  40493c:	788b      	ldrb	r3, [r1, #2]
  40493e:	7083      	strb	r3, [r0, #2]
  404940:	4660      	mov	r0, ip
  404942:	4770      	bx	lr

00404944 <__malloc_lock>:
  404944:	4801      	ldr	r0, [pc, #4]	; (40494c <__malloc_lock+0x8>)
  404946:	f7ff bc5d 	b.w	404204 <__retarget_lock_acquire_recursive>
  40494a:	bf00      	nop
  40494c:	20400d34 	.word	0x20400d34

00404950 <__malloc_unlock>:
  404950:	4801      	ldr	r0, [pc, #4]	; (404958 <__malloc_unlock+0x8>)
  404952:	f7ff bc59 	b.w	404208 <__retarget_lock_release_recursive>
  404956:	bf00      	nop
  404958:	20400d34 	.word	0x20400d34

0040495c <_Balloc>:
  40495c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40495e:	b570      	push	{r4, r5, r6, lr}
  404960:	4605      	mov	r5, r0
  404962:	460c      	mov	r4, r1
  404964:	b14b      	cbz	r3, 40497a <_Balloc+0x1e>
  404966:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40496a:	b180      	cbz	r0, 40498e <_Balloc+0x32>
  40496c:	6802      	ldr	r2, [r0, #0]
  40496e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404972:	2300      	movs	r3, #0
  404974:	6103      	str	r3, [r0, #16]
  404976:	60c3      	str	r3, [r0, #12]
  404978:	bd70      	pop	{r4, r5, r6, pc}
  40497a:	2221      	movs	r2, #33	; 0x21
  40497c:	2104      	movs	r1, #4
  40497e:	f000 fc4d 	bl	40521c <_calloc_r>
  404982:	64e8      	str	r0, [r5, #76]	; 0x4c
  404984:	4603      	mov	r3, r0
  404986:	2800      	cmp	r0, #0
  404988:	d1ed      	bne.n	404966 <_Balloc+0xa>
  40498a:	2000      	movs	r0, #0
  40498c:	bd70      	pop	{r4, r5, r6, pc}
  40498e:	2101      	movs	r1, #1
  404990:	fa01 f604 	lsl.w	r6, r1, r4
  404994:	1d72      	adds	r2, r6, #5
  404996:	4628      	mov	r0, r5
  404998:	0092      	lsls	r2, r2, #2
  40499a:	f000 fc3f 	bl	40521c <_calloc_r>
  40499e:	2800      	cmp	r0, #0
  4049a0:	d0f3      	beq.n	40498a <_Balloc+0x2e>
  4049a2:	6044      	str	r4, [r0, #4]
  4049a4:	6086      	str	r6, [r0, #8]
  4049a6:	e7e4      	b.n	404972 <_Balloc+0x16>

004049a8 <_Bfree>:
  4049a8:	b131      	cbz	r1, 4049b8 <_Bfree+0x10>
  4049aa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4049ac:	684a      	ldr	r2, [r1, #4]
  4049ae:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4049b2:	6008      	str	r0, [r1, #0]
  4049b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4049b8:	4770      	bx	lr
  4049ba:	bf00      	nop

004049bc <__multadd>:
  4049bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4049be:	690c      	ldr	r4, [r1, #16]
  4049c0:	b083      	sub	sp, #12
  4049c2:	460d      	mov	r5, r1
  4049c4:	4606      	mov	r6, r0
  4049c6:	f101 0e14 	add.w	lr, r1, #20
  4049ca:	2700      	movs	r7, #0
  4049cc:	f8de 0000 	ldr.w	r0, [lr]
  4049d0:	b281      	uxth	r1, r0
  4049d2:	fb02 3301 	mla	r3, r2, r1, r3
  4049d6:	0c01      	lsrs	r1, r0, #16
  4049d8:	0c18      	lsrs	r0, r3, #16
  4049da:	fb02 0101 	mla	r1, r2, r1, r0
  4049de:	b29b      	uxth	r3, r3
  4049e0:	3701      	adds	r7, #1
  4049e2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4049e6:	42bc      	cmp	r4, r7
  4049e8:	f84e 3b04 	str.w	r3, [lr], #4
  4049ec:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4049f0:	dcec      	bgt.n	4049cc <__multadd+0x10>
  4049f2:	b13b      	cbz	r3, 404a04 <__multadd+0x48>
  4049f4:	68aa      	ldr	r2, [r5, #8]
  4049f6:	4294      	cmp	r4, r2
  4049f8:	da07      	bge.n	404a0a <__multadd+0x4e>
  4049fa:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4049fe:	3401      	adds	r4, #1
  404a00:	6153      	str	r3, [r2, #20]
  404a02:	612c      	str	r4, [r5, #16]
  404a04:	4628      	mov	r0, r5
  404a06:	b003      	add	sp, #12
  404a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a0a:	6869      	ldr	r1, [r5, #4]
  404a0c:	9301      	str	r3, [sp, #4]
  404a0e:	3101      	adds	r1, #1
  404a10:	4630      	mov	r0, r6
  404a12:	f7ff ffa3 	bl	40495c <_Balloc>
  404a16:	692a      	ldr	r2, [r5, #16]
  404a18:	3202      	adds	r2, #2
  404a1a:	f105 010c 	add.w	r1, r5, #12
  404a1e:	4607      	mov	r7, r0
  404a20:	0092      	lsls	r2, r2, #2
  404a22:	300c      	adds	r0, #12
  404a24:	f7ff fef4 	bl	404810 <memcpy>
  404a28:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404a2a:	6869      	ldr	r1, [r5, #4]
  404a2c:	9b01      	ldr	r3, [sp, #4]
  404a2e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404a32:	6028      	str	r0, [r5, #0]
  404a34:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404a38:	463d      	mov	r5, r7
  404a3a:	e7de      	b.n	4049fa <__multadd+0x3e>

00404a3c <__hi0bits>:
  404a3c:	0c02      	lsrs	r2, r0, #16
  404a3e:	0412      	lsls	r2, r2, #16
  404a40:	4603      	mov	r3, r0
  404a42:	b9b2      	cbnz	r2, 404a72 <__hi0bits+0x36>
  404a44:	0403      	lsls	r3, r0, #16
  404a46:	2010      	movs	r0, #16
  404a48:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404a4c:	bf04      	itt	eq
  404a4e:	021b      	lsleq	r3, r3, #8
  404a50:	3008      	addeq	r0, #8
  404a52:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404a56:	bf04      	itt	eq
  404a58:	011b      	lsleq	r3, r3, #4
  404a5a:	3004      	addeq	r0, #4
  404a5c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404a60:	bf04      	itt	eq
  404a62:	009b      	lsleq	r3, r3, #2
  404a64:	3002      	addeq	r0, #2
  404a66:	2b00      	cmp	r3, #0
  404a68:	db02      	blt.n	404a70 <__hi0bits+0x34>
  404a6a:	005b      	lsls	r3, r3, #1
  404a6c:	d403      	bmi.n	404a76 <__hi0bits+0x3a>
  404a6e:	2020      	movs	r0, #32
  404a70:	4770      	bx	lr
  404a72:	2000      	movs	r0, #0
  404a74:	e7e8      	b.n	404a48 <__hi0bits+0xc>
  404a76:	3001      	adds	r0, #1
  404a78:	4770      	bx	lr
  404a7a:	bf00      	nop

00404a7c <__lo0bits>:
  404a7c:	6803      	ldr	r3, [r0, #0]
  404a7e:	f013 0207 	ands.w	r2, r3, #7
  404a82:	4601      	mov	r1, r0
  404a84:	d007      	beq.n	404a96 <__lo0bits+0x1a>
  404a86:	07da      	lsls	r2, r3, #31
  404a88:	d421      	bmi.n	404ace <__lo0bits+0x52>
  404a8a:	0798      	lsls	r0, r3, #30
  404a8c:	d421      	bmi.n	404ad2 <__lo0bits+0x56>
  404a8e:	089b      	lsrs	r3, r3, #2
  404a90:	600b      	str	r3, [r1, #0]
  404a92:	2002      	movs	r0, #2
  404a94:	4770      	bx	lr
  404a96:	b298      	uxth	r0, r3
  404a98:	b198      	cbz	r0, 404ac2 <__lo0bits+0x46>
  404a9a:	4610      	mov	r0, r2
  404a9c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404aa0:	bf04      	itt	eq
  404aa2:	0a1b      	lsreq	r3, r3, #8
  404aa4:	3008      	addeq	r0, #8
  404aa6:	071a      	lsls	r2, r3, #28
  404aa8:	bf04      	itt	eq
  404aaa:	091b      	lsreq	r3, r3, #4
  404aac:	3004      	addeq	r0, #4
  404aae:	079a      	lsls	r2, r3, #30
  404ab0:	bf04      	itt	eq
  404ab2:	089b      	lsreq	r3, r3, #2
  404ab4:	3002      	addeq	r0, #2
  404ab6:	07da      	lsls	r2, r3, #31
  404ab8:	d407      	bmi.n	404aca <__lo0bits+0x4e>
  404aba:	085b      	lsrs	r3, r3, #1
  404abc:	d104      	bne.n	404ac8 <__lo0bits+0x4c>
  404abe:	2020      	movs	r0, #32
  404ac0:	4770      	bx	lr
  404ac2:	0c1b      	lsrs	r3, r3, #16
  404ac4:	2010      	movs	r0, #16
  404ac6:	e7e9      	b.n	404a9c <__lo0bits+0x20>
  404ac8:	3001      	adds	r0, #1
  404aca:	600b      	str	r3, [r1, #0]
  404acc:	4770      	bx	lr
  404ace:	2000      	movs	r0, #0
  404ad0:	4770      	bx	lr
  404ad2:	085b      	lsrs	r3, r3, #1
  404ad4:	600b      	str	r3, [r1, #0]
  404ad6:	2001      	movs	r0, #1
  404ad8:	4770      	bx	lr
  404ada:	bf00      	nop

00404adc <__i2b>:
  404adc:	b510      	push	{r4, lr}
  404ade:	460c      	mov	r4, r1
  404ae0:	2101      	movs	r1, #1
  404ae2:	f7ff ff3b 	bl	40495c <_Balloc>
  404ae6:	2201      	movs	r2, #1
  404ae8:	6144      	str	r4, [r0, #20]
  404aea:	6102      	str	r2, [r0, #16]
  404aec:	bd10      	pop	{r4, pc}
  404aee:	bf00      	nop

00404af0 <__multiply>:
  404af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404af4:	690c      	ldr	r4, [r1, #16]
  404af6:	6915      	ldr	r5, [r2, #16]
  404af8:	42ac      	cmp	r4, r5
  404afa:	b083      	sub	sp, #12
  404afc:	468b      	mov	fp, r1
  404afe:	4616      	mov	r6, r2
  404b00:	da04      	bge.n	404b0c <__multiply+0x1c>
  404b02:	4622      	mov	r2, r4
  404b04:	46b3      	mov	fp, r6
  404b06:	462c      	mov	r4, r5
  404b08:	460e      	mov	r6, r1
  404b0a:	4615      	mov	r5, r2
  404b0c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404b10:	f8db 1004 	ldr.w	r1, [fp, #4]
  404b14:	eb04 0805 	add.w	r8, r4, r5
  404b18:	4598      	cmp	r8, r3
  404b1a:	bfc8      	it	gt
  404b1c:	3101      	addgt	r1, #1
  404b1e:	f7ff ff1d 	bl	40495c <_Balloc>
  404b22:	f100 0914 	add.w	r9, r0, #20
  404b26:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404b2a:	45d1      	cmp	r9, sl
  404b2c:	9000      	str	r0, [sp, #0]
  404b2e:	d205      	bcs.n	404b3c <__multiply+0x4c>
  404b30:	464b      	mov	r3, r9
  404b32:	2100      	movs	r1, #0
  404b34:	f843 1b04 	str.w	r1, [r3], #4
  404b38:	459a      	cmp	sl, r3
  404b3a:	d8fb      	bhi.n	404b34 <__multiply+0x44>
  404b3c:	f106 0c14 	add.w	ip, r6, #20
  404b40:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404b44:	f10b 0b14 	add.w	fp, fp, #20
  404b48:	459c      	cmp	ip, r3
  404b4a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404b4e:	d24c      	bcs.n	404bea <__multiply+0xfa>
  404b50:	f8cd a004 	str.w	sl, [sp, #4]
  404b54:	469a      	mov	sl, r3
  404b56:	f8dc 5000 	ldr.w	r5, [ip]
  404b5a:	b2af      	uxth	r7, r5
  404b5c:	b1ef      	cbz	r7, 404b9a <__multiply+0xaa>
  404b5e:	2100      	movs	r1, #0
  404b60:	464d      	mov	r5, r9
  404b62:	465e      	mov	r6, fp
  404b64:	460c      	mov	r4, r1
  404b66:	f856 2b04 	ldr.w	r2, [r6], #4
  404b6a:	6828      	ldr	r0, [r5, #0]
  404b6c:	b293      	uxth	r3, r2
  404b6e:	b281      	uxth	r1, r0
  404b70:	fb07 1303 	mla	r3, r7, r3, r1
  404b74:	0c12      	lsrs	r2, r2, #16
  404b76:	0c01      	lsrs	r1, r0, #16
  404b78:	4423      	add	r3, r4
  404b7a:	fb07 1102 	mla	r1, r7, r2, r1
  404b7e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404b82:	b29b      	uxth	r3, r3
  404b84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404b88:	45b6      	cmp	lr, r6
  404b8a:	f845 3b04 	str.w	r3, [r5], #4
  404b8e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404b92:	d8e8      	bhi.n	404b66 <__multiply+0x76>
  404b94:	602c      	str	r4, [r5, #0]
  404b96:	f8dc 5000 	ldr.w	r5, [ip]
  404b9a:	0c2d      	lsrs	r5, r5, #16
  404b9c:	d01d      	beq.n	404bda <__multiply+0xea>
  404b9e:	f8d9 3000 	ldr.w	r3, [r9]
  404ba2:	4648      	mov	r0, r9
  404ba4:	461c      	mov	r4, r3
  404ba6:	4659      	mov	r1, fp
  404ba8:	2200      	movs	r2, #0
  404baa:	880e      	ldrh	r6, [r1, #0]
  404bac:	0c24      	lsrs	r4, r4, #16
  404bae:	fb05 4406 	mla	r4, r5, r6, r4
  404bb2:	4422      	add	r2, r4
  404bb4:	b29b      	uxth	r3, r3
  404bb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404bba:	f840 3b04 	str.w	r3, [r0], #4
  404bbe:	f851 3b04 	ldr.w	r3, [r1], #4
  404bc2:	6804      	ldr	r4, [r0, #0]
  404bc4:	0c1b      	lsrs	r3, r3, #16
  404bc6:	b2a6      	uxth	r6, r4
  404bc8:	fb05 6303 	mla	r3, r5, r3, r6
  404bcc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404bd0:	458e      	cmp	lr, r1
  404bd2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404bd6:	d8e8      	bhi.n	404baa <__multiply+0xba>
  404bd8:	6003      	str	r3, [r0, #0]
  404bda:	f10c 0c04 	add.w	ip, ip, #4
  404bde:	45e2      	cmp	sl, ip
  404be0:	f109 0904 	add.w	r9, r9, #4
  404be4:	d8b7      	bhi.n	404b56 <__multiply+0x66>
  404be6:	f8dd a004 	ldr.w	sl, [sp, #4]
  404bea:	f1b8 0f00 	cmp.w	r8, #0
  404bee:	dd0b      	ble.n	404c08 <__multiply+0x118>
  404bf0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404bf4:	f1aa 0a04 	sub.w	sl, sl, #4
  404bf8:	b11b      	cbz	r3, 404c02 <__multiply+0x112>
  404bfa:	e005      	b.n	404c08 <__multiply+0x118>
  404bfc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404c00:	b913      	cbnz	r3, 404c08 <__multiply+0x118>
  404c02:	f1b8 0801 	subs.w	r8, r8, #1
  404c06:	d1f9      	bne.n	404bfc <__multiply+0x10c>
  404c08:	9800      	ldr	r0, [sp, #0]
  404c0a:	f8c0 8010 	str.w	r8, [r0, #16]
  404c0e:	b003      	add	sp, #12
  404c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404c14 <__pow5mult>:
  404c14:	f012 0303 	ands.w	r3, r2, #3
  404c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404c1c:	4614      	mov	r4, r2
  404c1e:	4607      	mov	r7, r0
  404c20:	d12e      	bne.n	404c80 <__pow5mult+0x6c>
  404c22:	460d      	mov	r5, r1
  404c24:	10a4      	asrs	r4, r4, #2
  404c26:	d01c      	beq.n	404c62 <__pow5mult+0x4e>
  404c28:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404c2a:	b396      	cbz	r6, 404c92 <__pow5mult+0x7e>
  404c2c:	07e3      	lsls	r3, r4, #31
  404c2e:	f04f 0800 	mov.w	r8, #0
  404c32:	d406      	bmi.n	404c42 <__pow5mult+0x2e>
  404c34:	1064      	asrs	r4, r4, #1
  404c36:	d014      	beq.n	404c62 <__pow5mult+0x4e>
  404c38:	6830      	ldr	r0, [r6, #0]
  404c3a:	b1a8      	cbz	r0, 404c68 <__pow5mult+0x54>
  404c3c:	4606      	mov	r6, r0
  404c3e:	07e3      	lsls	r3, r4, #31
  404c40:	d5f8      	bpl.n	404c34 <__pow5mult+0x20>
  404c42:	4632      	mov	r2, r6
  404c44:	4629      	mov	r1, r5
  404c46:	4638      	mov	r0, r7
  404c48:	f7ff ff52 	bl	404af0 <__multiply>
  404c4c:	b1b5      	cbz	r5, 404c7c <__pow5mult+0x68>
  404c4e:	686a      	ldr	r2, [r5, #4]
  404c50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404c52:	1064      	asrs	r4, r4, #1
  404c54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404c58:	6029      	str	r1, [r5, #0]
  404c5a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404c5e:	4605      	mov	r5, r0
  404c60:	d1ea      	bne.n	404c38 <__pow5mult+0x24>
  404c62:	4628      	mov	r0, r5
  404c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c68:	4632      	mov	r2, r6
  404c6a:	4631      	mov	r1, r6
  404c6c:	4638      	mov	r0, r7
  404c6e:	f7ff ff3f 	bl	404af0 <__multiply>
  404c72:	6030      	str	r0, [r6, #0]
  404c74:	f8c0 8000 	str.w	r8, [r0]
  404c78:	4606      	mov	r6, r0
  404c7a:	e7e0      	b.n	404c3e <__pow5mult+0x2a>
  404c7c:	4605      	mov	r5, r0
  404c7e:	e7d9      	b.n	404c34 <__pow5mult+0x20>
  404c80:	1e5a      	subs	r2, r3, #1
  404c82:	4d0b      	ldr	r5, [pc, #44]	; (404cb0 <__pow5mult+0x9c>)
  404c84:	2300      	movs	r3, #0
  404c86:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404c8a:	f7ff fe97 	bl	4049bc <__multadd>
  404c8e:	4605      	mov	r5, r0
  404c90:	e7c8      	b.n	404c24 <__pow5mult+0x10>
  404c92:	2101      	movs	r1, #1
  404c94:	4638      	mov	r0, r7
  404c96:	f7ff fe61 	bl	40495c <_Balloc>
  404c9a:	f240 2171 	movw	r1, #625	; 0x271
  404c9e:	2201      	movs	r2, #1
  404ca0:	2300      	movs	r3, #0
  404ca2:	6141      	str	r1, [r0, #20]
  404ca4:	6102      	str	r2, [r0, #16]
  404ca6:	4606      	mov	r6, r0
  404ca8:	64b8      	str	r0, [r7, #72]	; 0x48
  404caa:	6003      	str	r3, [r0, #0]
  404cac:	e7be      	b.n	404c2c <__pow5mult+0x18>
  404cae:	bf00      	nop
  404cb0:	004069a0 	.word	0x004069a0

00404cb4 <__lshift>:
  404cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404cb8:	4691      	mov	r9, r2
  404cba:	690a      	ldr	r2, [r1, #16]
  404cbc:	688b      	ldr	r3, [r1, #8]
  404cbe:	ea4f 1469 	mov.w	r4, r9, asr #5
  404cc2:	eb04 0802 	add.w	r8, r4, r2
  404cc6:	f108 0501 	add.w	r5, r8, #1
  404cca:	429d      	cmp	r5, r3
  404ccc:	460e      	mov	r6, r1
  404cce:	4607      	mov	r7, r0
  404cd0:	6849      	ldr	r1, [r1, #4]
  404cd2:	dd04      	ble.n	404cde <__lshift+0x2a>
  404cd4:	005b      	lsls	r3, r3, #1
  404cd6:	429d      	cmp	r5, r3
  404cd8:	f101 0101 	add.w	r1, r1, #1
  404cdc:	dcfa      	bgt.n	404cd4 <__lshift+0x20>
  404cde:	4638      	mov	r0, r7
  404ce0:	f7ff fe3c 	bl	40495c <_Balloc>
  404ce4:	2c00      	cmp	r4, #0
  404ce6:	f100 0314 	add.w	r3, r0, #20
  404cea:	dd06      	ble.n	404cfa <__lshift+0x46>
  404cec:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404cf0:	2100      	movs	r1, #0
  404cf2:	f843 1b04 	str.w	r1, [r3], #4
  404cf6:	429a      	cmp	r2, r3
  404cf8:	d1fb      	bne.n	404cf2 <__lshift+0x3e>
  404cfa:	6934      	ldr	r4, [r6, #16]
  404cfc:	f106 0114 	add.w	r1, r6, #20
  404d00:	f019 091f 	ands.w	r9, r9, #31
  404d04:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404d08:	d01d      	beq.n	404d46 <__lshift+0x92>
  404d0a:	f1c9 0c20 	rsb	ip, r9, #32
  404d0e:	2200      	movs	r2, #0
  404d10:	680c      	ldr	r4, [r1, #0]
  404d12:	fa04 f409 	lsl.w	r4, r4, r9
  404d16:	4314      	orrs	r4, r2
  404d18:	f843 4b04 	str.w	r4, [r3], #4
  404d1c:	f851 2b04 	ldr.w	r2, [r1], #4
  404d20:	458e      	cmp	lr, r1
  404d22:	fa22 f20c 	lsr.w	r2, r2, ip
  404d26:	d8f3      	bhi.n	404d10 <__lshift+0x5c>
  404d28:	601a      	str	r2, [r3, #0]
  404d2a:	b10a      	cbz	r2, 404d30 <__lshift+0x7c>
  404d2c:	f108 0502 	add.w	r5, r8, #2
  404d30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404d32:	6872      	ldr	r2, [r6, #4]
  404d34:	3d01      	subs	r5, #1
  404d36:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404d3a:	6105      	str	r5, [r0, #16]
  404d3c:	6031      	str	r1, [r6, #0]
  404d3e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d46:	3b04      	subs	r3, #4
  404d48:	f851 2b04 	ldr.w	r2, [r1], #4
  404d4c:	f843 2f04 	str.w	r2, [r3, #4]!
  404d50:	458e      	cmp	lr, r1
  404d52:	d8f9      	bhi.n	404d48 <__lshift+0x94>
  404d54:	e7ec      	b.n	404d30 <__lshift+0x7c>
  404d56:	bf00      	nop

00404d58 <__mcmp>:
  404d58:	b430      	push	{r4, r5}
  404d5a:	690b      	ldr	r3, [r1, #16]
  404d5c:	4605      	mov	r5, r0
  404d5e:	6900      	ldr	r0, [r0, #16]
  404d60:	1ac0      	subs	r0, r0, r3
  404d62:	d10f      	bne.n	404d84 <__mcmp+0x2c>
  404d64:	009b      	lsls	r3, r3, #2
  404d66:	3514      	adds	r5, #20
  404d68:	3114      	adds	r1, #20
  404d6a:	4419      	add	r1, r3
  404d6c:	442b      	add	r3, r5
  404d6e:	e001      	b.n	404d74 <__mcmp+0x1c>
  404d70:	429d      	cmp	r5, r3
  404d72:	d207      	bcs.n	404d84 <__mcmp+0x2c>
  404d74:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404d78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404d7c:	4294      	cmp	r4, r2
  404d7e:	d0f7      	beq.n	404d70 <__mcmp+0x18>
  404d80:	d302      	bcc.n	404d88 <__mcmp+0x30>
  404d82:	2001      	movs	r0, #1
  404d84:	bc30      	pop	{r4, r5}
  404d86:	4770      	bx	lr
  404d88:	f04f 30ff 	mov.w	r0, #4294967295
  404d8c:	e7fa      	b.n	404d84 <__mcmp+0x2c>
  404d8e:	bf00      	nop

00404d90 <__mdiff>:
  404d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d94:	690f      	ldr	r7, [r1, #16]
  404d96:	460e      	mov	r6, r1
  404d98:	6911      	ldr	r1, [r2, #16]
  404d9a:	1a7f      	subs	r7, r7, r1
  404d9c:	2f00      	cmp	r7, #0
  404d9e:	4690      	mov	r8, r2
  404da0:	d117      	bne.n	404dd2 <__mdiff+0x42>
  404da2:	0089      	lsls	r1, r1, #2
  404da4:	f106 0514 	add.w	r5, r6, #20
  404da8:	f102 0e14 	add.w	lr, r2, #20
  404dac:	186b      	adds	r3, r5, r1
  404dae:	4471      	add	r1, lr
  404db0:	e001      	b.n	404db6 <__mdiff+0x26>
  404db2:	429d      	cmp	r5, r3
  404db4:	d25c      	bcs.n	404e70 <__mdiff+0xe0>
  404db6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404dba:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404dbe:	42a2      	cmp	r2, r4
  404dc0:	d0f7      	beq.n	404db2 <__mdiff+0x22>
  404dc2:	d25e      	bcs.n	404e82 <__mdiff+0xf2>
  404dc4:	4633      	mov	r3, r6
  404dc6:	462c      	mov	r4, r5
  404dc8:	4646      	mov	r6, r8
  404dca:	4675      	mov	r5, lr
  404dcc:	4698      	mov	r8, r3
  404dce:	2701      	movs	r7, #1
  404dd0:	e005      	b.n	404dde <__mdiff+0x4e>
  404dd2:	db58      	blt.n	404e86 <__mdiff+0xf6>
  404dd4:	f106 0514 	add.w	r5, r6, #20
  404dd8:	f108 0414 	add.w	r4, r8, #20
  404ddc:	2700      	movs	r7, #0
  404dde:	6871      	ldr	r1, [r6, #4]
  404de0:	f7ff fdbc 	bl	40495c <_Balloc>
  404de4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404de8:	6936      	ldr	r6, [r6, #16]
  404dea:	60c7      	str	r7, [r0, #12]
  404dec:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404df0:	46a6      	mov	lr, r4
  404df2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404df6:	f100 0414 	add.w	r4, r0, #20
  404dfa:	2300      	movs	r3, #0
  404dfc:	f85e 1b04 	ldr.w	r1, [lr], #4
  404e00:	f855 8b04 	ldr.w	r8, [r5], #4
  404e04:	b28a      	uxth	r2, r1
  404e06:	fa13 f388 	uxtah	r3, r3, r8
  404e0a:	0c09      	lsrs	r1, r1, #16
  404e0c:	1a9a      	subs	r2, r3, r2
  404e0e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404e12:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404e16:	b292      	uxth	r2, r2
  404e18:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404e1c:	45f4      	cmp	ip, lr
  404e1e:	f844 2b04 	str.w	r2, [r4], #4
  404e22:	ea4f 4323 	mov.w	r3, r3, asr #16
  404e26:	d8e9      	bhi.n	404dfc <__mdiff+0x6c>
  404e28:	42af      	cmp	r7, r5
  404e2a:	d917      	bls.n	404e5c <__mdiff+0xcc>
  404e2c:	46a4      	mov	ip, r4
  404e2e:	46ae      	mov	lr, r5
  404e30:	f85e 2b04 	ldr.w	r2, [lr], #4
  404e34:	fa13 f382 	uxtah	r3, r3, r2
  404e38:	1419      	asrs	r1, r3, #16
  404e3a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404e3e:	b29b      	uxth	r3, r3
  404e40:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404e44:	4577      	cmp	r7, lr
  404e46:	f84c 2b04 	str.w	r2, [ip], #4
  404e4a:	ea4f 4321 	mov.w	r3, r1, asr #16
  404e4e:	d8ef      	bhi.n	404e30 <__mdiff+0xa0>
  404e50:	43ed      	mvns	r5, r5
  404e52:	442f      	add	r7, r5
  404e54:	f027 0703 	bic.w	r7, r7, #3
  404e58:	3704      	adds	r7, #4
  404e5a:	443c      	add	r4, r7
  404e5c:	3c04      	subs	r4, #4
  404e5e:	b922      	cbnz	r2, 404e6a <__mdiff+0xda>
  404e60:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404e64:	3e01      	subs	r6, #1
  404e66:	2b00      	cmp	r3, #0
  404e68:	d0fa      	beq.n	404e60 <__mdiff+0xd0>
  404e6a:	6106      	str	r6, [r0, #16]
  404e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e70:	2100      	movs	r1, #0
  404e72:	f7ff fd73 	bl	40495c <_Balloc>
  404e76:	2201      	movs	r2, #1
  404e78:	2300      	movs	r3, #0
  404e7a:	6102      	str	r2, [r0, #16]
  404e7c:	6143      	str	r3, [r0, #20]
  404e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e82:	4674      	mov	r4, lr
  404e84:	e7ab      	b.n	404dde <__mdiff+0x4e>
  404e86:	4633      	mov	r3, r6
  404e88:	f106 0414 	add.w	r4, r6, #20
  404e8c:	f102 0514 	add.w	r5, r2, #20
  404e90:	4616      	mov	r6, r2
  404e92:	2701      	movs	r7, #1
  404e94:	4698      	mov	r8, r3
  404e96:	e7a2      	b.n	404dde <__mdiff+0x4e>

00404e98 <__d2b>:
  404e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404e9c:	b082      	sub	sp, #8
  404e9e:	2101      	movs	r1, #1
  404ea0:	461c      	mov	r4, r3
  404ea2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404ea6:	4615      	mov	r5, r2
  404ea8:	9e08      	ldr	r6, [sp, #32]
  404eaa:	f7ff fd57 	bl	40495c <_Balloc>
  404eae:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404eb2:	4680      	mov	r8, r0
  404eb4:	b10f      	cbz	r7, 404eba <__d2b+0x22>
  404eb6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404eba:	9401      	str	r4, [sp, #4]
  404ebc:	b31d      	cbz	r5, 404f06 <__d2b+0x6e>
  404ebe:	a802      	add	r0, sp, #8
  404ec0:	f840 5d08 	str.w	r5, [r0, #-8]!
  404ec4:	f7ff fdda 	bl	404a7c <__lo0bits>
  404ec8:	2800      	cmp	r0, #0
  404eca:	d134      	bne.n	404f36 <__d2b+0x9e>
  404ecc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404ed0:	f8c8 2014 	str.w	r2, [r8, #20]
  404ed4:	2b00      	cmp	r3, #0
  404ed6:	bf0c      	ite	eq
  404ed8:	2101      	moveq	r1, #1
  404eda:	2102      	movne	r1, #2
  404edc:	f8c8 3018 	str.w	r3, [r8, #24]
  404ee0:	f8c8 1010 	str.w	r1, [r8, #16]
  404ee4:	b9df      	cbnz	r7, 404f1e <__d2b+0x86>
  404ee6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404eea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404eee:	6030      	str	r0, [r6, #0]
  404ef0:	6918      	ldr	r0, [r3, #16]
  404ef2:	f7ff fda3 	bl	404a3c <__hi0bits>
  404ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404ef8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404efc:	6018      	str	r0, [r3, #0]
  404efe:	4640      	mov	r0, r8
  404f00:	b002      	add	sp, #8
  404f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f06:	a801      	add	r0, sp, #4
  404f08:	f7ff fdb8 	bl	404a7c <__lo0bits>
  404f0c:	9b01      	ldr	r3, [sp, #4]
  404f0e:	f8c8 3014 	str.w	r3, [r8, #20]
  404f12:	2101      	movs	r1, #1
  404f14:	3020      	adds	r0, #32
  404f16:	f8c8 1010 	str.w	r1, [r8, #16]
  404f1a:	2f00      	cmp	r7, #0
  404f1c:	d0e3      	beq.n	404ee6 <__d2b+0x4e>
  404f1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f20:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404f24:	4407      	add	r7, r0
  404f26:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404f2a:	6037      	str	r7, [r6, #0]
  404f2c:	6018      	str	r0, [r3, #0]
  404f2e:	4640      	mov	r0, r8
  404f30:	b002      	add	sp, #8
  404f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f36:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404f3a:	f1c0 0220 	rsb	r2, r0, #32
  404f3e:	fa03 f202 	lsl.w	r2, r3, r2
  404f42:	430a      	orrs	r2, r1
  404f44:	40c3      	lsrs	r3, r0
  404f46:	9301      	str	r3, [sp, #4]
  404f48:	f8c8 2014 	str.w	r2, [r8, #20]
  404f4c:	e7c2      	b.n	404ed4 <__d2b+0x3c>
  404f4e:	bf00      	nop

00404f50 <_sbrk_r>:
  404f50:	b538      	push	{r3, r4, r5, lr}
  404f52:	4c07      	ldr	r4, [pc, #28]	; (404f70 <_sbrk_r+0x20>)
  404f54:	2300      	movs	r3, #0
  404f56:	4605      	mov	r5, r0
  404f58:	4608      	mov	r0, r1
  404f5a:	6023      	str	r3, [r4, #0]
  404f5c:	f7fc f93c 	bl	4011d8 <_sbrk>
  404f60:	1c43      	adds	r3, r0, #1
  404f62:	d000      	beq.n	404f66 <_sbrk_r+0x16>
  404f64:	bd38      	pop	{r3, r4, r5, pc}
  404f66:	6823      	ldr	r3, [r4, #0]
  404f68:	2b00      	cmp	r3, #0
  404f6a:	d0fb      	beq.n	404f64 <_sbrk_r+0x14>
  404f6c:	602b      	str	r3, [r5, #0]
  404f6e:	bd38      	pop	{r3, r4, r5, pc}
  404f70:	20400d48 	.word	0x20400d48
	...

00404f80 <strlen>:
  404f80:	f890 f000 	pld	[r0]
  404f84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404f88:	f020 0107 	bic.w	r1, r0, #7
  404f8c:	f06f 0c00 	mvn.w	ip, #0
  404f90:	f010 0407 	ands.w	r4, r0, #7
  404f94:	f891 f020 	pld	[r1, #32]
  404f98:	f040 8049 	bne.w	40502e <strlen+0xae>
  404f9c:	f04f 0400 	mov.w	r4, #0
  404fa0:	f06f 0007 	mvn.w	r0, #7
  404fa4:	e9d1 2300 	ldrd	r2, r3, [r1]
  404fa8:	f891 f040 	pld	[r1, #64]	; 0x40
  404fac:	f100 0008 	add.w	r0, r0, #8
  404fb0:	fa82 f24c 	uadd8	r2, r2, ip
  404fb4:	faa4 f28c 	sel	r2, r4, ip
  404fb8:	fa83 f34c 	uadd8	r3, r3, ip
  404fbc:	faa2 f38c 	sel	r3, r2, ip
  404fc0:	bb4b      	cbnz	r3, 405016 <strlen+0x96>
  404fc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404fc6:	fa82 f24c 	uadd8	r2, r2, ip
  404fca:	f100 0008 	add.w	r0, r0, #8
  404fce:	faa4 f28c 	sel	r2, r4, ip
  404fd2:	fa83 f34c 	uadd8	r3, r3, ip
  404fd6:	faa2 f38c 	sel	r3, r2, ip
  404fda:	b9e3      	cbnz	r3, 405016 <strlen+0x96>
  404fdc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404fe0:	fa82 f24c 	uadd8	r2, r2, ip
  404fe4:	f100 0008 	add.w	r0, r0, #8
  404fe8:	faa4 f28c 	sel	r2, r4, ip
  404fec:	fa83 f34c 	uadd8	r3, r3, ip
  404ff0:	faa2 f38c 	sel	r3, r2, ip
  404ff4:	b97b      	cbnz	r3, 405016 <strlen+0x96>
  404ff6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404ffa:	f101 0120 	add.w	r1, r1, #32
  404ffe:	fa82 f24c 	uadd8	r2, r2, ip
  405002:	f100 0008 	add.w	r0, r0, #8
  405006:	faa4 f28c 	sel	r2, r4, ip
  40500a:	fa83 f34c 	uadd8	r3, r3, ip
  40500e:	faa2 f38c 	sel	r3, r2, ip
  405012:	2b00      	cmp	r3, #0
  405014:	d0c6      	beq.n	404fa4 <strlen+0x24>
  405016:	2a00      	cmp	r2, #0
  405018:	bf04      	itt	eq
  40501a:	3004      	addeq	r0, #4
  40501c:	461a      	moveq	r2, r3
  40501e:	ba12      	rev	r2, r2
  405020:	fab2 f282 	clz	r2, r2
  405024:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405028:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40502c:	4770      	bx	lr
  40502e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405032:	f004 0503 	and.w	r5, r4, #3
  405036:	f1c4 0000 	rsb	r0, r4, #0
  40503a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40503e:	f014 0f04 	tst.w	r4, #4
  405042:	f891 f040 	pld	[r1, #64]	; 0x40
  405046:	fa0c f505 	lsl.w	r5, ip, r5
  40504a:	ea62 0205 	orn	r2, r2, r5
  40504e:	bf1c      	itt	ne
  405050:	ea63 0305 	ornne	r3, r3, r5
  405054:	4662      	movne	r2, ip
  405056:	f04f 0400 	mov.w	r4, #0
  40505a:	e7a9      	b.n	404fb0 <strlen+0x30>

0040505c <__ssprint_r>:
  40505c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405060:	6893      	ldr	r3, [r2, #8]
  405062:	b083      	sub	sp, #12
  405064:	4690      	mov	r8, r2
  405066:	2b00      	cmp	r3, #0
  405068:	d070      	beq.n	40514c <__ssprint_r+0xf0>
  40506a:	4682      	mov	sl, r0
  40506c:	460c      	mov	r4, r1
  40506e:	6817      	ldr	r7, [r2, #0]
  405070:	688d      	ldr	r5, [r1, #8]
  405072:	6808      	ldr	r0, [r1, #0]
  405074:	e042      	b.n	4050fc <__ssprint_r+0xa0>
  405076:	89a3      	ldrh	r3, [r4, #12]
  405078:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40507c:	d02e      	beq.n	4050dc <__ssprint_r+0x80>
  40507e:	6965      	ldr	r5, [r4, #20]
  405080:	6921      	ldr	r1, [r4, #16]
  405082:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405086:	eba0 0b01 	sub.w	fp, r0, r1
  40508a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40508e:	f10b 0001 	add.w	r0, fp, #1
  405092:	106d      	asrs	r5, r5, #1
  405094:	4430      	add	r0, r6
  405096:	42a8      	cmp	r0, r5
  405098:	462a      	mov	r2, r5
  40509a:	bf84      	itt	hi
  40509c:	4605      	movhi	r5, r0
  40509e:	462a      	movhi	r2, r5
  4050a0:	055b      	lsls	r3, r3, #21
  4050a2:	d538      	bpl.n	405116 <__ssprint_r+0xba>
  4050a4:	4611      	mov	r1, r2
  4050a6:	4650      	mov	r0, sl
  4050a8:	f7ff f8b0 	bl	40420c <_malloc_r>
  4050ac:	2800      	cmp	r0, #0
  4050ae:	d03c      	beq.n	40512a <__ssprint_r+0xce>
  4050b0:	465a      	mov	r2, fp
  4050b2:	6921      	ldr	r1, [r4, #16]
  4050b4:	9001      	str	r0, [sp, #4]
  4050b6:	f7ff fbab 	bl	404810 <memcpy>
  4050ba:	89a2      	ldrh	r2, [r4, #12]
  4050bc:	9b01      	ldr	r3, [sp, #4]
  4050be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4050c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4050c6:	81a2      	strh	r2, [r4, #12]
  4050c8:	eba5 020b 	sub.w	r2, r5, fp
  4050cc:	eb03 000b 	add.w	r0, r3, fp
  4050d0:	6165      	str	r5, [r4, #20]
  4050d2:	6123      	str	r3, [r4, #16]
  4050d4:	6020      	str	r0, [r4, #0]
  4050d6:	60a2      	str	r2, [r4, #8]
  4050d8:	4635      	mov	r5, r6
  4050da:	46b3      	mov	fp, r6
  4050dc:	465a      	mov	r2, fp
  4050de:	4649      	mov	r1, r9
  4050e0:	f000 fa18 	bl	405514 <memmove>
  4050e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4050e8:	68a2      	ldr	r2, [r4, #8]
  4050ea:	6820      	ldr	r0, [r4, #0]
  4050ec:	1b55      	subs	r5, r2, r5
  4050ee:	4458      	add	r0, fp
  4050f0:	1b9e      	subs	r6, r3, r6
  4050f2:	60a5      	str	r5, [r4, #8]
  4050f4:	6020      	str	r0, [r4, #0]
  4050f6:	f8c8 6008 	str.w	r6, [r8, #8]
  4050fa:	b33e      	cbz	r6, 40514c <__ssprint_r+0xf0>
  4050fc:	687e      	ldr	r6, [r7, #4]
  4050fe:	463b      	mov	r3, r7
  405100:	3708      	adds	r7, #8
  405102:	2e00      	cmp	r6, #0
  405104:	d0fa      	beq.n	4050fc <__ssprint_r+0xa0>
  405106:	42ae      	cmp	r6, r5
  405108:	f8d3 9000 	ldr.w	r9, [r3]
  40510c:	46ab      	mov	fp, r5
  40510e:	d2b2      	bcs.n	405076 <__ssprint_r+0x1a>
  405110:	4635      	mov	r5, r6
  405112:	46b3      	mov	fp, r6
  405114:	e7e2      	b.n	4050dc <__ssprint_r+0x80>
  405116:	4650      	mov	r0, sl
  405118:	f000 fa60 	bl	4055dc <_realloc_r>
  40511c:	4603      	mov	r3, r0
  40511e:	2800      	cmp	r0, #0
  405120:	d1d2      	bne.n	4050c8 <__ssprint_r+0x6c>
  405122:	6921      	ldr	r1, [r4, #16]
  405124:	4650      	mov	r0, sl
  405126:	f000 f8f9 	bl	40531c <_free_r>
  40512a:	230c      	movs	r3, #12
  40512c:	f8ca 3000 	str.w	r3, [sl]
  405130:	89a3      	ldrh	r3, [r4, #12]
  405132:	2200      	movs	r2, #0
  405134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405138:	f04f 30ff 	mov.w	r0, #4294967295
  40513c:	81a3      	strh	r3, [r4, #12]
  40513e:	f8c8 2008 	str.w	r2, [r8, #8]
  405142:	f8c8 2004 	str.w	r2, [r8, #4]
  405146:	b003      	add	sp, #12
  405148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40514c:	2000      	movs	r0, #0
  40514e:	f8c8 0004 	str.w	r0, [r8, #4]
  405152:	b003      	add	sp, #12
  405154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405158 <__register_exitproc>:
  405158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40515c:	4d2c      	ldr	r5, [pc, #176]	; (405210 <__register_exitproc+0xb8>)
  40515e:	4606      	mov	r6, r0
  405160:	6828      	ldr	r0, [r5, #0]
  405162:	4698      	mov	r8, r3
  405164:	460f      	mov	r7, r1
  405166:	4691      	mov	r9, r2
  405168:	f7ff f84c 	bl	404204 <__retarget_lock_acquire_recursive>
  40516c:	4b29      	ldr	r3, [pc, #164]	; (405214 <__register_exitproc+0xbc>)
  40516e:	681c      	ldr	r4, [r3, #0]
  405170:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405174:	2b00      	cmp	r3, #0
  405176:	d03e      	beq.n	4051f6 <__register_exitproc+0x9e>
  405178:	685a      	ldr	r2, [r3, #4]
  40517a:	2a1f      	cmp	r2, #31
  40517c:	dc1c      	bgt.n	4051b8 <__register_exitproc+0x60>
  40517e:	f102 0e01 	add.w	lr, r2, #1
  405182:	b176      	cbz	r6, 4051a2 <__register_exitproc+0x4a>
  405184:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405188:	2401      	movs	r4, #1
  40518a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40518e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405192:	4094      	lsls	r4, r2
  405194:	4320      	orrs	r0, r4
  405196:	2e02      	cmp	r6, #2
  405198:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40519c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4051a0:	d023      	beq.n	4051ea <__register_exitproc+0x92>
  4051a2:	3202      	adds	r2, #2
  4051a4:	f8c3 e004 	str.w	lr, [r3, #4]
  4051a8:	6828      	ldr	r0, [r5, #0]
  4051aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4051ae:	f7ff f82b 	bl	404208 <__retarget_lock_release_recursive>
  4051b2:	2000      	movs	r0, #0
  4051b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4051b8:	4b17      	ldr	r3, [pc, #92]	; (405218 <__register_exitproc+0xc0>)
  4051ba:	b30b      	cbz	r3, 405200 <__register_exitproc+0xa8>
  4051bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4051c0:	f3af 8000 	nop.w
  4051c4:	4603      	mov	r3, r0
  4051c6:	b1d8      	cbz	r0, 405200 <__register_exitproc+0xa8>
  4051c8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4051cc:	6002      	str	r2, [r0, #0]
  4051ce:	2100      	movs	r1, #0
  4051d0:	6041      	str	r1, [r0, #4]
  4051d2:	460a      	mov	r2, r1
  4051d4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4051d8:	f04f 0e01 	mov.w	lr, #1
  4051dc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4051e0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4051e4:	2e00      	cmp	r6, #0
  4051e6:	d0dc      	beq.n	4051a2 <__register_exitproc+0x4a>
  4051e8:	e7cc      	b.n	405184 <__register_exitproc+0x2c>
  4051ea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4051ee:	430c      	orrs	r4, r1
  4051f0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4051f4:	e7d5      	b.n	4051a2 <__register_exitproc+0x4a>
  4051f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4051fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4051fe:	e7bb      	b.n	405178 <__register_exitproc+0x20>
  405200:	6828      	ldr	r0, [r5, #0]
  405202:	f7ff f801 	bl	404208 <__retarget_lock_release_recursive>
  405206:	f04f 30ff 	mov.w	r0, #4294967295
  40520a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40520e:	bf00      	nop
  405210:	20400450 	.word	0x20400450
  405214:	00406838 	.word	0x00406838
  405218:	00000000 	.word	0x00000000

0040521c <_calloc_r>:
  40521c:	b510      	push	{r4, lr}
  40521e:	fb02 f101 	mul.w	r1, r2, r1
  405222:	f7fe fff3 	bl	40420c <_malloc_r>
  405226:	4604      	mov	r4, r0
  405228:	b1d8      	cbz	r0, 405262 <_calloc_r+0x46>
  40522a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40522e:	f022 0203 	bic.w	r2, r2, #3
  405232:	3a04      	subs	r2, #4
  405234:	2a24      	cmp	r2, #36	; 0x24
  405236:	d818      	bhi.n	40526a <_calloc_r+0x4e>
  405238:	2a13      	cmp	r2, #19
  40523a:	d914      	bls.n	405266 <_calloc_r+0x4a>
  40523c:	2300      	movs	r3, #0
  40523e:	2a1b      	cmp	r2, #27
  405240:	6003      	str	r3, [r0, #0]
  405242:	6043      	str	r3, [r0, #4]
  405244:	d916      	bls.n	405274 <_calloc_r+0x58>
  405246:	2a24      	cmp	r2, #36	; 0x24
  405248:	6083      	str	r3, [r0, #8]
  40524a:	60c3      	str	r3, [r0, #12]
  40524c:	bf11      	iteee	ne
  40524e:	f100 0210 	addne.w	r2, r0, #16
  405252:	6103      	streq	r3, [r0, #16]
  405254:	6143      	streq	r3, [r0, #20]
  405256:	f100 0218 	addeq.w	r2, r0, #24
  40525a:	2300      	movs	r3, #0
  40525c:	6013      	str	r3, [r2, #0]
  40525e:	6053      	str	r3, [r2, #4]
  405260:	6093      	str	r3, [r2, #8]
  405262:	4620      	mov	r0, r4
  405264:	bd10      	pop	{r4, pc}
  405266:	4602      	mov	r2, r0
  405268:	e7f7      	b.n	40525a <_calloc_r+0x3e>
  40526a:	2100      	movs	r1, #0
  40526c:	f7fc fd32 	bl	401cd4 <memset>
  405270:	4620      	mov	r0, r4
  405272:	bd10      	pop	{r4, pc}
  405274:	f100 0208 	add.w	r2, r0, #8
  405278:	e7ef      	b.n	40525a <_calloc_r+0x3e>
  40527a:	bf00      	nop

0040527c <_malloc_trim_r>:
  40527c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40527e:	4f24      	ldr	r7, [pc, #144]	; (405310 <_malloc_trim_r+0x94>)
  405280:	460c      	mov	r4, r1
  405282:	4606      	mov	r6, r0
  405284:	f7ff fb5e 	bl	404944 <__malloc_lock>
  405288:	68bb      	ldr	r3, [r7, #8]
  40528a:	685d      	ldr	r5, [r3, #4]
  40528c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405290:	310f      	adds	r1, #15
  405292:	f025 0503 	bic.w	r5, r5, #3
  405296:	4429      	add	r1, r5
  405298:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40529c:	f021 010f 	bic.w	r1, r1, #15
  4052a0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4052a4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4052a8:	db07      	blt.n	4052ba <_malloc_trim_r+0x3e>
  4052aa:	2100      	movs	r1, #0
  4052ac:	4630      	mov	r0, r6
  4052ae:	f7ff fe4f 	bl	404f50 <_sbrk_r>
  4052b2:	68bb      	ldr	r3, [r7, #8]
  4052b4:	442b      	add	r3, r5
  4052b6:	4298      	cmp	r0, r3
  4052b8:	d004      	beq.n	4052c4 <_malloc_trim_r+0x48>
  4052ba:	4630      	mov	r0, r6
  4052bc:	f7ff fb48 	bl	404950 <__malloc_unlock>
  4052c0:	2000      	movs	r0, #0
  4052c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4052c4:	4261      	negs	r1, r4
  4052c6:	4630      	mov	r0, r6
  4052c8:	f7ff fe42 	bl	404f50 <_sbrk_r>
  4052cc:	3001      	adds	r0, #1
  4052ce:	d00d      	beq.n	4052ec <_malloc_trim_r+0x70>
  4052d0:	4b10      	ldr	r3, [pc, #64]	; (405314 <_malloc_trim_r+0x98>)
  4052d2:	68ba      	ldr	r2, [r7, #8]
  4052d4:	6819      	ldr	r1, [r3, #0]
  4052d6:	1b2d      	subs	r5, r5, r4
  4052d8:	f045 0501 	orr.w	r5, r5, #1
  4052dc:	4630      	mov	r0, r6
  4052de:	1b09      	subs	r1, r1, r4
  4052e0:	6055      	str	r5, [r2, #4]
  4052e2:	6019      	str	r1, [r3, #0]
  4052e4:	f7ff fb34 	bl	404950 <__malloc_unlock>
  4052e8:	2001      	movs	r0, #1
  4052ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4052ec:	2100      	movs	r1, #0
  4052ee:	4630      	mov	r0, r6
  4052f0:	f7ff fe2e 	bl	404f50 <_sbrk_r>
  4052f4:	68ba      	ldr	r2, [r7, #8]
  4052f6:	1a83      	subs	r3, r0, r2
  4052f8:	2b0f      	cmp	r3, #15
  4052fa:	ddde      	ble.n	4052ba <_malloc_trim_r+0x3e>
  4052fc:	4c06      	ldr	r4, [pc, #24]	; (405318 <_malloc_trim_r+0x9c>)
  4052fe:	4905      	ldr	r1, [pc, #20]	; (405314 <_malloc_trim_r+0x98>)
  405300:	6824      	ldr	r4, [r4, #0]
  405302:	f043 0301 	orr.w	r3, r3, #1
  405306:	1b00      	subs	r0, r0, r4
  405308:	6053      	str	r3, [r2, #4]
  40530a:	6008      	str	r0, [r1, #0]
  40530c:	e7d5      	b.n	4052ba <_malloc_trim_r+0x3e>
  40530e:	bf00      	nop
  405310:	20400454 	.word	0x20400454
  405314:	20400c70 	.word	0x20400c70
  405318:	2040085c 	.word	0x2040085c

0040531c <_free_r>:
  40531c:	2900      	cmp	r1, #0
  40531e:	d044      	beq.n	4053aa <_free_r+0x8e>
  405320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405324:	460d      	mov	r5, r1
  405326:	4680      	mov	r8, r0
  405328:	f7ff fb0c 	bl	404944 <__malloc_lock>
  40532c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405330:	4969      	ldr	r1, [pc, #420]	; (4054d8 <_free_r+0x1bc>)
  405332:	f027 0301 	bic.w	r3, r7, #1
  405336:	f1a5 0408 	sub.w	r4, r5, #8
  40533a:	18e2      	adds	r2, r4, r3
  40533c:	688e      	ldr	r6, [r1, #8]
  40533e:	6850      	ldr	r0, [r2, #4]
  405340:	42b2      	cmp	r2, r6
  405342:	f020 0003 	bic.w	r0, r0, #3
  405346:	d05e      	beq.n	405406 <_free_r+0xea>
  405348:	07fe      	lsls	r6, r7, #31
  40534a:	6050      	str	r0, [r2, #4]
  40534c:	d40b      	bmi.n	405366 <_free_r+0x4a>
  40534e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405352:	1be4      	subs	r4, r4, r7
  405354:	f101 0e08 	add.w	lr, r1, #8
  405358:	68a5      	ldr	r5, [r4, #8]
  40535a:	4575      	cmp	r5, lr
  40535c:	443b      	add	r3, r7
  40535e:	d06d      	beq.n	40543c <_free_r+0x120>
  405360:	68e7      	ldr	r7, [r4, #12]
  405362:	60ef      	str	r7, [r5, #12]
  405364:	60bd      	str	r5, [r7, #8]
  405366:	1815      	adds	r5, r2, r0
  405368:	686d      	ldr	r5, [r5, #4]
  40536a:	07ed      	lsls	r5, r5, #31
  40536c:	d53e      	bpl.n	4053ec <_free_r+0xd0>
  40536e:	f043 0201 	orr.w	r2, r3, #1
  405372:	6062      	str	r2, [r4, #4]
  405374:	50e3      	str	r3, [r4, r3]
  405376:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40537a:	d217      	bcs.n	4053ac <_free_r+0x90>
  40537c:	08db      	lsrs	r3, r3, #3
  40537e:	1c58      	adds	r0, r3, #1
  405380:	109a      	asrs	r2, r3, #2
  405382:	684d      	ldr	r5, [r1, #4]
  405384:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405388:	60a7      	str	r7, [r4, #8]
  40538a:	2301      	movs	r3, #1
  40538c:	4093      	lsls	r3, r2
  40538e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405392:	432b      	orrs	r3, r5
  405394:	3a08      	subs	r2, #8
  405396:	60e2      	str	r2, [r4, #12]
  405398:	604b      	str	r3, [r1, #4]
  40539a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40539e:	60fc      	str	r4, [r7, #12]
  4053a0:	4640      	mov	r0, r8
  4053a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4053a6:	f7ff bad3 	b.w	404950 <__malloc_unlock>
  4053aa:	4770      	bx	lr
  4053ac:	0a5a      	lsrs	r2, r3, #9
  4053ae:	2a04      	cmp	r2, #4
  4053b0:	d852      	bhi.n	405458 <_free_r+0x13c>
  4053b2:	099a      	lsrs	r2, r3, #6
  4053b4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4053b8:	00ff      	lsls	r7, r7, #3
  4053ba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4053be:	19c8      	adds	r0, r1, r7
  4053c0:	59ca      	ldr	r2, [r1, r7]
  4053c2:	3808      	subs	r0, #8
  4053c4:	4290      	cmp	r0, r2
  4053c6:	d04f      	beq.n	405468 <_free_r+0x14c>
  4053c8:	6851      	ldr	r1, [r2, #4]
  4053ca:	f021 0103 	bic.w	r1, r1, #3
  4053ce:	428b      	cmp	r3, r1
  4053d0:	d232      	bcs.n	405438 <_free_r+0x11c>
  4053d2:	6892      	ldr	r2, [r2, #8]
  4053d4:	4290      	cmp	r0, r2
  4053d6:	d1f7      	bne.n	4053c8 <_free_r+0xac>
  4053d8:	68c3      	ldr	r3, [r0, #12]
  4053da:	60a0      	str	r0, [r4, #8]
  4053dc:	60e3      	str	r3, [r4, #12]
  4053de:	609c      	str	r4, [r3, #8]
  4053e0:	60c4      	str	r4, [r0, #12]
  4053e2:	4640      	mov	r0, r8
  4053e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4053e8:	f7ff bab2 	b.w	404950 <__malloc_unlock>
  4053ec:	6895      	ldr	r5, [r2, #8]
  4053ee:	4f3b      	ldr	r7, [pc, #236]	; (4054dc <_free_r+0x1c0>)
  4053f0:	42bd      	cmp	r5, r7
  4053f2:	4403      	add	r3, r0
  4053f4:	d040      	beq.n	405478 <_free_r+0x15c>
  4053f6:	68d0      	ldr	r0, [r2, #12]
  4053f8:	60e8      	str	r0, [r5, #12]
  4053fa:	f043 0201 	orr.w	r2, r3, #1
  4053fe:	6085      	str	r5, [r0, #8]
  405400:	6062      	str	r2, [r4, #4]
  405402:	50e3      	str	r3, [r4, r3]
  405404:	e7b7      	b.n	405376 <_free_r+0x5a>
  405406:	07ff      	lsls	r7, r7, #31
  405408:	4403      	add	r3, r0
  40540a:	d407      	bmi.n	40541c <_free_r+0x100>
  40540c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405410:	1aa4      	subs	r4, r4, r2
  405412:	4413      	add	r3, r2
  405414:	68a0      	ldr	r0, [r4, #8]
  405416:	68e2      	ldr	r2, [r4, #12]
  405418:	60c2      	str	r2, [r0, #12]
  40541a:	6090      	str	r0, [r2, #8]
  40541c:	4a30      	ldr	r2, [pc, #192]	; (4054e0 <_free_r+0x1c4>)
  40541e:	6812      	ldr	r2, [r2, #0]
  405420:	f043 0001 	orr.w	r0, r3, #1
  405424:	4293      	cmp	r3, r2
  405426:	6060      	str	r0, [r4, #4]
  405428:	608c      	str	r4, [r1, #8]
  40542a:	d3b9      	bcc.n	4053a0 <_free_r+0x84>
  40542c:	4b2d      	ldr	r3, [pc, #180]	; (4054e4 <_free_r+0x1c8>)
  40542e:	4640      	mov	r0, r8
  405430:	6819      	ldr	r1, [r3, #0]
  405432:	f7ff ff23 	bl	40527c <_malloc_trim_r>
  405436:	e7b3      	b.n	4053a0 <_free_r+0x84>
  405438:	4610      	mov	r0, r2
  40543a:	e7cd      	b.n	4053d8 <_free_r+0xbc>
  40543c:	1811      	adds	r1, r2, r0
  40543e:	6849      	ldr	r1, [r1, #4]
  405440:	07c9      	lsls	r1, r1, #31
  405442:	d444      	bmi.n	4054ce <_free_r+0x1b2>
  405444:	6891      	ldr	r1, [r2, #8]
  405446:	68d2      	ldr	r2, [r2, #12]
  405448:	60ca      	str	r2, [r1, #12]
  40544a:	4403      	add	r3, r0
  40544c:	f043 0001 	orr.w	r0, r3, #1
  405450:	6091      	str	r1, [r2, #8]
  405452:	6060      	str	r0, [r4, #4]
  405454:	50e3      	str	r3, [r4, r3]
  405456:	e7a3      	b.n	4053a0 <_free_r+0x84>
  405458:	2a14      	cmp	r2, #20
  40545a:	d816      	bhi.n	40548a <_free_r+0x16e>
  40545c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405460:	00ff      	lsls	r7, r7, #3
  405462:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405466:	e7aa      	b.n	4053be <_free_r+0xa2>
  405468:	10aa      	asrs	r2, r5, #2
  40546a:	2301      	movs	r3, #1
  40546c:	684d      	ldr	r5, [r1, #4]
  40546e:	4093      	lsls	r3, r2
  405470:	432b      	orrs	r3, r5
  405472:	604b      	str	r3, [r1, #4]
  405474:	4603      	mov	r3, r0
  405476:	e7b0      	b.n	4053da <_free_r+0xbe>
  405478:	f043 0201 	orr.w	r2, r3, #1
  40547c:	614c      	str	r4, [r1, #20]
  40547e:	610c      	str	r4, [r1, #16]
  405480:	60e5      	str	r5, [r4, #12]
  405482:	60a5      	str	r5, [r4, #8]
  405484:	6062      	str	r2, [r4, #4]
  405486:	50e3      	str	r3, [r4, r3]
  405488:	e78a      	b.n	4053a0 <_free_r+0x84>
  40548a:	2a54      	cmp	r2, #84	; 0x54
  40548c:	d806      	bhi.n	40549c <_free_r+0x180>
  40548e:	0b1a      	lsrs	r2, r3, #12
  405490:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405494:	00ff      	lsls	r7, r7, #3
  405496:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40549a:	e790      	b.n	4053be <_free_r+0xa2>
  40549c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4054a0:	d806      	bhi.n	4054b0 <_free_r+0x194>
  4054a2:	0bda      	lsrs	r2, r3, #15
  4054a4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4054a8:	00ff      	lsls	r7, r7, #3
  4054aa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4054ae:	e786      	b.n	4053be <_free_r+0xa2>
  4054b0:	f240 5054 	movw	r0, #1364	; 0x554
  4054b4:	4282      	cmp	r2, r0
  4054b6:	d806      	bhi.n	4054c6 <_free_r+0x1aa>
  4054b8:	0c9a      	lsrs	r2, r3, #18
  4054ba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4054be:	00ff      	lsls	r7, r7, #3
  4054c0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4054c4:	e77b      	b.n	4053be <_free_r+0xa2>
  4054c6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4054ca:	257e      	movs	r5, #126	; 0x7e
  4054cc:	e777      	b.n	4053be <_free_r+0xa2>
  4054ce:	f043 0101 	orr.w	r1, r3, #1
  4054d2:	6061      	str	r1, [r4, #4]
  4054d4:	6013      	str	r3, [r2, #0]
  4054d6:	e763      	b.n	4053a0 <_free_r+0x84>
  4054d8:	20400454 	.word	0x20400454
  4054dc:	2040045c 	.word	0x2040045c
  4054e0:	20400860 	.word	0x20400860
  4054e4:	20400ca0 	.word	0x20400ca0

004054e8 <__ascii_mbtowc>:
  4054e8:	b082      	sub	sp, #8
  4054ea:	b149      	cbz	r1, 405500 <__ascii_mbtowc+0x18>
  4054ec:	b15a      	cbz	r2, 405506 <__ascii_mbtowc+0x1e>
  4054ee:	b16b      	cbz	r3, 40550c <__ascii_mbtowc+0x24>
  4054f0:	7813      	ldrb	r3, [r2, #0]
  4054f2:	600b      	str	r3, [r1, #0]
  4054f4:	7812      	ldrb	r2, [r2, #0]
  4054f6:	1c10      	adds	r0, r2, #0
  4054f8:	bf18      	it	ne
  4054fa:	2001      	movne	r0, #1
  4054fc:	b002      	add	sp, #8
  4054fe:	4770      	bx	lr
  405500:	a901      	add	r1, sp, #4
  405502:	2a00      	cmp	r2, #0
  405504:	d1f3      	bne.n	4054ee <__ascii_mbtowc+0x6>
  405506:	4610      	mov	r0, r2
  405508:	b002      	add	sp, #8
  40550a:	4770      	bx	lr
  40550c:	f06f 0001 	mvn.w	r0, #1
  405510:	e7f4      	b.n	4054fc <__ascii_mbtowc+0x14>
  405512:	bf00      	nop

00405514 <memmove>:
  405514:	4288      	cmp	r0, r1
  405516:	b5f0      	push	{r4, r5, r6, r7, lr}
  405518:	d90d      	bls.n	405536 <memmove+0x22>
  40551a:	188b      	adds	r3, r1, r2
  40551c:	4298      	cmp	r0, r3
  40551e:	d20a      	bcs.n	405536 <memmove+0x22>
  405520:	1884      	adds	r4, r0, r2
  405522:	2a00      	cmp	r2, #0
  405524:	d051      	beq.n	4055ca <memmove+0xb6>
  405526:	4622      	mov	r2, r4
  405528:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40552c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405530:	4299      	cmp	r1, r3
  405532:	d1f9      	bne.n	405528 <memmove+0x14>
  405534:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405536:	2a0f      	cmp	r2, #15
  405538:	d948      	bls.n	4055cc <memmove+0xb8>
  40553a:	ea41 0300 	orr.w	r3, r1, r0
  40553e:	079b      	lsls	r3, r3, #30
  405540:	d146      	bne.n	4055d0 <memmove+0xbc>
  405542:	f100 0410 	add.w	r4, r0, #16
  405546:	f101 0310 	add.w	r3, r1, #16
  40554a:	4615      	mov	r5, r2
  40554c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405550:	f844 6c10 	str.w	r6, [r4, #-16]
  405554:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405558:	f844 6c0c 	str.w	r6, [r4, #-12]
  40555c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405560:	f844 6c08 	str.w	r6, [r4, #-8]
  405564:	3d10      	subs	r5, #16
  405566:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40556a:	f844 6c04 	str.w	r6, [r4, #-4]
  40556e:	2d0f      	cmp	r5, #15
  405570:	f103 0310 	add.w	r3, r3, #16
  405574:	f104 0410 	add.w	r4, r4, #16
  405578:	d8e8      	bhi.n	40554c <memmove+0x38>
  40557a:	f1a2 0310 	sub.w	r3, r2, #16
  40557e:	f023 030f 	bic.w	r3, r3, #15
  405582:	f002 0e0f 	and.w	lr, r2, #15
  405586:	3310      	adds	r3, #16
  405588:	f1be 0f03 	cmp.w	lr, #3
  40558c:	4419      	add	r1, r3
  40558e:	4403      	add	r3, r0
  405590:	d921      	bls.n	4055d6 <memmove+0xc2>
  405592:	1f1e      	subs	r6, r3, #4
  405594:	460d      	mov	r5, r1
  405596:	4674      	mov	r4, lr
  405598:	3c04      	subs	r4, #4
  40559a:	f855 7b04 	ldr.w	r7, [r5], #4
  40559e:	f846 7f04 	str.w	r7, [r6, #4]!
  4055a2:	2c03      	cmp	r4, #3
  4055a4:	d8f8      	bhi.n	405598 <memmove+0x84>
  4055a6:	f1ae 0404 	sub.w	r4, lr, #4
  4055aa:	f024 0403 	bic.w	r4, r4, #3
  4055ae:	3404      	adds	r4, #4
  4055b0:	4421      	add	r1, r4
  4055b2:	4423      	add	r3, r4
  4055b4:	f002 0203 	and.w	r2, r2, #3
  4055b8:	b162      	cbz	r2, 4055d4 <memmove+0xc0>
  4055ba:	3b01      	subs	r3, #1
  4055bc:	440a      	add	r2, r1
  4055be:	f811 4b01 	ldrb.w	r4, [r1], #1
  4055c2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4055c6:	428a      	cmp	r2, r1
  4055c8:	d1f9      	bne.n	4055be <memmove+0xaa>
  4055ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4055cc:	4603      	mov	r3, r0
  4055ce:	e7f3      	b.n	4055b8 <memmove+0xa4>
  4055d0:	4603      	mov	r3, r0
  4055d2:	e7f2      	b.n	4055ba <memmove+0xa6>
  4055d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4055d6:	4672      	mov	r2, lr
  4055d8:	e7ee      	b.n	4055b8 <memmove+0xa4>
  4055da:	bf00      	nop

004055dc <_realloc_r>:
  4055dc:	2900      	cmp	r1, #0
  4055de:	f000 8095 	beq.w	40570c <_realloc_r+0x130>
  4055e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055e6:	460d      	mov	r5, r1
  4055e8:	4616      	mov	r6, r2
  4055ea:	b083      	sub	sp, #12
  4055ec:	4680      	mov	r8, r0
  4055ee:	f106 070b 	add.w	r7, r6, #11
  4055f2:	f7ff f9a7 	bl	404944 <__malloc_lock>
  4055f6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4055fa:	2f16      	cmp	r7, #22
  4055fc:	f02e 0403 	bic.w	r4, lr, #3
  405600:	f1a5 0908 	sub.w	r9, r5, #8
  405604:	d83c      	bhi.n	405680 <_realloc_r+0xa4>
  405606:	2210      	movs	r2, #16
  405608:	4617      	mov	r7, r2
  40560a:	42be      	cmp	r6, r7
  40560c:	d83d      	bhi.n	40568a <_realloc_r+0xae>
  40560e:	4294      	cmp	r4, r2
  405610:	da43      	bge.n	40569a <_realloc_r+0xbe>
  405612:	4bc4      	ldr	r3, [pc, #784]	; (405924 <_realloc_r+0x348>)
  405614:	6899      	ldr	r1, [r3, #8]
  405616:	eb09 0004 	add.w	r0, r9, r4
  40561a:	4288      	cmp	r0, r1
  40561c:	f000 80b4 	beq.w	405788 <_realloc_r+0x1ac>
  405620:	6843      	ldr	r3, [r0, #4]
  405622:	f023 0101 	bic.w	r1, r3, #1
  405626:	4401      	add	r1, r0
  405628:	6849      	ldr	r1, [r1, #4]
  40562a:	07c9      	lsls	r1, r1, #31
  40562c:	d54c      	bpl.n	4056c8 <_realloc_r+0xec>
  40562e:	f01e 0f01 	tst.w	lr, #1
  405632:	f000 809b 	beq.w	40576c <_realloc_r+0x190>
  405636:	4631      	mov	r1, r6
  405638:	4640      	mov	r0, r8
  40563a:	f7fe fde7 	bl	40420c <_malloc_r>
  40563e:	4606      	mov	r6, r0
  405640:	2800      	cmp	r0, #0
  405642:	d03a      	beq.n	4056ba <_realloc_r+0xde>
  405644:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405648:	f023 0301 	bic.w	r3, r3, #1
  40564c:	444b      	add	r3, r9
  40564e:	f1a0 0208 	sub.w	r2, r0, #8
  405652:	429a      	cmp	r2, r3
  405654:	f000 8121 	beq.w	40589a <_realloc_r+0x2be>
  405658:	1f22      	subs	r2, r4, #4
  40565a:	2a24      	cmp	r2, #36	; 0x24
  40565c:	f200 8107 	bhi.w	40586e <_realloc_r+0x292>
  405660:	2a13      	cmp	r2, #19
  405662:	f200 80db 	bhi.w	40581c <_realloc_r+0x240>
  405666:	4603      	mov	r3, r0
  405668:	462a      	mov	r2, r5
  40566a:	6811      	ldr	r1, [r2, #0]
  40566c:	6019      	str	r1, [r3, #0]
  40566e:	6851      	ldr	r1, [r2, #4]
  405670:	6059      	str	r1, [r3, #4]
  405672:	6892      	ldr	r2, [r2, #8]
  405674:	609a      	str	r2, [r3, #8]
  405676:	4629      	mov	r1, r5
  405678:	4640      	mov	r0, r8
  40567a:	f7ff fe4f 	bl	40531c <_free_r>
  40567e:	e01c      	b.n	4056ba <_realloc_r+0xde>
  405680:	f027 0707 	bic.w	r7, r7, #7
  405684:	2f00      	cmp	r7, #0
  405686:	463a      	mov	r2, r7
  405688:	dabf      	bge.n	40560a <_realloc_r+0x2e>
  40568a:	2600      	movs	r6, #0
  40568c:	230c      	movs	r3, #12
  40568e:	4630      	mov	r0, r6
  405690:	f8c8 3000 	str.w	r3, [r8]
  405694:	b003      	add	sp, #12
  405696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40569a:	462e      	mov	r6, r5
  40569c:	1be3      	subs	r3, r4, r7
  40569e:	2b0f      	cmp	r3, #15
  4056a0:	d81e      	bhi.n	4056e0 <_realloc_r+0x104>
  4056a2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4056a6:	f003 0301 	and.w	r3, r3, #1
  4056aa:	4323      	orrs	r3, r4
  4056ac:	444c      	add	r4, r9
  4056ae:	f8c9 3004 	str.w	r3, [r9, #4]
  4056b2:	6863      	ldr	r3, [r4, #4]
  4056b4:	f043 0301 	orr.w	r3, r3, #1
  4056b8:	6063      	str	r3, [r4, #4]
  4056ba:	4640      	mov	r0, r8
  4056bc:	f7ff f948 	bl	404950 <__malloc_unlock>
  4056c0:	4630      	mov	r0, r6
  4056c2:	b003      	add	sp, #12
  4056c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056c8:	f023 0303 	bic.w	r3, r3, #3
  4056cc:	18e1      	adds	r1, r4, r3
  4056ce:	4291      	cmp	r1, r2
  4056d0:	db1f      	blt.n	405712 <_realloc_r+0x136>
  4056d2:	68c3      	ldr	r3, [r0, #12]
  4056d4:	6882      	ldr	r2, [r0, #8]
  4056d6:	462e      	mov	r6, r5
  4056d8:	60d3      	str	r3, [r2, #12]
  4056da:	460c      	mov	r4, r1
  4056dc:	609a      	str	r2, [r3, #8]
  4056de:	e7dd      	b.n	40569c <_realloc_r+0xc0>
  4056e0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4056e4:	eb09 0107 	add.w	r1, r9, r7
  4056e8:	f002 0201 	and.w	r2, r2, #1
  4056ec:	444c      	add	r4, r9
  4056ee:	f043 0301 	orr.w	r3, r3, #1
  4056f2:	4317      	orrs	r7, r2
  4056f4:	f8c9 7004 	str.w	r7, [r9, #4]
  4056f8:	604b      	str	r3, [r1, #4]
  4056fa:	6863      	ldr	r3, [r4, #4]
  4056fc:	f043 0301 	orr.w	r3, r3, #1
  405700:	3108      	adds	r1, #8
  405702:	6063      	str	r3, [r4, #4]
  405704:	4640      	mov	r0, r8
  405706:	f7ff fe09 	bl	40531c <_free_r>
  40570a:	e7d6      	b.n	4056ba <_realloc_r+0xde>
  40570c:	4611      	mov	r1, r2
  40570e:	f7fe bd7d 	b.w	40420c <_malloc_r>
  405712:	f01e 0f01 	tst.w	lr, #1
  405716:	d18e      	bne.n	405636 <_realloc_r+0x5a>
  405718:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40571c:	eba9 0a01 	sub.w	sl, r9, r1
  405720:	f8da 1004 	ldr.w	r1, [sl, #4]
  405724:	f021 0103 	bic.w	r1, r1, #3
  405728:	440b      	add	r3, r1
  40572a:	4423      	add	r3, r4
  40572c:	4293      	cmp	r3, r2
  40572e:	db25      	blt.n	40577c <_realloc_r+0x1a0>
  405730:	68c2      	ldr	r2, [r0, #12]
  405732:	6881      	ldr	r1, [r0, #8]
  405734:	4656      	mov	r6, sl
  405736:	60ca      	str	r2, [r1, #12]
  405738:	6091      	str	r1, [r2, #8]
  40573a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40573e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405742:	1f22      	subs	r2, r4, #4
  405744:	2a24      	cmp	r2, #36	; 0x24
  405746:	60c1      	str	r1, [r0, #12]
  405748:	6088      	str	r0, [r1, #8]
  40574a:	f200 8094 	bhi.w	405876 <_realloc_r+0x29a>
  40574e:	2a13      	cmp	r2, #19
  405750:	d96f      	bls.n	405832 <_realloc_r+0x256>
  405752:	6829      	ldr	r1, [r5, #0]
  405754:	f8ca 1008 	str.w	r1, [sl, #8]
  405758:	6869      	ldr	r1, [r5, #4]
  40575a:	f8ca 100c 	str.w	r1, [sl, #12]
  40575e:	2a1b      	cmp	r2, #27
  405760:	f200 80a2 	bhi.w	4058a8 <_realloc_r+0x2cc>
  405764:	3508      	adds	r5, #8
  405766:	f10a 0210 	add.w	r2, sl, #16
  40576a:	e063      	b.n	405834 <_realloc_r+0x258>
  40576c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405770:	eba9 0a03 	sub.w	sl, r9, r3
  405774:	f8da 1004 	ldr.w	r1, [sl, #4]
  405778:	f021 0103 	bic.w	r1, r1, #3
  40577c:	1863      	adds	r3, r4, r1
  40577e:	4293      	cmp	r3, r2
  405780:	f6ff af59 	blt.w	405636 <_realloc_r+0x5a>
  405784:	4656      	mov	r6, sl
  405786:	e7d8      	b.n	40573a <_realloc_r+0x15e>
  405788:	6841      	ldr	r1, [r0, #4]
  40578a:	f021 0b03 	bic.w	fp, r1, #3
  40578e:	44a3      	add	fp, r4
  405790:	f107 0010 	add.w	r0, r7, #16
  405794:	4583      	cmp	fp, r0
  405796:	da56      	bge.n	405846 <_realloc_r+0x26a>
  405798:	f01e 0f01 	tst.w	lr, #1
  40579c:	f47f af4b 	bne.w	405636 <_realloc_r+0x5a>
  4057a0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4057a4:	eba9 0a01 	sub.w	sl, r9, r1
  4057a8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4057ac:	f021 0103 	bic.w	r1, r1, #3
  4057b0:	448b      	add	fp, r1
  4057b2:	4558      	cmp	r0, fp
  4057b4:	dce2      	bgt.n	40577c <_realloc_r+0x1a0>
  4057b6:	4656      	mov	r6, sl
  4057b8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4057bc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4057c0:	1f22      	subs	r2, r4, #4
  4057c2:	2a24      	cmp	r2, #36	; 0x24
  4057c4:	60c1      	str	r1, [r0, #12]
  4057c6:	6088      	str	r0, [r1, #8]
  4057c8:	f200 808f 	bhi.w	4058ea <_realloc_r+0x30e>
  4057cc:	2a13      	cmp	r2, #19
  4057ce:	f240 808a 	bls.w	4058e6 <_realloc_r+0x30a>
  4057d2:	6829      	ldr	r1, [r5, #0]
  4057d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4057d8:	6869      	ldr	r1, [r5, #4]
  4057da:	f8ca 100c 	str.w	r1, [sl, #12]
  4057de:	2a1b      	cmp	r2, #27
  4057e0:	f200 808a 	bhi.w	4058f8 <_realloc_r+0x31c>
  4057e4:	3508      	adds	r5, #8
  4057e6:	f10a 0210 	add.w	r2, sl, #16
  4057ea:	6829      	ldr	r1, [r5, #0]
  4057ec:	6011      	str	r1, [r2, #0]
  4057ee:	6869      	ldr	r1, [r5, #4]
  4057f0:	6051      	str	r1, [r2, #4]
  4057f2:	68a9      	ldr	r1, [r5, #8]
  4057f4:	6091      	str	r1, [r2, #8]
  4057f6:	eb0a 0107 	add.w	r1, sl, r7
  4057fa:	ebab 0207 	sub.w	r2, fp, r7
  4057fe:	f042 0201 	orr.w	r2, r2, #1
  405802:	6099      	str	r1, [r3, #8]
  405804:	604a      	str	r2, [r1, #4]
  405806:	f8da 3004 	ldr.w	r3, [sl, #4]
  40580a:	f003 0301 	and.w	r3, r3, #1
  40580e:	431f      	orrs	r7, r3
  405810:	4640      	mov	r0, r8
  405812:	f8ca 7004 	str.w	r7, [sl, #4]
  405816:	f7ff f89b 	bl	404950 <__malloc_unlock>
  40581a:	e751      	b.n	4056c0 <_realloc_r+0xe4>
  40581c:	682b      	ldr	r3, [r5, #0]
  40581e:	6003      	str	r3, [r0, #0]
  405820:	686b      	ldr	r3, [r5, #4]
  405822:	6043      	str	r3, [r0, #4]
  405824:	2a1b      	cmp	r2, #27
  405826:	d82d      	bhi.n	405884 <_realloc_r+0x2a8>
  405828:	f100 0308 	add.w	r3, r0, #8
  40582c:	f105 0208 	add.w	r2, r5, #8
  405830:	e71b      	b.n	40566a <_realloc_r+0x8e>
  405832:	4632      	mov	r2, r6
  405834:	6829      	ldr	r1, [r5, #0]
  405836:	6011      	str	r1, [r2, #0]
  405838:	6869      	ldr	r1, [r5, #4]
  40583a:	6051      	str	r1, [r2, #4]
  40583c:	68a9      	ldr	r1, [r5, #8]
  40583e:	6091      	str	r1, [r2, #8]
  405840:	461c      	mov	r4, r3
  405842:	46d1      	mov	r9, sl
  405844:	e72a      	b.n	40569c <_realloc_r+0xc0>
  405846:	eb09 0107 	add.w	r1, r9, r7
  40584a:	ebab 0b07 	sub.w	fp, fp, r7
  40584e:	f04b 0201 	orr.w	r2, fp, #1
  405852:	6099      	str	r1, [r3, #8]
  405854:	604a      	str	r2, [r1, #4]
  405856:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40585a:	f003 0301 	and.w	r3, r3, #1
  40585e:	431f      	orrs	r7, r3
  405860:	4640      	mov	r0, r8
  405862:	f845 7c04 	str.w	r7, [r5, #-4]
  405866:	f7ff f873 	bl	404950 <__malloc_unlock>
  40586a:	462e      	mov	r6, r5
  40586c:	e728      	b.n	4056c0 <_realloc_r+0xe4>
  40586e:	4629      	mov	r1, r5
  405870:	f7ff fe50 	bl	405514 <memmove>
  405874:	e6ff      	b.n	405676 <_realloc_r+0x9a>
  405876:	4629      	mov	r1, r5
  405878:	4630      	mov	r0, r6
  40587a:	461c      	mov	r4, r3
  40587c:	46d1      	mov	r9, sl
  40587e:	f7ff fe49 	bl	405514 <memmove>
  405882:	e70b      	b.n	40569c <_realloc_r+0xc0>
  405884:	68ab      	ldr	r3, [r5, #8]
  405886:	6083      	str	r3, [r0, #8]
  405888:	68eb      	ldr	r3, [r5, #12]
  40588a:	60c3      	str	r3, [r0, #12]
  40588c:	2a24      	cmp	r2, #36	; 0x24
  40588e:	d017      	beq.n	4058c0 <_realloc_r+0x2e4>
  405890:	f100 0310 	add.w	r3, r0, #16
  405894:	f105 0210 	add.w	r2, r5, #16
  405898:	e6e7      	b.n	40566a <_realloc_r+0x8e>
  40589a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40589e:	f023 0303 	bic.w	r3, r3, #3
  4058a2:	441c      	add	r4, r3
  4058a4:	462e      	mov	r6, r5
  4058a6:	e6f9      	b.n	40569c <_realloc_r+0xc0>
  4058a8:	68a9      	ldr	r1, [r5, #8]
  4058aa:	f8ca 1010 	str.w	r1, [sl, #16]
  4058ae:	68e9      	ldr	r1, [r5, #12]
  4058b0:	f8ca 1014 	str.w	r1, [sl, #20]
  4058b4:	2a24      	cmp	r2, #36	; 0x24
  4058b6:	d00c      	beq.n	4058d2 <_realloc_r+0x2f6>
  4058b8:	3510      	adds	r5, #16
  4058ba:	f10a 0218 	add.w	r2, sl, #24
  4058be:	e7b9      	b.n	405834 <_realloc_r+0x258>
  4058c0:	692b      	ldr	r3, [r5, #16]
  4058c2:	6103      	str	r3, [r0, #16]
  4058c4:	696b      	ldr	r3, [r5, #20]
  4058c6:	6143      	str	r3, [r0, #20]
  4058c8:	f105 0218 	add.w	r2, r5, #24
  4058cc:	f100 0318 	add.w	r3, r0, #24
  4058d0:	e6cb      	b.n	40566a <_realloc_r+0x8e>
  4058d2:	692a      	ldr	r2, [r5, #16]
  4058d4:	f8ca 2018 	str.w	r2, [sl, #24]
  4058d8:	696a      	ldr	r2, [r5, #20]
  4058da:	f8ca 201c 	str.w	r2, [sl, #28]
  4058de:	3518      	adds	r5, #24
  4058e0:	f10a 0220 	add.w	r2, sl, #32
  4058e4:	e7a6      	b.n	405834 <_realloc_r+0x258>
  4058e6:	4632      	mov	r2, r6
  4058e8:	e77f      	b.n	4057ea <_realloc_r+0x20e>
  4058ea:	4629      	mov	r1, r5
  4058ec:	4630      	mov	r0, r6
  4058ee:	9301      	str	r3, [sp, #4]
  4058f0:	f7ff fe10 	bl	405514 <memmove>
  4058f4:	9b01      	ldr	r3, [sp, #4]
  4058f6:	e77e      	b.n	4057f6 <_realloc_r+0x21a>
  4058f8:	68a9      	ldr	r1, [r5, #8]
  4058fa:	f8ca 1010 	str.w	r1, [sl, #16]
  4058fe:	68e9      	ldr	r1, [r5, #12]
  405900:	f8ca 1014 	str.w	r1, [sl, #20]
  405904:	2a24      	cmp	r2, #36	; 0x24
  405906:	d003      	beq.n	405910 <_realloc_r+0x334>
  405908:	3510      	adds	r5, #16
  40590a:	f10a 0218 	add.w	r2, sl, #24
  40590e:	e76c      	b.n	4057ea <_realloc_r+0x20e>
  405910:	692a      	ldr	r2, [r5, #16]
  405912:	f8ca 2018 	str.w	r2, [sl, #24]
  405916:	696a      	ldr	r2, [r5, #20]
  405918:	f8ca 201c 	str.w	r2, [sl, #28]
  40591c:	3518      	adds	r5, #24
  40591e:	f10a 0220 	add.w	r2, sl, #32
  405922:	e762      	b.n	4057ea <_realloc_r+0x20e>
  405924:	20400454 	.word	0x20400454

00405928 <__ascii_wctomb>:
  405928:	b121      	cbz	r1, 405934 <__ascii_wctomb+0xc>
  40592a:	2aff      	cmp	r2, #255	; 0xff
  40592c:	d804      	bhi.n	405938 <__ascii_wctomb+0x10>
  40592e:	700a      	strb	r2, [r1, #0]
  405930:	2001      	movs	r0, #1
  405932:	4770      	bx	lr
  405934:	4608      	mov	r0, r1
  405936:	4770      	bx	lr
  405938:	238a      	movs	r3, #138	; 0x8a
  40593a:	6003      	str	r3, [r0, #0]
  40593c:	f04f 30ff 	mov.w	r0, #4294967295
  405940:	4770      	bx	lr
  405942:	bf00      	nop

00405944 <__gedf2>:
  405944:	f04f 3cff 	mov.w	ip, #4294967295
  405948:	e006      	b.n	405958 <__cmpdf2+0x4>
  40594a:	bf00      	nop

0040594c <__ledf2>:
  40594c:	f04f 0c01 	mov.w	ip, #1
  405950:	e002      	b.n	405958 <__cmpdf2+0x4>
  405952:	bf00      	nop

00405954 <__cmpdf2>:
  405954:	f04f 0c01 	mov.w	ip, #1
  405958:	f84d cd04 	str.w	ip, [sp, #-4]!
  40595c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405960:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405964:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405968:	bf18      	it	ne
  40596a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40596e:	d01b      	beq.n	4059a8 <__cmpdf2+0x54>
  405970:	b001      	add	sp, #4
  405972:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405976:	bf0c      	ite	eq
  405978:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40597c:	ea91 0f03 	teqne	r1, r3
  405980:	bf02      	ittt	eq
  405982:	ea90 0f02 	teqeq	r0, r2
  405986:	2000      	moveq	r0, #0
  405988:	4770      	bxeq	lr
  40598a:	f110 0f00 	cmn.w	r0, #0
  40598e:	ea91 0f03 	teq	r1, r3
  405992:	bf58      	it	pl
  405994:	4299      	cmppl	r1, r3
  405996:	bf08      	it	eq
  405998:	4290      	cmpeq	r0, r2
  40599a:	bf2c      	ite	cs
  40599c:	17d8      	asrcs	r0, r3, #31
  40599e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4059a2:	f040 0001 	orr.w	r0, r0, #1
  4059a6:	4770      	bx	lr
  4059a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4059ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4059b0:	d102      	bne.n	4059b8 <__cmpdf2+0x64>
  4059b2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4059b6:	d107      	bne.n	4059c8 <__cmpdf2+0x74>
  4059b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4059bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4059c0:	d1d6      	bne.n	405970 <__cmpdf2+0x1c>
  4059c2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4059c6:	d0d3      	beq.n	405970 <__cmpdf2+0x1c>
  4059c8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4059cc:	4770      	bx	lr
  4059ce:	bf00      	nop

004059d0 <__aeabi_cdrcmple>:
  4059d0:	4684      	mov	ip, r0
  4059d2:	4610      	mov	r0, r2
  4059d4:	4662      	mov	r2, ip
  4059d6:	468c      	mov	ip, r1
  4059d8:	4619      	mov	r1, r3
  4059da:	4663      	mov	r3, ip
  4059dc:	e000      	b.n	4059e0 <__aeabi_cdcmpeq>
  4059de:	bf00      	nop

004059e0 <__aeabi_cdcmpeq>:
  4059e0:	b501      	push	{r0, lr}
  4059e2:	f7ff ffb7 	bl	405954 <__cmpdf2>
  4059e6:	2800      	cmp	r0, #0
  4059e8:	bf48      	it	mi
  4059ea:	f110 0f00 	cmnmi.w	r0, #0
  4059ee:	bd01      	pop	{r0, pc}

004059f0 <__aeabi_dcmpeq>:
  4059f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059f4:	f7ff fff4 	bl	4059e0 <__aeabi_cdcmpeq>
  4059f8:	bf0c      	ite	eq
  4059fa:	2001      	moveq	r0, #1
  4059fc:	2000      	movne	r0, #0
  4059fe:	f85d fb08 	ldr.w	pc, [sp], #8
  405a02:	bf00      	nop

00405a04 <__aeabi_dcmplt>:
  405a04:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a08:	f7ff ffea 	bl	4059e0 <__aeabi_cdcmpeq>
  405a0c:	bf34      	ite	cc
  405a0e:	2001      	movcc	r0, #1
  405a10:	2000      	movcs	r0, #0
  405a12:	f85d fb08 	ldr.w	pc, [sp], #8
  405a16:	bf00      	nop

00405a18 <__aeabi_dcmple>:
  405a18:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a1c:	f7ff ffe0 	bl	4059e0 <__aeabi_cdcmpeq>
  405a20:	bf94      	ite	ls
  405a22:	2001      	movls	r0, #1
  405a24:	2000      	movhi	r0, #0
  405a26:	f85d fb08 	ldr.w	pc, [sp], #8
  405a2a:	bf00      	nop

00405a2c <__aeabi_dcmpge>:
  405a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a30:	f7ff ffce 	bl	4059d0 <__aeabi_cdrcmple>
  405a34:	bf94      	ite	ls
  405a36:	2001      	movls	r0, #1
  405a38:	2000      	movhi	r0, #0
  405a3a:	f85d fb08 	ldr.w	pc, [sp], #8
  405a3e:	bf00      	nop

00405a40 <__aeabi_dcmpgt>:
  405a40:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a44:	f7ff ffc4 	bl	4059d0 <__aeabi_cdrcmple>
  405a48:	bf34      	ite	cc
  405a4a:	2001      	movcc	r0, #1
  405a4c:	2000      	movcs	r0, #0
  405a4e:	f85d fb08 	ldr.w	pc, [sp], #8
  405a52:	bf00      	nop

00405a54 <__aeabi_dcmpun>:
  405a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405a5c:	d102      	bne.n	405a64 <__aeabi_dcmpun+0x10>
  405a5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405a62:	d10a      	bne.n	405a7a <__aeabi_dcmpun+0x26>
  405a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405a6c:	d102      	bne.n	405a74 <__aeabi_dcmpun+0x20>
  405a6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405a72:	d102      	bne.n	405a7a <__aeabi_dcmpun+0x26>
  405a74:	f04f 0000 	mov.w	r0, #0
  405a78:	4770      	bx	lr
  405a7a:	f04f 0001 	mov.w	r0, #1
  405a7e:	4770      	bx	lr

00405a80 <__aeabi_d2iz>:
  405a80:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405a84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405a88:	d215      	bcs.n	405ab6 <__aeabi_d2iz+0x36>
  405a8a:	d511      	bpl.n	405ab0 <__aeabi_d2iz+0x30>
  405a8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405a90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405a94:	d912      	bls.n	405abc <__aeabi_d2iz+0x3c>
  405a96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405a9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405a9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405aa2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405aa6:	fa23 f002 	lsr.w	r0, r3, r2
  405aaa:	bf18      	it	ne
  405aac:	4240      	negne	r0, r0
  405aae:	4770      	bx	lr
  405ab0:	f04f 0000 	mov.w	r0, #0
  405ab4:	4770      	bx	lr
  405ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405aba:	d105      	bne.n	405ac8 <__aeabi_d2iz+0x48>
  405abc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405ac0:	bf08      	it	eq
  405ac2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405ac6:	4770      	bx	lr
  405ac8:	f04f 0000 	mov.w	r0, #0
  405acc:	4770      	bx	lr
  405ace:	bf00      	nop

00405ad0 <__aeabi_uldivmod>:
  405ad0:	b953      	cbnz	r3, 405ae8 <__aeabi_uldivmod+0x18>
  405ad2:	b94a      	cbnz	r2, 405ae8 <__aeabi_uldivmod+0x18>
  405ad4:	2900      	cmp	r1, #0
  405ad6:	bf08      	it	eq
  405ad8:	2800      	cmpeq	r0, #0
  405ada:	bf1c      	itt	ne
  405adc:	f04f 31ff 	movne.w	r1, #4294967295
  405ae0:	f04f 30ff 	movne.w	r0, #4294967295
  405ae4:	f000 b97a 	b.w	405ddc <__aeabi_idiv0>
  405ae8:	f1ad 0c08 	sub.w	ip, sp, #8
  405aec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405af0:	f000 f806 	bl	405b00 <__udivmoddi4>
  405af4:	f8dd e004 	ldr.w	lr, [sp, #4]
  405af8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405afc:	b004      	add	sp, #16
  405afe:	4770      	bx	lr

00405b00 <__udivmoddi4>:
  405b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405b04:	468c      	mov	ip, r1
  405b06:	460d      	mov	r5, r1
  405b08:	4604      	mov	r4, r0
  405b0a:	9e08      	ldr	r6, [sp, #32]
  405b0c:	2b00      	cmp	r3, #0
  405b0e:	d151      	bne.n	405bb4 <__udivmoddi4+0xb4>
  405b10:	428a      	cmp	r2, r1
  405b12:	4617      	mov	r7, r2
  405b14:	d96d      	bls.n	405bf2 <__udivmoddi4+0xf2>
  405b16:	fab2 fe82 	clz	lr, r2
  405b1a:	f1be 0f00 	cmp.w	lr, #0
  405b1e:	d00b      	beq.n	405b38 <__udivmoddi4+0x38>
  405b20:	f1ce 0c20 	rsb	ip, lr, #32
  405b24:	fa01 f50e 	lsl.w	r5, r1, lr
  405b28:	fa20 fc0c 	lsr.w	ip, r0, ip
  405b2c:	fa02 f70e 	lsl.w	r7, r2, lr
  405b30:	ea4c 0c05 	orr.w	ip, ip, r5
  405b34:	fa00 f40e 	lsl.w	r4, r0, lr
  405b38:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405b3c:	0c25      	lsrs	r5, r4, #16
  405b3e:	fbbc f8fa 	udiv	r8, ip, sl
  405b42:	fa1f f987 	uxth.w	r9, r7
  405b46:	fb0a cc18 	mls	ip, sl, r8, ip
  405b4a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405b4e:	fb08 f309 	mul.w	r3, r8, r9
  405b52:	42ab      	cmp	r3, r5
  405b54:	d90a      	bls.n	405b6c <__udivmoddi4+0x6c>
  405b56:	19ed      	adds	r5, r5, r7
  405b58:	f108 32ff 	add.w	r2, r8, #4294967295
  405b5c:	f080 8123 	bcs.w	405da6 <__udivmoddi4+0x2a6>
  405b60:	42ab      	cmp	r3, r5
  405b62:	f240 8120 	bls.w	405da6 <__udivmoddi4+0x2a6>
  405b66:	f1a8 0802 	sub.w	r8, r8, #2
  405b6a:	443d      	add	r5, r7
  405b6c:	1aed      	subs	r5, r5, r3
  405b6e:	b2a4      	uxth	r4, r4
  405b70:	fbb5 f0fa 	udiv	r0, r5, sl
  405b74:	fb0a 5510 	mls	r5, sl, r0, r5
  405b78:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405b7c:	fb00 f909 	mul.w	r9, r0, r9
  405b80:	45a1      	cmp	r9, r4
  405b82:	d909      	bls.n	405b98 <__udivmoddi4+0x98>
  405b84:	19e4      	adds	r4, r4, r7
  405b86:	f100 33ff 	add.w	r3, r0, #4294967295
  405b8a:	f080 810a 	bcs.w	405da2 <__udivmoddi4+0x2a2>
  405b8e:	45a1      	cmp	r9, r4
  405b90:	f240 8107 	bls.w	405da2 <__udivmoddi4+0x2a2>
  405b94:	3802      	subs	r0, #2
  405b96:	443c      	add	r4, r7
  405b98:	eba4 0409 	sub.w	r4, r4, r9
  405b9c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405ba0:	2100      	movs	r1, #0
  405ba2:	2e00      	cmp	r6, #0
  405ba4:	d061      	beq.n	405c6a <__udivmoddi4+0x16a>
  405ba6:	fa24 f40e 	lsr.w	r4, r4, lr
  405baa:	2300      	movs	r3, #0
  405bac:	6034      	str	r4, [r6, #0]
  405bae:	6073      	str	r3, [r6, #4]
  405bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405bb4:	428b      	cmp	r3, r1
  405bb6:	d907      	bls.n	405bc8 <__udivmoddi4+0xc8>
  405bb8:	2e00      	cmp	r6, #0
  405bba:	d054      	beq.n	405c66 <__udivmoddi4+0x166>
  405bbc:	2100      	movs	r1, #0
  405bbe:	e886 0021 	stmia.w	r6, {r0, r5}
  405bc2:	4608      	mov	r0, r1
  405bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405bc8:	fab3 f183 	clz	r1, r3
  405bcc:	2900      	cmp	r1, #0
  405bce:	f040 808e 	bne.w	405cee <__udivmoddi4+0x1ee>
  405bd2:	42ab      	cmp	r3, r5
  405bd4:	d302      	bcc.n	405bdc <__udivmoddi4+0xdc>
  405bd6:	4282      	cmp	r2, r0
  405bd8:	f200 80fa 	bhi.w	405dd0 <__udivmoddi4+0x2d0>
  405bdc:	1a84      	subs	r4, r0, r2
  405bde:	eb65 0503 	sbc.w	r5, r5, r3
  405be2:	2001      	movs	r0, #1
  405be4:	46ac      	mov	ip, r5
  405be6:	2e00      	cmp	r6, #0
  405be8:	d03f      	beq.n	405c6a <__udivmoddi4+0x16a>
  405bea:	e886 1010 	stmia.w	r6, {r4, ip}
  405bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405bf2:	b912      	cbnz	r2, 405bfa <__udivmoddi4+0xfa>
  405bf4:	2701      	movs	r7, #1
  405bf6:	fbb7 f7f2 	udiv	r7, r7, r2
  405bfa:	fab7 fe87 	clz	lr, r7
  405bfe:	f1be 0f00 	cmp.w	lr, #0
  405c02:	d134      	bne.n	405c6e <__udivmoddi4+0x16e>
  405c04:	1beb      	subs	r3, r5, r7
  405c06:	0c3a      	lsrs	r2, r7, #16
  405c08:	fa1f fc87 	uxth.w	ip, r7
  405c0c:	2101      	movs	r1, #1
  405c0e:	fbb3 f8f2 	udiv	r8, r3, r2
  405c12:	0c25      	lsrs	r5, r4, #16
  405c14:	fb02 3318 	mls	r3, r2, r8, r3
  405c18:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405c1c:	fb0c f308 	mul.w	r3, ip, r8
  405c20:	42ab      	cmp	r3, r5
  405c22:	d907      	bls.n	405c34 <__udivmoddi4+0x134>
  405c24:	19ed      	adds	r5, r5, r7
  405c26:	f108 30ff 	add.w	r0, r8, #4294967295
  405c2a:	d202      	bcs.n	405c32 <__udivmoddi4+0x132>
  405c2c:	42ab      	cmp	r3, r5
  405c2e:	f200 80d1 	bhi.w	405dd4 <__udivmoddi4+0x2d4>
  405c32:	4680      	mov	r8, r0
  405c34:	1aed      	subs	r5, r5, r3
  405c36:	b2a3      	uxth	r3, r4
  405c38:	fbb5 f0f2 	udiv	r0, r5, r2
  405c3c:	fb02 5510 	mls	r5, r2, r0, r5
  405c40:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405c44:	fb0c fc00 	mul.w	ip, ip, r0
  405c48:	45a4      	cmp	ip, r4
  405c4a:	d907      	bls.n	405c5c <__udivmoddi4+0x15c>
  405c4c:	19e4      	adds	r4, r4, r7
  405c4e:	f100 33ff 	add.w	r3, r0, #4294967295
  405c52:	d202      	bcs.n	405c5a <__udivmoddi4+0x15a>
  405c54:	45a4      	cmp	ip, r4
  405c56:	f200 80b8 	bhi.w	405dca <__udivmoddi4+0x2ca>
  405c5a:	4618      	mov	r0, r3
  405c5c:	eba4 040c 	sub.w	r4, r4, ip
  405c60:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405c64:	e79d      	b.n	405ba2 <__udivmoddi4+0xa2>
  405c66:	4631      	mov	r1, r6
  405c68:	4630      	mov	r0, r6
  405c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c6e:	f1ce 0420 	rsb	r4, lr, #32
  405c72:	fa05 f30e 	lsl.w	r3, r5, lr
  405c76:	fa07 f70e 	lsl.w	r7, r7, lr
  405c7a:	fa20 f804 	lsr.w	r8, r0, r4
  405c7e:	0c3a      	lsrs	r2, r7, #16
  405c80:	fa25 f404 	lsr.w	r4, r5, r4
  405c84:	ea48 0803 	orr.w	r8, r8, r3
  405c88:	fbb4 f1f2 	udiv	r1, r4, r2
  405c8c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405c90:	fb02 4411 	mls	r4, r2, r1, r4
  405c94:	fa1f fc87 	uxth.w	ip, r7
  405c98:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405c9c:	fb01 f30c 	mul.w	r3, r1, ip
  405ca0:	42ab      	cmp	r3, r5
  405ca2:	fa00 f40e 	lsl.w	r4, r0, lr
  405ca6:	d909      	bls.n	405cbc <__udivmoddi4+0x1bc>
  405ca8:	19ed      	adds	r5, r5, r7
  405caa:	f101 30ff 	add.w	r0, r1, #4294967295
  405cae:	f080 808a 	bcs.w	405dc6 <__udivmoddi4+0x2c6>
  405cb2:	42ab      	cmp	r3, r5
  405cb4:	f240 8087 	bls.w	405dc6 <__udivmoddi4+0x2c6>
  405cb8:	3902      	subs	r1, #2
  405cba:	443d      	add	r5, r7
  405cbc:	1aeb      	subs	r3, r5, r3
  405cbe:	fa1f f588 	uxth.w	r5, r8
  405cc2:	fbb3 f0f2 	udiv	r0, r3, r2
  405cc6:	fb02 3310 	mls	r3, r2, r0, r3
  405cca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405cce:	fb00 f30c 	mul.w	r3, r0, ip
  405cd2:	42ab      	cmp	r3, r5
  405cd4:	d907      	bls.n	405ce6 <__udivmoddi4+0x1e6>
  405cd6:	19ed      	adds	r5, r5, r7
  405cd8:	f100 38ff 	add.w	r8, r0, #4294967295
  405cdc:	d26f      	bcs.n	405dbe <__udivmoddi4+0x2be>
  405cde:	42ab      	cmp	r3, r5
  405ce0:	d96d      	bls.n	405dbe <__udivmoddi4+0x2be>
  405ce2:	3802      	subs	r0, #2
  405ce4:	443d      	add	r5, r7
  405ce6:	1aeb      	subs	r3, r5, r3
  405ce8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405cec:	e78f      	b.n	405c0e <__udivmoddi4+0x10e>
  405cee:	f1c1 0720 	rsb	r7, r1, #32
  405cf2:	fa22 f807 	lsr.w	r8, r2, r7
  405cf6:	408b      	lsls	r3, r1
  405cf8:	fa05 f401 	lsl.w	r4, r5, r1
  405cfc:	ea48 0303 	orr.w	r3, r8, r3
  405d00:	fa20 fe07 	lsr.w	lr, r0, r7
  405d04:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405d08:	40fd      	lsrs	r5, r7
  405d0a:	ea4e 0e04 	orr.w	lr, lr, r4
  405d0e:	fbb5 f9fc 	udiv	r9, r5, ip
  405d12:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405d16:	fb0c 5519 	mls	r5, ip, r9, r5
  405d1a:	fa1f f883 	uxth.w	r8, r3
  405d1e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405d22:	fb09 f408 	mul.w	r4, r9, r8
  405d26:	42ac      	cmp	r4, r5
  405d28:	fa02 f201 	lsl.w	r2, r2, r1
  405d2c:	fa00 fa01 	lsl.w	sl, r0, r1
  405d30:	d908      	bls.n	405d44 <__udivmoddi4+0x244>
  405d32:	18ed      	adds	r5, r5, r3
  405d34:	f109 30ff 	add.w	r0, r9, #4294967295
  405d38:	d243      	bcs.n	405dc2 <__udivmoddi4+0x2c2>
  405d3a:	42ac      	cmp	r4, r5
  405d3c:	d941      	bls.n	405dc2 <__udivmoddi4+0x2c2>
  405d3e:	f1a9 0902 	sub.w	r9, r9, #2
  405d42:	441d      	add	r5, r3
  405d44:	1b2d      	subs	r5, r5, r4
  405d46:	fa1f fe8e 	uxth.w	lr, lr
  405d4a:	fbb5 f0fc 	udiv	r0, r5, ip
  405d4e:	fb0c 5510 	mls	r5, ip, r0, r5
  405d52:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405d56:	fb00 f808 	mul.w	r8, r0, r8
  405d5a:	45a0      	cmp	r8, r4
  405d5c:	d907      	bls.n	405d6e <__udivmoddi4+0x26e>
  405d5e:	18e4      	adds	r4, r4, r3
  405d60:	f100 35ff 	add.w	r5, r0, #4294967295
  405d64:	d229      	bcs.n	405dba <__udivmoddi4+0x2ba>
  405d66:	45a0      	cmp	r8, r4
  405d68:	d927      	bls.n	405dba <__udivmoddi4+0x2ba>
  405d6a:	3802      	subs	r0, #2
  405d6c:	441c      	add	r4, r3
  405d6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405d72:	eba4 0408 	sub.w	r4, r4, r8
  405d76:	fba0 8902 	umull	r8, r9, r0, r2
  405d7a:	454c      	cmp	r4, r9
  405d7c:	46c6      	mov	lr, r8
  405d7e:	464d      	mov	r5, r9
  405d80:	d315      	bcc.n	405dae <__udivmoddi4+0x2ae>
  405d82:	d012      	beq.n	405daa <__udivmoddi4+0x2aa>
  405d84:	b156      	cbz	r6, 405d9c <__udivmoddi4+0x29c>
  405d86:	ebba 030e 	subs.w	r3, sl, lr
  405d8a:	eb64 0405 	sbc.w	r4, r4, r5
  405d8e:	fa04 f707 	lsl.w	r7, r4, r7
  405d92:	40cb      	lsrs	r3, r1
  405d94:	431f      	orrs	r7, r3
  405d96:	40cc      	lsrs	r4, r1
  405d98:	6037      	str	r7, [r6, #0]
  405d9a:	6074      	str	r4, [r6, #4]
  405d9c:	2100      	movs	r1, #0
  405d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405da2:	4618      	mov	r0, r3
  405da4:	e6f8      	b.n	405b98 <__udivmoddi4+0x98>
  405da6:	4690      	mov	r8, r2
  405da8:	e6e0      	b.n	405b6c <__udivmoddi4+0x6c>
  405daa:	45c2      	cmp	sl, r8
  405dac:	d2ea      	bcs.n	405d84 <__udivmoddi4+0x284>
  405dae:	ebb8 0e02 	subs.w	lr, r8, r2
  405db2:	eb69 0503 	sbc.w	r5, r9, r3
  405db6:	3801      	subs	r0, #1
  405db8:	e7e4      	b.n	405d84 <__udivmoddi4+0x284>
  405dba:	4628      	mov	r0, r5
  405dbc:	e7d7      	b.n	405d6e <__udivmoddi4+0x26e>
  405dbe:	4640      	mov	r0, r8
  405dc0:	e791      	b.n	405ce6 <__udivmoddi4+0x1e6>
  405dc2:	4681      	mov	r9, r0
  405dc4:	e7be      	b.n	405d44 <__udivmoddi4+0x244>
  405dc6:	4601      	mov	r1, r0
  405dc8:	e778      	b.n	405cbc <__udivmoddi4+0x1bc>
  405dca:	3802      	subs	r0, #2
  405dcc:	443c      	add	r4, r7
  405dce:	e745      	b.n	405c5c <__udivmoddi4+0x15c>
  405dd0:	4608      	mov	r0, r1
  405dd2:	e708      	b.n	405be6 <__udivmoddi4+0xe6>
  405dd4:	f1a8 0802 	sub.w	r8, r8, #2
  405dd8:	443d      	add	r5, r7
  405dda:	e72b      	b.n	405c34 <__udivmoddi4+0x134>

00405ddc <__aeabi_idiv0>:
  405ddc:	4770      	bx	lr
  405dde:	bf00      	nop

00405de0 <sysfont_glyphs>:
	...
  405e00:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  405e10:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  405e20:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  405e38:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  405e48:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  405e58:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  405e70:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  405e80:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  405e90:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  405ea8:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  405ec4:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  405ed4:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  405ee4:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  405ef4:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  405f1c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  405f44:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  405f54:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  405f78:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  405f88:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  405f98:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  405fa8:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  405fc0:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  405fd0:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  405fe0:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  405ff8:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406008:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406018:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406030:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406040:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406050:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406068:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406078:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406088:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4060a0:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4060b0:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  4060c0:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  4060dc:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  4060ec:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  4060fc:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406118:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406130:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406148:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406158:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406168:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406180:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406190:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4061a0:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4061b8:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  4061c8:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  4061d8:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  4061f0:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406200:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406210:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406228:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406238:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406248:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406260:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406270:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406280:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406298:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  4062a8:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  4062b8:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  4062d0:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  4062e0:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  4062f0:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406308:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406318:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406328:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406340:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406350:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406360:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406378:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406388:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406398:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  4063b0:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  4063c0:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  4063d0:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  4063e8:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  4063f8:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406408:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406420:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406430:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406440:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406458:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406468:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406478:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406490:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  4064a0:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  4064b0:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  4064d8:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  4064e8:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406504:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  40651c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  40652c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  40653c:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406554:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406564:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406574:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  40658c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  40659c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  4065ac:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  4065bc:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  4065cc:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  4065dc:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  4065ec:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  4065fc:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  40660c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  40661c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406634:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406644:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406654:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406670:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  40668c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  4066a8:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  4066b8:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  4066c8:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  4066e0:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  4066fc:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406718:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406734:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406750:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  40676c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406788:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  4067a4:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  4067b4:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  4067c4:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  4067d4:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  4067e4:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  4067f4:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406804:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406814:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406824:	0000 0000 2020 2020 2020 2020 2020 0020     ....           .
  406834:	6c25 0066                                   %lf.

00406838 <_global_impure_ptr>:
  406838:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406848:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406858:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406868:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406878:	296c 0000 0030 0000                         l)..0...

00406880 <blanks.7223>:
  406880:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406890 <zeroes.7224>:
  406890:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4068a0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

004068b0 <__mprec_bigtens>:
  4068b0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4068c0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4068d0:	bf3c 7f73 4fdd 7515                         <.s..O.u

004068d8 <__mprec_tens>:
  4068d8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4068e8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4068f8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406908:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406918:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406928:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406938:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406948:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406958:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406968:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406978:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406988:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406998:	9db4 79d9 7843 44ea                         ...yCx.D

004069a0 <p05.6055>:
  4069a0:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4069b0:	4f50 4953 0058 0000 002e 0000               POSIX.......

004069bc <_ctype_>:
  4069bc:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4069cc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4069dc:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4069ec:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4069fc:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406a0c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406a1c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406a2c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406a3c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406ac0 <_init>:
  406ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406ac2:	bf00      	nop
  406ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406ac6:	bc08      	pop	{r3}
  406ac8:	469e      	mov	lr, r3
  406aca:	4770      	bx	lr

00406acc <__init_array_start>:
  406acc:	00403219 	.word	0x00403219

00406ad0 <__frame_dummy_init_array_entry>:
  406ad0:	00400165                                e.@.

00406ad4 <_fini>:
  406ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406ad6:	bf00      	nop
  406ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406ada:	bc08      	pop	{r3}
  406adc:	469e      	mov	lr, r3
  406ade:	4770      	bx	lr

00406ae0 <__fini_array_start>:
  406ae0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 5de0 0040 0e0a 7d20               .....]@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <start>:
20400020:	0001 0000                                   ....

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0d24 2040                                   $.@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5929 0040 54e9 0040 0000 0000 69bc 0040     )Y@..T@......i@.
20400954:	69b8 0040 685c 0040 685c 0040 685c 0040     .i@.\h@.\h@.\h@.
20400964:	685c 0040 685c 0040 685c 0040 685c 0040     \h@.\h@.\h@.\h@.
20400974:	685c 0040 685c 0040 ffff ffff ffff ffff     \h@.\h@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
