Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 1722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 1722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 1722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 1722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 2272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 2272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 2272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 2272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 2822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 2822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 2822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 2822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 3372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 3372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 3372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 3372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 3922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 3922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 3922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 3922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 4472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 4472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 4472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 4472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 5022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 5022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 5022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 5022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 5053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 5053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 5053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 5053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 5572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 5572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 5572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 5572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 6122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 6122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 6122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 6122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 6672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 6672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 6672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 6672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 6704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 6704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 6704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 6704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 7222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 7222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 7222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 7222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 7772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 7772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 7772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 7772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 8322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 8322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 8322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 8322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 8872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 8872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 8872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 8872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 9422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 9422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 9422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 9422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 9453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 9453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 9453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 9453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 9972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 9972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 9972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 9972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 10522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 10522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 10522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 10522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 11072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 11072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 11072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 11072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 11104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 11104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 11104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 11104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 11622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 11622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 11622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 11622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 12172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 12172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 12172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 12172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 12722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 12722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 12722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 12722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 13272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 13272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 13272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 13272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 13822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 13822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 13822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 13822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 13853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 13853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 13853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 13853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 14372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 14372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 14372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 14372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 14922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 14922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 14922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 14922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 15472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 15472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 15472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 15472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 15504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 15504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 15504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 15504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 16022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 16022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 16022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 16022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 16572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 16572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 16572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 16572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 17122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 17122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 17122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 17122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 17672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 17672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 17672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 17672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 18222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 18222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 18222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 18222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 18253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 18253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 18253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 18253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 18772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 18772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 18772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 18772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 19322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 19322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 19322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 19322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 19872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 19872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 19872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 19872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 19904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 19904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 19904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 19904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 20422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 20422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 20422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 20422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 20972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 20972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 20972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 20972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 21522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 21522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 21522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 21522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 22072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 22072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 22072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 22072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 22622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 22622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 22622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 22622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 22653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 22653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 22653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 22653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 23172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 23172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 23172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 23172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 23722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 23722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 23722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 23722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 24272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 24272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 24272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 24272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 24304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 24304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 24304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 24304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 24822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 24822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 24822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 24822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 25372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 25372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 25372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 25372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 25922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 25922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 25922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 25922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 26472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 26472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 26472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 26472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 27022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 27022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 27022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 27022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 27053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 27053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 27053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 27053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 27572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 27572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 27572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 27572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 28122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 28122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 28122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 28122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 28672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 28672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 28672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 28672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 28704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 28704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 28704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 28704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 29222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 29222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 29222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 29222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 29772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 29772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 29772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 29772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 30322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 30322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 30322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 30322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 30872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 30872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 30872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 30872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 31422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 31422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 31422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 31422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 31453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 31453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 31453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 31453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 31972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 31972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 31972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 31972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 32522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 32522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 32522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 32522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 33072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 33072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 33072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 33072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 33104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 33104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 33104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 33104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 33622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 33622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 33622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 33622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 34172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 34172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 34172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 34172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 34722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 34722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 34722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 34722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 35272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 35272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 35272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 35272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 35822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 35822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 35822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 35822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 35853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 35853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 35853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 35853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 36372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 36372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 36372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 36372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 36922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 36922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 36922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 36922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 37472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 37472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 37472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 37472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 37504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 37504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 37504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 37504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 38022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 38022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 38022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 38022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 38572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 38572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 38572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 38572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 39122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 39122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 39122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 39122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 39672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 39672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 39672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 39672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 40222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 40222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 40222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 40222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 40253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 40253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 40253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 40253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 40772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 40772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 40772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 40772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 41322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 41322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 41322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 41322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 41872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 41872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 41872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 41872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 41904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 41904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 41904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 41904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 42422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 42422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 42422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 42422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 42972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 42972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 42972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 42972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 43522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 43522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 43522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 43522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 44072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 44072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 44072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 44072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 44622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 44622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 44622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 44622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 44653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 44653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 44653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 44653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 45172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 45172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 45172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 45172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 45722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 45722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 45722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 45722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 46272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 46272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 46272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 46272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 46304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 46304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 46304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 46304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 46822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 46822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 46822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 46822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 47372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 47372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 47372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 47372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 47922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 47922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 47922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 47922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 48472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 48472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 48472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 48472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 49022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 49022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 49022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 49022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 49053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 49053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 49053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 49053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 49572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 49572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 49572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 49572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 50122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 50122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 50122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 50122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 50672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 50672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 50672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 50672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 50704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 50704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 50704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 50704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 51222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 51222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 51222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 51222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 51772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 51772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 51772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 51772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 52322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 52322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 52322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 52322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 52872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 52872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 52872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 52872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 53422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 53422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 53422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 53422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 53453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 53453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 53453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 53453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 53972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 53972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 53972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 53972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 54522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 54522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 54522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 54522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 55072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 55072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 55072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 55072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 55104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 55104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 55104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 55104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 55622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 55622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 55622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 55622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 56172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 56172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 56172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 56172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 56722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 56722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 56722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 56722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 57272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 57272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 57272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 57272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 57822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 57822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 57822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 57822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 57853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 57853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 57853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 57853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 58372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 58372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 58372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 58372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 58922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 58922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 58922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 58922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 59472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 59472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 59472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 59472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 59504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 59504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 59504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 59504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 60022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 60022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 60022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 60022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 60572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 60572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 60572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 60572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 61122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 61122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 61122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 61122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 61672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 61672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 61672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 61672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 62222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 62222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 62222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 62222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 62253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 62253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 62253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 62253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 62772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 62772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 62772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 62772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 63322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 63322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 63322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 63322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 63872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 63872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 63872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 63872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 63904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 63904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 63904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 63904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 64422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 64422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 64422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 64422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 64972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 64972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 64972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 64972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 65522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 65522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 65522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 65522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 66072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 66072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 66072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 66072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 66622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 66622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 66622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 66622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 66653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 66653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 66653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 66653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 67172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 67172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 67172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 67172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 67722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 67722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 67722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 67722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 68272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 68272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 68272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 68272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 68304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 68304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 68304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 68304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 68822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 68822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 68822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 68822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 69372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 69372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 69372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 69372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 69922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 69922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 69922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 69922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 70472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 70472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 70472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 70472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 71022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 71022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 71022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 71022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 71053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 71053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 71053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 71053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 71572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 71572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 71572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 71572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 72122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 72122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 72122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 72122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 72672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 72672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 72672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 72672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 72704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 72704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 72704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 72704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 73222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 73222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 73222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 73222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 73772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 73772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 73772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 73772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 74322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 74322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 74322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 74322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 74872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 74872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 74872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 74872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 75422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 75422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 75422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 75422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 75453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 75453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 75453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 75453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 75972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 75972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 75972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 75972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 76522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 76522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 76522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 76522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 77072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 77072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 77072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 77072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 77104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 77104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 77104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 77104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 77622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 77622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 77622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 77622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 78172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 78172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 78172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 78172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 78722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 78722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 78722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 78722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 79272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 79272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 79272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 79272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 79822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 79822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 79822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 79822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 79853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 79853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 79853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 79853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 80372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 80372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 80372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 80372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 80922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 80922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 80922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 80922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 81472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 81472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 81472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 81472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 81504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 81504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 81504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 81504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 82022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 82022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 82022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 82022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 82572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 82572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 82572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 82572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 83122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 83122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 83122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 83122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 83672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 83672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 83672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 83672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 84222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 84222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 84222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 84222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 84253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 84253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 84253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 84253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 84772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 84772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 84772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 84772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 85322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 85322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 85322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 85322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 85872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 85872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 85872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 85872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 85904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 85904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 85904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 85904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 86422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 86422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 86422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 86422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 86972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 86972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 86972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 86972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 87522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 87522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 87522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 87522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 88072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 88072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 88072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 88072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 88622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 88622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 88622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 88622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 88653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 88653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 88653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 88653860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 89172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 89172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 89172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 89172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 89722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 89722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 89722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 89722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 90272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 90272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 90272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 90272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 90304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 90304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 90304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 90304127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 90822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 90822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 90822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 90822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 91372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 91372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 91372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 91372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 91922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 91922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 91922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 91922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 92472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 92472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 92472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 92472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 93022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 93022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 93022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 93022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 93053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 93053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 93053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 93053860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 93572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 93572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 93572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 93572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 94122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 94122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 94122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 94122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 94672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 94672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 94672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 94672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 94704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 94704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 94704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 94704127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 95222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 95222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 95222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 95222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 95772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 95772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 95772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 95772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 96322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 96322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 96322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 96322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 96872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 96872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 96872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 96872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 97422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 97422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 97422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 97422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 97453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 97453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 97453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 97453860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 97972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 97972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 97972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 97972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 98522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 98522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 98522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 98522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 99072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 99072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 99072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 99072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 99104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 99104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 99104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 99104127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 99622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 99622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 99622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 99622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 100172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 100172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 100172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 100172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 100722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 100722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 100722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 100722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 101272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 101272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 101272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 101272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 101822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 101822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 101822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 101822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 101853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 101853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 101853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 101853860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 102372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 102372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 102372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 102372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 102922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 102922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 102922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 102922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 103472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 103472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 103472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 103472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 103504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 103504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 103504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 103504127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 104022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 104022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 104022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 104022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 104572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 104572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 104572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 104572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 105122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 105122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 105122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 105122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 105672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 105672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 105672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 105672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 106222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 106222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 106222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 106222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 106253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 106253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 106253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 106253860 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 106772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 106772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 106772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 106772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 107322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 107322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 107322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 107322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 107872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 107872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 107872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 107872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[0]/TChk157_1265 at time 107904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[1]/TChk157_1417 at time 107904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[2]/TChk157_1265 at time 107904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/transmit_module_inst/stages_reg[3]/TChk157_1417 at time 107904127 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 108422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 108422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 108422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 108422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 108972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 108972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 108972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 108972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 109522094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 109522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 109522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 109522238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 110072094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 110072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 110072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 110072238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 110622094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 110622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 110622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 110622238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 111172094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 111172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 111172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 111172238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 111722094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 111722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 111722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 111722238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 112272094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 112272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 112272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 112272238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 112822094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 112822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 112822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 112822238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 113372094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 113372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 113372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 113372238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 113922094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 113922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 113922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 113922238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 114472094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 114472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 114472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 114472238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 115022094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 115022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 115022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 115022238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 115572094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 115572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 115572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 115572238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 116122094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 116122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 116122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 116122238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 116672094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 116672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 116672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 116672238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 117222094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 117222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 117222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 117222238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 117772094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 117772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 117772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 117772238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 118322094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 118322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 118322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 118322238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 118872094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 118872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 118872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 118872238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 119422094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 119422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk173_1602 at time 119422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk173_1602 at time 119422238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk173_1602 at time 119972094 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 173: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk173_1602 at time 119972238 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
