Setting max_parallel_jobs to 4

                          HAPS (R) ProtoCompiler 100 

               Version R-2020.12-SP1-1 for RHEL64 - Apr 08, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/linux_a_64/mbin/protobatch
Install:     /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
Hostname:    ws35
Date:        Sun Apr  9 22:42:16 2023
Version:     R-2020.12-SP1-1

Arguments:   -product protocompiler100 -batch -tcl /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs.tcl -log /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/protocompiler_run_FB1_uA_srs.log -max_parallel_jobs 4
ProductType: protocompiler100

License checkout: ProtoCompiler100
License: ProtoCompiler100 from server ws26 
Licensed Vendor: All FPGA

External Tools          Supported Version       Install Environment Variable
Vivado                  2020.1                  XILINX_VIVADO=/usr/cadtool/csr5306/synopsys/xilinx_vivado/2021.1-ep9/tools/XILINX_VIVADO
Formality               2020.09-SP5             FORMALITY=""
Verdi                   R-2020.12-SP2-6         VERDI_HOME=/usr/cad/synopsys/verdi/2022.06
VC Formal               2020.12-SP2-6           VC_STATIC_HOME=""
Confpro                 2020.12-SP1-1           HAPS_INSTALL_DIR=/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
Design Compiler         2020.09-SP5             DC_ROOT=""
Design Ware             2020.09-SP5-5           SYNOPSYS=""
  (Please make sure that DC_ROOT and SYNOPSYS points to the same location.)
VCS                     2020.03-SP2-10          VCS_HOME=/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405

Note: Standard compile is no longer the recommended flow. Use Unified Compile for future projects.
Warning: "add_dut_hierarchy" is not a supported option in HAPS (R) ProtoCompiler 100
Warning: "haps_target_detail" is not a supported option in HAPS (R) ProtoCompiler 100
Note: speed_grade will be overridden by the TSS (Target System Spec) file when in partition flow
Using -top_module "TraceBuildLib.FB1_uA" as the base name of result files

Note: Standard compile is no longer the recommended flow. Use Unified Compile for future projects.
run compile -srclist src_srs.txt -out c0 -cdclist cdc_files.txt -top_module TraceBuildLib.FB1_uA -include_path {$LIB/board; /home/u108/u108061217/RISC-V-pipeline-CPU}
Running: compile_flow in foreground


Running Flow: compile_flow (Compile HDL/EDIF) on datastate|c0
# Sun Apr  9 22:42:17 2023

Running Flow: main_compile_processes (Main Compile Processes) on datastate|c0
# Sun Apr  9 22:42:17 2023

Running Parallel Flow: compiler_db (Compile with Debug) on datastate|c0
# Sun Apr  9 22:42:17 2023

Running: compiler (Compile Input) on datastate|c0
# Sun Apr  9 22:42:17 2023
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_comp.rt.csv
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_compiler.srr

compiler completed
# Sun Apr  9 22:42:20 2023

Return Code: 0
Run Time:00h:00m:03s
Complete: Compile with Debug on datastate|c0
Complete: Main Compile Processes on datastate|c0

Running Parallel Flow: post_compile_processes (Post Compile Processes) on datastate|c0
# Sun Apr  9 22:42:20 2023

Running: multi_srs_gen (Multi-srs Generator) on datastate|c0
# Sun Apr  9 22:42:20 2023

Running Flow: post_compile_optimizations (Post Compile Optimizations) on datastate|c0
# Sun Apr  9 22:42:20 2023

Running: global_optimizer (Global Optimizer) on datastate|c0
# Sun Apr  9 22:42:20 2023
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_multi_srs_gen.srr
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_opt.srr

multi_srs_gen completed
# Sun Apr  9 22:42:21 2023

Return Code: 0
Run Time:00h:00m:00s
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_port_consts.rpt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_opt.srr

global_optimizer completed with warnings
# Sun Apr  9 22:42:32 2023

Return Code: 1
Run Time:00h:00m:12s
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_opt.srr
Complete: Post Compile Optimizations on datastate|c0
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_opt.srr
Complete: Post Compile Processes on datastate|c0
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_opt.srr
Complete: Compile HDL/EDIF on datastate|c0
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/c0/FB1_uA_opt.srr
To see "c0" state log details, open "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs.html" file from any standard browser.
Reports and files available for state c0 (use "export file <filename>" to access them):
  FB1_uA_comp.rt.csv: Module Runtime Summary (22:42:18  4月 09 2023)
  FB1_uA_compiler.srr: Compile Log (22:42:18  4月 09 2023)
  FB1_uA_multi_srs_gen.srr: Multi-srs Generator Log (22:42:20  4月 09 2023)
  FB1_uA_port_consts.rpt: Constants driving top level ports. (22:42:31  4月 09 2023)
  const_out_FB1_uA.nle: Netlist editing script to propagate constants out of this module. (22:42:31  4月 09 2023)
  FB1_uA_opt.srr: Post compilation optimization Log (22:42:32  4月 09 2023)
run pre_map -fdclist fdc_files.txt -out pm0
Running: pre_map in foreground


Running Flow: pre_map (Pre-map) on datastate|pm0
# Sun Apr  9 22:42:33 2023

Running: premap (Premap) on datastate|pm0
# Sun Apr  9 22:42:33 2023
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/haps_io_report.txt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/FB1_uA_system_memory.rpt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/FB1_uA_scck.rpt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/syntax_constraint_check.rpt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/constraint_check.rpt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/pre_map.srr

premap completed with warnings
# Sun Apr  9 22:44:27 2023

Return Code: 1
Run Time:00h:01m:54s
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/constraint_check.rpt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/pre_map.srr
Complete: Pre-map on datastate|pm0
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/constraint_check.rpt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/pm0/pre_map.srr
To see "pm0" state log details, open "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs.html" file from any standard browser.
Reports and files available for state pm0 (use "export file <filename>" to access them):
  haps_io_report.txt: HAPS IO Report (22:42:58  4月 09 2023)
  FB1_uA_system_memory.rpt: system memory report (22:44:02  4月 09 2023)
  FB1_uA_scck.rpt: Constraint check report (22:44:16  4月 09 2023)
  syntax_constraint_check.rpt: Syntax Constraint Check Report (22:44:16  4月 09 2023)
  constraint_check.rpt: Constraint Check Report (22:44:27  4月 09 2023)
  pre_map.srr: Pre-map Log (22:44:27  4月 09 2023)
run map -out m0
Running: map in foreground


Running Flow: map (Map) on datastate|m0
# Sun Apr  9 22:44:28 2023

Running: fpga_mapper (Map & Optimize) on datastate|m0
# Sun Apr  9 22:44:28 2023
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/m0/FB1_uA_system_memory.rpt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/m0/hierarea.csv
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/m0/hierarea.rpt
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs_reports/m0/map.srr

fpga_mapper completed with warnings
# Sun Apr  9 23:08:56 2023

Return Code: 1
Run Time:00h:24m:27s
Complete: Map on datastate|m0
To see "m0" state log details, open "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs.html" file from any standard browser.
Reports and files available for state m0 (use "export file <filename>" to access them):
  FB1_uA_system_memory.rpt: system memory report (OUT OF DATE 22:44:02  4月 09 2023)
  FB1_uA.est: Area estimation file (22:46:24  4月 09 2023)
  FB1_uA_est.csv: Area estimation results (22:46:24  4月 09 2023)
  hierarea.csv: CSV file generated for mapped netlist (22:47:31  4月 09 2023)
  hierarea.rpt: Hierarchical Area Report (22:47:31  4月 09 2023)
  map.srr: Synthesis Log (23:08:54  4月 09 2023)
Exporting files for format: edif
Imported /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/vivado/run_vivado_haps.tcl
Imported /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/vivado/vivado_pc_env.tcl
Imported /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/vivado/vivado_pc_procs.tcl
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/FB1_uA_edif.xdc
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/run_hstdm_loc.xdc
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/run_hstdm_loc_bufgce.xdc
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/run_hstdm_loc_bufgcediv.xdc
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/run_hstdm_loc_pre.tcl
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/run_hstdm_postroute.tcl
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/run_vivado_haps.tcl
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/run_vivado_haps_pe.tcl
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/vivado_pc_env.tcl
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/vivado_pc_flags.tcl
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/vivado_pc_procs.tcl
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/vivado_sll_opt_proxy.xdc
@N: Writing netlist for Vivado in gzip compressed format. Use "option set compress_netlist_for_vivado 0" to write uncompressed.
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/FB1_uA.edf
Copied /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/haps/haps_drc_vivado.tcl to /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/haps_drc_vivado.tcl
Copied /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/pnr/common/haps_ip.tcl to /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/haps_ip.tcl
Wrote /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/vivado_srs/FB1_uA.cfg
TCL script complete: "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs.tcl"
exit status=0
exit status=0
License checkin: ProtoCompiler100
