<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>My Project: libopencm3/include/libopencm3/stm32/f4/adc.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li><a href="modules.html"><span>模块</span></a></li>
      <li><a href="annotated.html"><span>类</span></a></li>
      <li class="current"><a href="files.html"><span>文件</span></a></li>
      <li><a href="examples.html"><span>示例</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="搜索" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>文件列表</span></a></li>
      <li><a href="globals.html"><span>文件成员</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2b3a5a3ccb428b98d6c9e19439ccfd2.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_950e0783c42e2a2b19ead85ed9f1ba15.html">include</a></li><li class="navelem"><a class="el" href="dir_4a63a97a4c0c6b2b2d128eb09d27c17f.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9a3195aa451a457466ff51b0a5a6839e.html">stm32</a></li><li class="navelem"><a class="el" href="dir_5a90f60106946620f22d0b1235cf6b22.html">f4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * Copyright (C) 2012 Matthew Lai &lt;m@matthewlai.ca&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * Copyright (C) 2009 Edward Cheeseman &lt;evbuilder@users.sourceforge.net&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_ADC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define LIBOPENCM3_ADC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/common/adc_common_v1.h&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* --- Convenience macros -------------------------------------------------- */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* ADC injected channel data offset register x (ADC_JOFRx) (x=1..4) */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define ADC_JOFR1(block)        MMIO32(block + 0x14)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define ADC_JOFR2(block)        MMIO32(block + 0x18)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define ADC_JOFR3(block)        MMIO32(block + 0x1c)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define ADC_JOFR4(block)        MMIO32(block + 0x20)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* ADC watchdog high threshold register (ADC_HTR) */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define ADC_HTR(block)          MMIO32(block + 0x24)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* ADC watchdog low threshold register (ADC_LTR) */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define ADC_LTR(block)          MMIO32(block + 0x28)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* ADC regular sequence register 1 (ADC_SQR1) */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define ADC_SQR1(block)         MMIO32(block + 0x2c)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* ADC regular sequence register 2 (ADC_SQR2) */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define ADC_SQR2(block)         MMIO32(block + 0x30)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* ADC regular sequence register 3 (ADC_SQR3) */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define ADC_SQR3(block)         MMIO32(block + 0x34)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* ADC injected sequence register (ADC_JSQR) */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define ADC_JSQR(block)         MMIO32(block + 0x38)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* ADC injected data register x (ADC_JDRx) (x=1..4) */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define ADC_JDR1(block)         MMIO32(block + 0x3c)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define ADC_JDR2(block)         MMIO32(block + 0x40)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define ADC_JDR3(block)         MMIO32(block + 0x44)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ADC_JDR4(block)         MMIO32(block + 0x48)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* ADC regular data register (ADC_DR) */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ADC_DR(block)           MMIO32(block + 0x4c)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* ADC common (shared) registers */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define ADC_COMMON_REGISTERS_BASE   (ADC1_BASE+0x300)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define ADC_CSR             MMIO32(ADC_COMMON_REGISTERS_BASE + 0x0)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define ADC_CCR             MMIO32(ADC_COMMON_REGISTERS_BASE + 0x4)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define ADC_CDR             MMIO32(ADC_COMMON_REGISTERS_BASE + 0x8)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* --- ADC Channels ------------------------------------------------------- */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Thanks ST! F40x and F41x are on 16, F42x and F43x are on 18! */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_TEMP_F40    ADC_CHANNEL16</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_TEMP_F42    ADC_CHANNEL18</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_VREFINT ADC_CHANNEL17</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_VBAT    ADC_CHANNEL18</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* --- ADC_SR values ------------------------------------------------------- */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ADC_SR_OVR          (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* --- ADC_CR1 values specific to STM32F2,4--------------------------------- */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* OVRIE: Overrun interrupt enable */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE           (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* RES[1:0]: Resolution */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_12BIT       (0x0 &lt;&lt; 24)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_10BIT       (0x1 &lt;&lt; 24)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_8BIT        (0x2 &lt;&lt; 24)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_6BIT        (0x3 &lt;&lt; 24)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_MASK        (0x3 &lt;&lt; 24)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_SHIFT       24</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Note: Bits [21:16] are reserved, and must be kept at reset value. */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* --- ADC_CR1 values (note some of these are defined elsewhere) ----------- */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_MAX       18</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* --- ADC_CR2 values ------------------------------------------------------ */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* SWSTART: Start conversion of regular channels. */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART         (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* EXTEN[1:0]: External trigger enable for regular channels. */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_DISABLED      (0x0 &lt;&lt; 28)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_RISING_EDGE   (0x1 &lt;&lt; 28)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_FALLING_EDGE  (0x2 &lt;&lt; 28)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_BOTH_EDGES    (0x3 &lt;&lt; 28)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_MASK          (0x3 &lt;&lt; 28)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_SHIFT         28</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* EXTSEL[3:0]: External event selection for regular group. */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#ga9a25b6c874d9c8702d646eeaaa6f986e">  148</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM1_CC1     (0x0 &lt;&lt; 24)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gad526313d6d73e1f0c3fe51148c2f3912">  150</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM1_CC2     (0x1 &lt;&lt; 24)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gad919f43d6eb1411e52553b34d5761123">  152</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM1_CC3     (0x2 &lt;&lt; 24)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gaab1fdc2e964c548a7d7aada7867c48b9">  154</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM2_CC2     (0x3 &lt;&lt; 24)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gad3d84008dbdf935bd6c992507ba5f85c">  156</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM2_CC3     (0x4 &lt;&lt; 24)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#ga095a01e83d141d4d079197c7ea8641b8">  158</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM2_CC4     (0x5 &lt;&lt; 24)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gaba969cb90c62ca8dcf92567316f78a70">  160</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM2_TRGO    (0x6 &lt;&lt; 24)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gad8e16450c643f59a09bc775cf534d130">  162</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM3_CC1     (0x7 &lt;&lt; 24)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gaa5bb6e1aaa1607c788852648480ee6bb">  164</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM3_TRGO    (0x8 &lt;&lt; 24)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#ga749f6ae50226aac611379a432630a55c">  166</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM4_CC4     (0x9 &lt;&lt; 24)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gac4a47e60c4bd5a54cc2584384021624d">  168</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM5_CC1     (0xA &lt;&lt; 24)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gade47fe1bb757d859c416a0170939557c">  170</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM5_CC2     (0xB &lt;&lt; 24)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#ga9e774b095b77d0bf12d56822a5c30f74">  172</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM5_CC3     (0xC &lt;&lt; 24)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#ga566020a83fb74279d53c72bd7d708d10">  174</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM8_CC1     (0xD &lt;&lt; 24)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#ga63990f0d521c907be2335ef3c46624b7">  176</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_TIM8_TRGO    (0xE &lt;&lt; 24)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__adc__trigger__regular.html#gae7096253493a83d75d58eb5fe0f72eb2">  178</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_EXTI_LINE_11 (0xF &lt;&lt; 24)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_MASK         (0xF &lt;&lt; 24)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_SHIFT        24</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* Bit 23 is reserved */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* JSWSTART: Start conversion of injected channels. */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART        (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* JEXTEN[1:0]: External trigger enable for injected channels. */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_DISABLED     (0x0 &lt;&lt; 20)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_RISING_EDGE  (0x1 &lt;&lt; 20)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_FALLING_EDGE (0x2 &lt;&lt; 20)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_BOTH_EDGES   (0x3 &lt;&lt; 20)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_MASK         (0x3 &lt;&lt; 20)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_SHIFT        20</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* JEXTSEL[3:0]: External event selection for injected group. */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM1_CC4    (0x0 &lt;&lt; 16)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM1_TRGO   (0x1 &lt;&lt; 16)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM2_CC1    (0x2 &lt;&lt; 16)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM2_TRGO   (0x3 &lt;&lt; 16)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM3_CC2    (0x4 &lt;&lt; 16)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM3_CC4    (0x5 &lt;&lt; 16)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM4_CC1    (0x6 &lt;&lt; 16)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM4_CC2    (0x7 &lt;&lt; 16)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM4_CC3    (0x8 &lt;&lt; 16)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM4_TRGO   (0x9 &lt;&lt; 16)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM5_CC4    (0xA &lt;&lt; 16)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM5_TRGO   (0xB &lt;&lt; 16)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM8_CC2    (0xC &lt;&lt; 16)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM8_CC3    (0xD &lt;&lt; 16)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_TIM8_CC4    (0xE &lt;&lt; 16)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_EXTI_LINE_15    (0xF &lt;&lt; 16)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_MASK        (0xF &lt;&lt; 16)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_SHIFT       16</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* ALIGN: Data alignement. */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_RIGHT             (0 &lt;&lt; 11)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_LEFT              (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN           (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* EOCS: End of conversion selection. */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS            (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* DDS: DMA disable selection */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define ADC_CR2_DDS         (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* DMA: Direct memory access mode. (ADC1 and ADC3 only!) */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define ADC_CR2_DMA         (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* Note: Bits [7:2] are reserved and must be kept at reset value. */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* CONT: Continous conversion. */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define ADC_CR2_CONT            (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* ADON: A/D converter On/Off. */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Note: If any other bit in this register apart from ADON is changed at the</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * same time, then conversion is not triggered. This is to prevent triggering</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> * an erroneous conversion.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * Conclusion: Must be separately written.</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define ADC_CR2_ADON            (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/* --- ADC_SMPR1 values ---------------------------------------------------- */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_LSB     21</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_LSB     18</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_LSB     15</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_LSB     12</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_LSB     9</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_LSB     6</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_LSB     3</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_LSB     0</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_MSK     (0x7 &lt;&lt; ADC_SMP17_LSB)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_MSK     (0x7 &lt;&lt; ADC_SMP16_LSB)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_MSK     (0x7 &lt;&lt; ADC_SMP15_LSB)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_MSK     (0x7 &lt;&lt; ADC_SMP14_LSB)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_MSK     (0x7 &lt;&lt; ADC_SMP13_LSB)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_MSK     (0x7 &lt;&lt; ADC_SMP12_LSB)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_MSK     (0x7 &lt;&lt; ADC_SMP11_LSB)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_MSK     (0x7 &lt;&lt; ADC_SMP10_LSB)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* --- ADC_SMPR2 values ---------------------------------------------------- */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_LSB      27</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_LSB      24</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_LSB      21</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_LSB      18</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_LSB      15</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_LSB      12</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_LSB      9</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_LSB      6</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_LSB      3</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_LSB      0</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_MSK      (0x7 &lt;&lt; ADC_SMP9_LSB)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_MSK      (0x7 &lt;&lt; ADC_SMP8_LSB)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_MSK      (0x7 &lt;&lt; ADC_SMP7_LSB)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_MSK      (0x7 &lt;&lt; ADC_SMP6_LSB)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_MSK      (0x7 &lt;&lt; ADC_SMP5_LSB)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_MSK      (0x7 &lt;&lt; ADC_SMP4_LSB)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_MSK      (0x7 &lt;&lt; ADC_SMP3_LSB)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_MSK      (0x7 &lt;&lt; ADC_SMP2_LSB)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_MSK      (0x7 &lt;&lt; ADC_SMP1_LSB)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_MSK      (0x7 &lt;&lt; ADC_SMP0_LSB)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* --- ADC_SMPRx values --------------------------------------------------- */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* ADC_SMPRG ADC Sample Time Selection for Channels */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_3CYC       0x0</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_15CYC      0x1</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_28CYC      0x2</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_56CYC      0x3</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_84CYC      0x4</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_112CYC     0x5</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_144CYC     0x6</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_480CYC     0x7</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* --- ADC_SQR1 values ----------------------------------------------------- */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define ADC_SQR_MAX_CHANNELS_REGULAR    16</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_LSB       15</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_LSB       10</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_LSB       5</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_LSB       0</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_MSK          (0xf &lt;&lt; ADC_SQR1_L_LSB)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_MSK       (0x1f &lt;&lt; ADC_SQR1_SQ16_LSB)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_MSK       (0x1f &lt;&lt; ADC_SQR1_SQ15_LSB)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_MSK       (0x1f &lt;&lt; ADC_SQR1_SQ14_LSB)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_MSK       (0x1f &lt;&lt; ADC_SQR1_SQ13_LSB)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* --- ADC_SQR2 values ----------------------------------------------------- */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_LSB       25</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_LSB       20</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_LSB       15</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_LSB        10</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_LSB        5</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_LSB        0</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_MSK       (0x1f &lt;&lt; ADC_SQR2_SQ12_LSB)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_MSK       (0x1f &lt;&lt; ADC_SQR2_SQ11_LSB)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_MSK       (0x1f &lt;&lt; ADC_SQR2_SQ10_LSB)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_MSK        (0x1f &lt;&lt; ADC_SQR2_SQ9_LSB)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_MSK        (0x1f &lt;&lt; ADC_SQR2_SQ8_LSB)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_MSK        (0x1f &lt;&lt; ADC_SQR2_SQ7_LSB)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* --- ADC_SQR3 values ----------------------------------------------------- */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_LSB        25</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_LSB        20</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_LSB        15</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_LSB        10</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_LSB        5</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_LSB        0</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_MSK        (0x1f &lt;&lt; ADC_SQR3_SQ6_LSB)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_MSK        (0x1f &lt;&lt; ADC_SQR3_SQ5_LSB)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_MSK        (0x1f &lt;&lt; ADC_SQR3_SQ4_LSB)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_MSK        (0x1f &lt;&lt; ADC_SQR3_SQ3_LSB)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_MSK        (0x1f &lt;&lt; ADC_SQR3_SQ2_LSB)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_MSK        (0x1f &lt;&lt; ADC_SQR3_SQ1_LSB)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* --- ADC_JDRx, ADC_DR values --------------------------------------------- */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define ADC_JDATA_LSB           0</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define ADC_DATA_LSB            0</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define ADC_JDATA_MSK           (0xffff &lt;&lt; ADC_JDATA_LSB)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define ADC_DATA_MSK            (0xffff &lt;&lt; ADC_DA)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* --- Common Registers ---------------------------------------------------- */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* --- ADC_CSR values (read only images) ------------------------------------ */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* OVR3: Overrun ADC3. */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR3                (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* STRT3: Regular channel start ADC3. */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define ADC_CSR_STRT3               (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* JSTRT3: Injected channel start ADC3. */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT3              (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* JEOC3: Injected channel end of conversion ADC3. */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC3               (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/* EOC3: Regular channel end of conversion ADC3. */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC3                (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* EOC3: Regular channel end of conversion ADC3. */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3                (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* Bits 15:14 Reserved, must be kept at reset value */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* OVR2: Overrun ADC2. */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR2                (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/* STRT2: Regular channel start ADC2. */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define ADC_CSR_STRT2               (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/* JSTRT2: Injected channel start ADC2. */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT2              (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* JEOC2: Injected channel end of conversion ADC2. */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC2               (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* EOC2: Regular channel end of conversion ADC2. */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC2                (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/* EOC2: Regular channel end of conversion ADC2. */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2                (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/* Bits 7:6 Reserved, must be kept at reset value */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/* OVR1: Overrun ADC1. */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1                (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* STRT1: Regular channel start ADC1. */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1               (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* JSTRT1: Injected channel start ADC1. */</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1              (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* JEOC1: Injected channel end of conversion ADC1. */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC1               (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* EOC1: Regular channel end of conversion ADC1. */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC1                (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* EOC1: Regular channel end of conversion ADC1. */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* --- ADC_CCR values ------------------------------------------------------ */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* TSVREFE: Temperature sensor and Vrefint enable. */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE             (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* VBATE: VBat enable. */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define ADC_CCR_VBATE               (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/* Bit 18:21 reserved, must be kept at reset value. */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* ADCPRE: ADC prescaler. */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_BY2      (0x0 &lt;&lt; 16)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_BY4      (0x1 &lt;&lt; 16)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_BY6      (0x2 &lt;&lt; 16)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_BY8      (0x3 &lt;&lt; 16)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_MASK     (0x3 &lt;&lt; 16)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_SHIFT        16</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* DMA: Direct memory access mode for multi ADC mode. */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_DISABLE     (0x0 &lt;&lt; 14)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_MODE_1      (0x1 &lt;&lt; 14)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_MODE_2      (0x2 &lt;&lt; 14)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_MODE_3      (0x3 &lt;&lt; 14)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_MASK        (0x3 &lt;&lt; 14)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_SHIFT       14</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* DDS: DMA disable selection (for multi-ADC mode). */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define ADC_CCR_DDS             (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* Bit 12 reserved, must be kept at reset value */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/* DELAY: Delay between 2 sampling phases. */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_5ADCCLK       (0x0 &lt;&lt; 8)</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_6ADCCLK       (0x1 &lt;&lt; 8)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_7ADCCLK       (0x2 &lt;&lt; 8)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_8ADCCLK       (0x3 &lt;&lt; 8)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_9ADCCLK       (0x4 &lt;&lt; 8)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_10ADCCLK      (0x5 &lt;&lt; 8)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_11ADCCLK      (0x6 &lt;&lt; 8)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_12ADCCLK      (0x7 &lt;&lt; 8)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_13ADCCLK      (0x8 &lt;&lt; 8)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_14ADCCLK      (0x9 &lt;&lt; 8)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_15ADCCLK      (0xa &lt;&lt; 8)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_16ADCCLK      (0xb &lt;&lt; 8)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_17ADCCLK      (0xc &lt;&lt; 8)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_18ADCCLK      (0xd &lt;&lt; 8)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_19ADCCLK      (0xe &lt;&lt; 8)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_20ADCCLK      (0xf &lt;&lt; 8)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_MASK      (0xf &lt;&lt; 8)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_SHIFT     8</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* Bit 7:5 reserved, must be kept at reset value */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* MULTI: Multi ADC mode selection. */</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#ga79f321af423af2c4006b7a1bf9dbb937">  506</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_INDEPENDENT   (0x00 &lt;&lt; 0)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* Dual modes (ADC1 + ADC2) */</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#gac5f228eaf4c0136e1a030880e4112ab8">  513</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_INJECTED_SIMUL     (0x01 &lt;&lt; 0)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#gaaf86afe440793cf52bb4999dd687ef24">  518</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG     (0x02 &lt;&lt; 0)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#gaf2d6b756b6d070dcbb6d3172b806827e">  520</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_DUAL_INJECTED_SIMUL           (0x05 &lt;&lt; 0)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#ga06f8c7227fac91c5e930d086184ceb49">  522</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_DUAL_REGULAR_SIMUL            (0x06 &lt;&lt; 0)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#ga6960700196bdaa11f67b8d95658207bb">  524</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_DUAL_INTERLEAVED              (0x07 &lt;&lt; 0)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#gabfb1c190a8c90a27963a3634f4bf1840">  526</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_DUAL_ALTERNATE_TRIG           (0x09 &lt;&lt; 0)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/* Triple modes (ADC1 + ADC2 + ADC3) */</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#ga9a91b74e28d2e26cb36be5f46d0c954c">  533</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_INJECTED_SIMUL   (0x11 &lt;&lt; 0)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#gaa66babc09ae55f3a3add4135c8d5774f">  538</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_ALTERNATE_TRIG   (0x12 &lt;&lt; 0)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#ga7abfc37071f1550272601705a2c4a2fb">  540</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_TRIPLE_INJECTED_SIMUL         (0x15 &lt;&lt; 0)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#gae77a162555494a58a5fa50f69a72def6">  542</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_TRIPLE_REGULAR_SIMUL          (0x16 &lt;&lt; 0)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#gab965ae9e846d2b9e4d612ef8777b75d2">  544</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_TRIPLE_INTERLEAVED            (0x17 &lt;&lt; 0)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__adc__multi__mode.html#ga61cb3e4adf1acf881915b79a96101b6f">  546</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_TRIPLE_ALTERNATE_TRIG         (0x19 &lt;&lt; 0)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_MASK      (0x1f &lt;&lt; 0)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_SHIFT     0</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/* --- ADC_CDR values ------------------------------------------------------ */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA2_MASK      (0xffff &lt;&lt; 16)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA2_SHIFT     16</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA1_MASK      (0xffff &lt;&lt; 0)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA1_SHIFT     0</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;BEGIN_DECLS</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga84de145d34b425fda2854ce2d0797c71">adc_set_clk_prescale</a>(uint32_t prescaler);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga78cb8303ee1036a3c8019c5653390ea1">adc_set_multi_mode</a>(uint32_t mode);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__trigger.html#ga76c6bccdcf0c0c25bacd9aef5aa41802">adc_enable_external_trigger_regular</a>(uint32_t adc, uint32_t trigger,</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                     uint32_t polarity);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines.html#ga7089ba2bbbb3a1836535b74bf2f9dd55">adc_enable_external_trigger_injected</a>(uint32_t adc, uint32_t trigger,</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                      uint32_t polarity);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config.html#ga459708aeaf8e709264c4b96fed706ae3">adc_set_resolution</a>(uint32_t adc, uint32_t resolution);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__interrupts.html#ga9f618863d8b3ae15dc18035ce894e746">adc_enable_overrun_interrupt</a>(uint32_t adc);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__interrupts.html#ga154b9e664c58d05e70fb194f9457a61e">adc_disable_overrun_interrupt</a>(uint32_t adc);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__adc__api__interrupts.html#gad8748ca84ef6a2301ea78d0a88bdb177">adc_get_overrun_flag</a>(uint32_t adc);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__interrupts.html#ga397913c6f9e83653e20fd54233a77dac">adc_clear_overrun_flag</a>(uint32_t adc);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__adc__file.html#gaaecf7b26e7d55235fa4e99c93fc4da9d">adc_awd</a>(uint32_t adc);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga7d5d9107ff8181171c5cf5c76b971fff">adc_eoc_after_each</a>(uint32_t adc);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gac297992b6d3f1162330dcc84e3245318">adc_eoc_after_group</a>(uint32_t adc);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga3b823b874b5355a8ce0c99dd2767fa58">adc_set_dma_continue</a>(uint32_t adc);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga29387ac7c1069343849a29d77cdcd4c8">adc_set_dma_terminate</a>(uint32_t adc);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config.html#ga9e06102aeaf2f57f34c2b12124bd8be6">adc_enable_temperature_sensor</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config.html#gaf48a61c4eabe5a06980f2379fe21e250">adc_disable_temperature_sensor</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;END_DECLS</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group__adc__file_html_ga78cb8303ee1036a3c8019c5653390ea1"><div class="ttname"><a href="group__adc__file.html#ga78cb8303ee1036a3c8019c5653390ea1">adc_set_multi_mode</a></div><div class="ttdeci">void adc_set_multi_mode(uint32_t mode)</div><div class="ttdoc">ADC Set Dual/Triple Mode. </div><div class="ttdef"><b>Definition:</b> adc.c:187</div></div>
<div class="ttc" id="group__adc__file_html_ga84de145d34b425fda2854ce2d0797c71"><div class="ttname"><a href="group__adc__file.html#ga84de145d34b425fda2854ce2d0797c71">adc_set_clk_prescale</a></div><div class="ttdeci">void adc_set_clk_prescale(uint32_t prescaler)</div><div class="ttdoc">ADC Set Clock Prescale. </div><div class="ttdef"><b>Definition:</b> adc.c:170</div></div>
<div class="ttc" id="group__adc__api__config_html_ga459708aeaf8e709264c4b96fed706ae3"><div class="ttname"><a href="group__adc__api__config.html#ga459708aeaf8e709264c4b96fed706ae3">adc_set_resolution</a></div><div class="ttdeci">void adc_set_resolution(uint32_t adc, uint16_t resolution)</div><div class="ttdoc">ADC Set Resolution. </div><div class="ttdef"><b>Definition:</b> adc.c:582</div></div>
<div class="ttc" id="group__adc__api__interrupts_html_ga9f618863d8b3ae15dc18035ce894e746"><div class="ttname"><a href="group__adc__api__interrupts.html#ga9f618863d8b3ae15dc18035ce894e746">adc_enable_overrun_interrupt</a></div><div class="ttdeci">void adc_enable_overrun_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Enable the Overrun Interrupt. </div><div class="ttdef"><b>Definition:</b> adc.c:288</div></div>
<div class="ttc" id="group__adc__file_html_ga29387ac7c1069343849a29d77cdcd4c8"><div class="ttname"><a href="group__adc__file.html#ga29387ac7c1069343849a29d77cdcd4c8">adc_set_dma_terminate</a></div><div class="ttdeci">void adc_set_dma_terminate(uint32_t adc)</div><div class="ttdoc">ADC Set DMA to Terminate. </div><div class="ttdef"><b>Definition:</b> adc.c:388</div></div>
<div class="ttc" id="group__adc__api__config_html_gaf48a61c4eabe5a06980f2379fe21e250"><div class="ttname"><a href="group__adc__api__config.html#gaf48a61c4eabe5a06980f2379fe21e250">adc_disable_temperature_sensor</a></div><div class="ttdeci">void adc_disable_temperature_sensor(void)</div><div class="ttdoc">ADC Disable The Temperature Sensor. </div><div class="ttdef"><b>Definition:</b> adc.c:429</div></div>
<div class="ttc" id="group__adc__file_html_ga3b823b874b5355a8ce0c99dd2767fa58"><div class="ttname"><a href="group__adc__file.html#ga3b823b874b5355a8ce0c99dd2767fa58">adc_set_dma_continue</a></div><div class="ttdeci">void adc_set_dma_continue(uint32_t adc)</div><div class="ttdoc">ADC Set DMA to Continue. </div><div class="ttdef"><b>Definition:</b> adc.c:374</div></div>
<div class="ttc" id="group__adc__api__interrupts_html_ga397913c6f9e83653e20fd54233a77dac"><div class="ttname"><a href="group__adc__api__interrupts.html#ga397913c6f9e83653e20fd54233a77dac">adc_clear_overrun_flag</a></div><div class="ttdeci">void adc_clear_overrun_flag(uint32_t adc)</div><div class="ttdoc">ADC Clear Overrun Flags. </div><div class="ttdef"><b>Definition:</b> adc.c:331</div></div>
<div class="ttc" id="group__adc__file_html_gac297992b6d3f1162330dcc84e3245318"><div class="ttname"><a href="group__adc__file.html#gac297992b6d3f1162330dcc84e3245318">adc_eoc_after_group</a></div><div class="ttdeci">void adc_eoc_after_group(uint32_t adc)</div><div class="ttdoc">ADC Disable the EOC for Each Conversion. </div><div class="ttdef"><b>Definition:</b> adc.c:360</div></div>
<div class="ttc" id="group__adc__file_html_ga7d5d9107ff8181171c5cf5c76b971fff"><div class="ttname"><a href="group__adc__file.html#ga7d5d9107ff8181171c5cf5c76b971fff">adc_eoc_after_each</a></div><div class="ttdeci">void adc_eoc_after_each(uint32_t adc)</div><div class="ttdoc">ADC Enable an EOC for Each Conversion. </div><div class="ttdef"><b>Definition:</b> adc.c:346</div></div>
<div class="ttc" id="group__adc__api__interrupts_html_ga154b9e664c58d05e70fb194f9457a61e"><div class="ttname"><a href="group__adc__api__interrupts.html#ga154b9e664c58d05e70fb194f9457a61e">adc_disable_overrun_interrupt</a></div><div class="ttdeci">void adc_disable_overrun_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Disable the Overrun Interrupt. </div><div class="ttdef"><b>Definition:</b> adc.c:299</div></div>
<div class="ttc" id="group__adc__api__interrupts_html_gad8748ca84ef6a2301ea78d0a88bdb177"><div class="ttname"><a href="group__adc__api__interrupts.html#gad8748ca84ef6a2301ea78d0a88bdb177">adc_get_overrun_flag</a></div><div class="ttdeci">bool adc_get_overrun_flag(uint32_t adc)</div><div class="ttdoc">ADC Read the Overrun Flag. </div><div class="ttdef"><b>Definition:</b> adc.c:315</div></div>
<div class="ttc" id="group__adc__api__trigger_html_ga76c6bccdcf0c0c25bacd9aef5aa41802"><div class="ttname"><a href="group__adc__api__trigger.html#ga76c6bccdcf0c0c25bacd9aef5aa41802">adc_enable_external_trigger_regular</a></div><div class="ttdeci">void adc_enable_external_trigger_regular(uint32_t adc, uint32_t trigger, uint32_t polarity)</div><div class="ttdoc">ADC Enable an External Trigger for Regular Channels. </div><div class="ttdef"><b>Definition:</b> adc.c:205</div></div>
<div class="ttc" id="group__adc__api__config_html_ga9e06102aeaf2f57f34c2b12124bd8be6"><div class="ttname"><a href="group__adc__api__config.html#ga9e06102aeaf2f57f34c2b12124bd8be6">adc_enable_temperature_sensor</a></div><div class="ttdeci">void adc_enable_temperature_sensor(void)</div><div class="ttdoc">ADC Enable The Temperature Sensor. </div><div class="ttdef"><b>Definition:</b> adc.c:415</div></div>
<div class="ttc" id="group__adc__file_html_gaaecf7b26e7d55235fa4e99c93fc4da9d"><div class="ttname"><a href="group__adc__file.html#gaaecf7b26e7d55235fa4e99c93fc4da9d">adc_awd</a></div><div class="ttdeci">bool adc_awd(uint32_t adc)</div><div class="ttdoc">ADC Read the Analog Watchdog Flag. </div><div class="ttdef"><b>Definition:</b> adc.c:401</div></div>
<div class="ttc" id="group__adc__defines_html_ga7089ba2bbbb3a1836535b74bf2f9dd55"><div class="ttname"><a href="group__adc__defines.html#ga7089ba2bbbb3a1836535b74bf2f9dd55">adc_enable_external_trigger_injected</a></div><div class="ttdeci">void adc_enable_external_trigger_injected(uint32_t adc, uint32_t trigger)</div><div class="ttdoc">ADC Enable an External Trigger for Injected Channels. </div><div class="ttdef"><b>Definition:</b> adc.c:312</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
