<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='852' ll='855' type='bool llvm::TargetLoweringBase::requiresUniformRegister(llvm::MachineFunction &amp; MF, const llvm::Value * ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='849'>/// Allows target to decide about the register class of the
  /// specific value that is live outside the defining block.
  /// Returns true if the value needs uniform register class.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='402' u='c' c='_ZN4llvm20FunctionLoweringInfo10CreateRegsEPKNS_5ValueE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11841' c='_ZNK4llvm16SITargetLowering23requiresUniformRegisterERNS_15MachineFunctionEPKNS_5ValueE'/>
