# generated on Thu Sep 21 10:23:50 2023
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.587  |  0.079  | -0.587  |   N/A   |   N/A   |  0.359  |
|           TNS (ns):| -21.028 |  0.000  | -21.028 |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   86    |    0    |   86    |   N/A   |   N/A   |    0    |
|          All Paths:|  1434   |  1423   |   689   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 73.060%
Routing Overflow: 0.00% H and 0.60% V
------------------------------------------------------------
