Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jul  1 11:48:44 2023
| Host         : DESKTOP-5FEH4HR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_SNN_timing_summary_routed.rpt -pb top_SNN_timing_summary_routed.pb -rpx top_SNN_timing_summary_routed.rpx -warn_on_violation
| Design       : top_SNN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     10          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               102         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (122)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10129)
----------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: INL/clr_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[0].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[10].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[11].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[12].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[13].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[14].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[15].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[16].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[17].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[18].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[19].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[1].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[20].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[21].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[22].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[23].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[24].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[25].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[26].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[27].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[28].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[29].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[2].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[30].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[31].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[32].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[33].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[34].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[35].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[36].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[37].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[38].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[39].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[3].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[40].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[41].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[42].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[43].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[44].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[45].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[46].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[47].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[48].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[49].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[4].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[50].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[51].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[52].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[53].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[54].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[55].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[56].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[57].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[58].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[59].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[5].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[60].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[61].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[62].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[63].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[64].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[65].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[66].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[67].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[68].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[69].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[6].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[70].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[71].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[72].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[73].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[74].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[75].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[76].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[77].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[78].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[79].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[7].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[80].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[81].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[82].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[83].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[84].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[85].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[86].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[87].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[88].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[89].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[8].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[90].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[91].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[92].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[93].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[94].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[95].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[96].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[98].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[99].Neuron_Instance/spike_out_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: SCL/NEURON_GEN[9].Neuron_Instance/spike_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: enable_winner_reg/L7/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (122)
--------------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.354        0.000                      0                11415        0.049        0.000                      0                11415        4.500        0.000                       0                  5785  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.354        0.000                      0                11415        0.049        0.000                      0                11415        4.500        0.000                       0                  5785  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[32].Neuron_Instance/p_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 1.283ns (15.637%)  route 6.922ns (84.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.702     5.305    SCL/NEURON_GEN[94].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X72Y79         FDRE                                         r  SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDRE (Prop_fdre_C_Q)         0.419     5.724 f  SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=3, routed)           0.867     6.590    SCL/NEURON_GEN[92].Neuron_Instance/spike_out_i_4[1]
    SLICE_X72Y79         LUT4 (Prop_lut4_I2_O)        0.296     6.886 r  SCL/NEURON_GEN[92].Neuron_Instance/spike_out_i_8/O
                         net (fo=2, routed)           0.607     7.494    SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg_1
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.118     7.612 r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_i_4/O
                         net (fo=169, routed)         2.970    10.581    SCL/NEURON_GEN[87].Neuron_Instance/p_reg[18]_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I2_O)        0.326    10.907 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__13/O
                         net (fo=42, routed)          1.190    12.097    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_55
    SLICE_X41Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.221 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__32/O
                         net (fo=24, routed)          1.288    13.509    SCL/NEURON_GEN[32].Neuron_Instance/E[0]
    SLICE_X40Y105        FDCE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/p_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.502    14.924    SCL/NEURON_GEN[32].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X40Y105        FDCE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/p_reg[0]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X40Y105        FDCE (Setup_fdce_C_CE)      -0.205    14.864    SCL/NEURON_GEN[32].Neuron_Instance/p_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.509    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[32].Neuron_Instance/p_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 1.283ns (15.743%)  route 6.867ns (84.257%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.702     5.305    SCL/NEURON_GEN[94].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X72Y79         FDRE                                         r  SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDRE (Prop_fdre_C_Q)         0.419     5.724 f  SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=3, routed)           0.867     6.590    SCL/NEURON_GEN[92].Neuron_Instance/spike_out_i_4[1]
    SLICE_X72Y79         LUT4 (Prop_lut4_I2_O)        0.296     6.886 r  SCL/NEURON_GEN[92].Neuron_Instance/spike_out_i_8/O
                         net (fo=2, routed)           0.607     7.494    SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg_1
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.118     7.612 r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_i_4/O
                         net (fo=169, routed)         2.970    10.581    SCL/NEURON_GEN[87].Neuron_Instance/p_reg[18]_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I2_O)        0.326    10.907 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__13/O
                         net (fo=42, routed)          1.190    12.097    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_55
    SLICE_X41Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.221 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__32/O
                         net (fo=24, routed)          1.233    13.454    SCL/NEURON_GEN[32].Neuron_Instance/E[0]
    SLICE_X39Y108        FDCE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/p_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.501    14.923    SCL/NEURON_GEN[32].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X39Y108        FDCE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/p_reg[10]/C
                         clock pessimism              0.180    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X39Y108        FDCE (Setup_fdce_C_CE)      -0.205    14.863    SCL/NEURON_GEN[32].Neuron_Instance/p_reg[10]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[32].Neuron_Instance/p_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 1.283ns (15.743%)  route 6.867ns (84.257%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.702     5.305    SCL/NEURON_GEN[94].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X72Y79         FDRE                                         r  SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDRE (Prop_fdre_C_Q)         0.419     5.724 f  SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=3, routed)           0.867     6.590    SCL/NEURON_GEN[92].Neuron_Instance/spike_out_i_4[1]
    SLICE_X72Y79         LUT4 (Prop_lut4_I2_O)        0.296     6.886 r  SCL/NEURON_GEN[92].Neuron_Instance/spike_out_i_8/O
                         net (fo=2, routed)           0.607     7.494    SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg_1
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.118     7.612 r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_i_4/O
                         net (fo=169, routed)         2.970    10.581    SCL/NEURON_GEN[87].Neuron_Instance/p_reg[18]_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I2_O)        0.326    10.907 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__13/O
                         net (fo=42, routed)          1.190    12.097    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_55
    SLICE_X41Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.221 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__32/O
                         net (fo=24, routed)          1.233    13.454    SCL/NEURON_GEN[32].Neuron_Instance/E[0]
    SLICE_X39Y108        FDCE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/p_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.501    14.923    SCL/NEURON_GEN[32].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X39Y108        FDCE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/p_reg[11]/C
                         clock pessimism              0.180    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X39Y108        FDCE (Setup_fdce_C_CE)      -0.205    14.863    SCL/NEURON_GEN[32].Neuron_Instance/p_reg[11]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[32].Neuron_Instance/p_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 1.283ns (15.743%)  route 6.867ns (84.257%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.702     5.305    SCL/NEURON_GEN[94].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X72Y79         FDRE                                         r  SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDRE (Prop_fdre_C_Q)         0.419     5.724 f  SCL/NEURON_GEN[94].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=3, routed)           0.867     6.590    SCL/NEURON_GEN[92].Neuron_Instance/spike_out_i_4[1]
    SLICE_X72Y79         LUT4 (Prop_lut4_I2_O)        0.296     6.886 r  SCL/NEURON_GEN[92].Neuron_Instance/spike_out_i_8/O
                         net (fo=2, routed)           0.607     7.494    SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg_1
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.118     7.612 r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_i_4/O
                         net (fo=169, routed)         2.970    10.581    SCL/NEURON_GEN[87].Neuron_Instance/p_reg[18]_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I2_O)        0.326    10.907 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__13/O
                         net (fo=42, routed)          1.190    12.097    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_55
    SLICE_X41Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.221 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__32/O
                         net (fo=24, routed)          1.233    13.454    SCL/NEURON_GEN[32].Neuron_Instance/E[0]
    SLICE_X39Y108        FDCE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/p_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.501    14.923    SCL/NEURON_GEN[32].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X39Y108        FDCE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/p_reg[12]/C
                         clock pessimism              0.180    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X39Y108        FDCE (Setup_fdce_C_CE)      -0.205    14.863    SCL/NEURON_GEN[32].Neuron_Instance/p_reg[12]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[33].Neuron_Instance/p_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 1.155ns (14.193%)  route 6.983ns (85.807%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.695     5.298    SCL/NEURON_GEN[90].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X73Y75         FDRE                                         r  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=2, routed)           0.738     6.492    SCL/NEURON_GEN[88].Neuron_Instance/allow_spike[2]
    SLICE_X73Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  SCL/NEURON_GEN[88].Neuron_Instance/spike_out_i_9/O
                         net (fo=2, routed)           0.699     7.315    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_reg_0
    SLICE_X73Y79         LUT5 (Prop_lut5_I4_O)        0.119     7.434 r  SCL/NEURON_GEN[87].Neuron_Instance/spike_out_i_5/O
                         net (fo=169, routed)         2.987    10.420    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_3
    SLICE_X49Y110        LUT6 (Prop_lut6_I1_O)        0.332    10.752 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__14/O
                         net (fo=42, routed)          1.274    12.026    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_56
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.150 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__33/O
                         net (fo=24, routed)          1.285    13.436    SCL/NEURON_GEN[33].Neuron_Instance/E[0]
    SLICE_X44Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.498    14.920    SCL/NEURON_GEN[33].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X44Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[0]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X44Y108        FDCE (Setup_fdce_C_CE)      -0.205    14.860    SCL/NEURON_GEN[33].Neuron_Instance/p_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[33].Neuron_Instance/p_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 1.155ns (14.193%)  route 6.983ns (85.807%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.695     5.298    SCL/NEURON_GEN[90].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X73Y75         FDRE                                         r  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=2, routed)           0.738     6.492    SCL/NEURON_GEN[88].Neuron_Instance/allow_spike[2]
    SLICE_X73Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  SCL/NEURON_GEN[88].Neuron_Instance/spike_out_i_9/O
                         net (fo=2, routed)           0.699     7.315    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_reg_0
    SLICE_X73Y79         LUT5 (Prop_lut5_I4_O)        0.119     7.434 r  SCL/NEURON_GEN[87].Neuron_Instance/spike_out_i_5/O
                         net (fo=169, routed)         2.987    10.420    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_3
    SLICE_X49Y110        LUT6 (Prop_lut6_I1_O)        0.332    10.752 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__14/O
                         net (fo=42, routed)          1.274    12.026    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_56
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.150 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__33/O
                         net (fo=24, routed)          1.285    13.436    SCL/NEURON_GEN[33].Neuron_Instance/E[0]
    SLICE_X44Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.498    14.920    SCL/NEURON_GEN[33].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X44Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[1]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X44Y108        FDCE (Setup_fdce_C_CE)      -0.205    14.860    SCL/NEURON_GEN[33].Neuron_Instance/p_reg[1]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[33].Neuron_Instance/p_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 1.155ns (14.193%)  route 6.983ns (85.807%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.695     5.298    SCL/NEURON_GEN[90].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X73Y75         FDRE                                         r  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=2, routed)           0.738     6.492    SCL/NEURON_GEN[88].Neuron_Instance/allow_spike[2]
    SLICE_X73Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  SCL/NEURON_GEN[88].Neuron_Instance/spike_out_i_9/O
                         net (fo=2, routed)           0.699     7.315    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_reg_0
    SLICE_X73Y79         LUT5 (Prop_lut5_I4_O)        0.119     7.434 r  SCL/NEURON_GEN[87].Neuron_Instance/spike_out_i_5/O
                         net (fo=169, routed)         2.987    10.420    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_3
    SLICE_X49Y110        LUT6 (Prop_lut6_I1_O)        0.332    10.752 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__14/O
                         net (fo=42, routed)          1.274    12.026    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_56
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.150 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__33/O
                         net (fo=24, routed)          1.285    13.436    SCL/NEURON_GEN[33].Neuron_Instance/E[0]
    SLICE_X44Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.498    14.920    SCL/NEURON_GEN[33].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X44Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[5]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X44Y108        FDCE (Setup_fdce_C_CE)      -0.205    14.860    SCL/NEURON_GEN[33].Neuron_Instance/p_reg[5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[33].Neuron_Instance/p_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 1.155ns (14.155%)  route 7.005ns (85.845%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.695     5.298    SCL/NEURON_GEN[90].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X73Y75         FDRE                                         r  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=2, routed)           0.738     6.492    SCL/NEURON_GEN[88].Neuron_Instance/allow_spike[2]
    SLICE_X73Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  SCL/NEURON_GEN[88].Neuron_Instance/spike_out_i_9/O
                         net (fo=2, routed)           0.699     7.315    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_reg_0
    SLICE_X73Y79         LUT5 (Prop_lut5_I4_O)        0.119     7.434 r  SCL/NEURON_GEN[87].Neuron_Instance/spike_out_i_5/O
                         net (fo=169, routed)         2.987    10.420    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_3
    SLICE_X49Y110        LUT6 (Prop_lut6_I1_O)        0.332    10.752 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__14/O
                         net (fo=42, routed)          1.274    12.026    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_56
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.150 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__33/O
                         net (fo=24, routed)          1.307    13.458    SCL/NEURON_GEN[33].Neuron_Instance/E[0]
    SLICE_X46Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.496    14.918    SCL/NEURON_GEN[33].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X46Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[2]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X46Y108        FDCE (Setup_fdce_C_CE)      -0.169    14.894    SCL/NEURON_GEN[33].Neuron_Instance/p_reg[2]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -13.458    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[33].Neuron_Instance/p_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 1.155ns (14.155%)  route 7.005ns (85.845%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.695     5.298    SCL/NEURON_GEN[90].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X73Y75         FDRE                                         r  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=2, routed)           0.738     6.492    SCL/NEURON_GEN[88].Neuron_Instance/allow_spike[2]
    SLICE_X73Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  SCL/NEURON_GEN[88].Neuron_Instance/spike_out_i_9/O
                         net (fo=2, routed)           0.699     7.315    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_reg_0
    SLICE_X73Y79         LUT5 (Prop_lut5_I4_O)        0.119     7.434 r  SCL/NEURON_GEN[87].Neuron_Instance/spike_out_i_5/O
                         net (fo=169, routed)         2.987    10.420    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_3
    SLICE_X49Y110        LUT6 (Prop_lut6_I1_O)        0.332    10.752 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__14/O
                         net (fo=42, routed)          1.274    12.026    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_56
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.150 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__33/O
                         net (fo=24, routed)          1.307    13.458    SCL/NEURON_GEN[33].Neuron_Instance/E[0]
    SLICE_X46Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.496    14.918    SCL/NEURON_GEN[33].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X46Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[4]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X46Y108        FDCE (Setup_fdce_C_CE)      -0.169    14.894    SCL/NEURON_GEN[33].Neuron_Instance/p_reg[4]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -13.458    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[33].Neuron_Instance/p_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 1.155ns (14.155%)  route 7.005ns (85.845%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.695     5.298    SCL/NEURON_GEN[90].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X73Y75         FDRE                                         r  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  SCL/NEURON_GEN[90].Neuron_Instance/spike_out_req_reg/Q
                         net (fo=2, routed)           0.738     6.492    SCL/NEURON_GEN[88].Neuron_Instance/allow_spike[2]
    SLICE_X73Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  SCL/NEURON_GEN[88].Neuron_Instance/spike_out_i_9/O
                         net (fo=2, routed)           0.699     7.315    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_reg_0
    SLICE_X73Y79         LUT5 (Prop_lut5_I4_O)        0.119     7.434 r  SCL/NEURON_GEN[87].Neuron_Instance/spike_out_i_5/O
                         net (fo=169, routed)         2.987    10.420    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_3
    SLICE_X49Y110        LUT6 (Prop_lut6_I1_O)        0.332    10.752 r  SCL/NEURON_GEN[87].Neuron_Instance/acc[23]_i_3__14/O
                         net (fo=42, routed)          1.274    12.026    SCL/NEURON_GEN[87].Neuron_Instance/spike_out_req_reg_56
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.124    12.150 r  SCL/NEURON_GEN[87].Neuron_Instance/p[23]_i_1__33/O
                         net (fo=24, routed)          1.307    13.458    SCL/NEURON_GEN[33].Neuron_Instance/E[0]
    SLICE_X46Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.496    14.918    SCL/NEURON_GEN[33].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X46Y108        FDCE                                         r  SCL/NEURON_GEN[33].Neuron_Instance/p_reg[7]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X46Y108        FDCE (Setup_fdce_C_CE)      -0.169    14.894    SCL/NEURON_GEN[33].Neuron_Instance/p_reg[7]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -13.458    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 SCL/NEURON_GEN[37].Neuron_Instance/p_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.357%)  route 0.233ns (55.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.600     1.519    SCL/NEURON_GEN[37].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X85Y103        FDCE                                         r  SCL/NEURON_GEN[37].Neuron_Instance/p_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  SCL/NEURON_GEN[37].Neuron_Instance/p_reg[11]/Q
                         net (fo=6, routed)           0.233     1.894    SCL/NEURON_GEN[37].Neuron_Instance/p__1[11]
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.939 r  SCL/NEURON_GEN[37].Neuron_Instance/acc[11]_i_1__37/O
                         net (fo=1, routed)           0.000     1.939    SCL/NEURON_GEN[37].Neuron_Instance/p_1_in__1[11]
    SLICE_X85Y99         FDCE                                         r  SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.879     2.044    SCL/NEURON_GEN[37].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X85Y99         FDCE                                         r  SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[11]/C
                         clock pessimism             -0.245     1.798    
    SLICE_X85Y99         FDCE (Hold_fdce_C_D)         0.091     1.889    SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SCL/NEURON_GEN[80].Neuron_Instance/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[80].Neuron_Instance/p_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.481%)  route 0.162ns (46.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.631     1.551    SCL/NEURON_GEN[80].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  SCL/NEURON_GEN[80].Neuron_Instance/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  SCL/NEURON_GEN[80].Neuron_Instance/acc_reg[0]/Q
                         net (fo=2, routed)           0.162     1.854    SCL/NEURON_GEN[80].Neuron_Instance/acc_reg_n_1_[0]
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  SCL/NEURON_GEN[80].Neuron_Instance/p[0]_i_1__81/O
                         net (fo=1, routed)           0.000     1.899    SCL/NEURON_GEN[80].Neuron_Instance/p[0]_i_1__81_n_1
    SLICE_X52Y50         FDCE                                         r  SCL/NEURON_GEN[80].Neuron_Instance/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.835     2.000    SCL/NEURON_GEN[80].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  SCL/NEURON_GEN[80].Neuron_Instance/p_reg[0]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.092     1.841    SCL/NEURON_GEN[80].Neuron_Instance/p_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SCL/NEURON_GEN[17].Neuron_Instance/p_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[17].Neuron_Instance/acc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.344%)  route 0.242ns (53.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.559     1.478    SCL/NEURON_GEN[17].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  SCL/NEURON_GEN[17].Neuron_Instance/p_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  SCL/NEURON_GEN[17].Neuron_Instance/p_reg[4]/Q
                         net (fo=6, routed)           0.242     1.884    SCL/NEURON_GEN[17].Neuron_Instance/p_reg_n_1_[4]
    SLICE_X54Y109        LUT6 (Prop_lut6_I0_O)        0.045     1.929 r  SCL/NEURON_GEN[17].Neuron_Instance/acc[4]_i_1__16/O
                         net (fo=1, routed)           0.000     1.929    SCL/NEURON_GEN[17].Neuron_Instance/acc[4]_i_1__16_n_1
    SLICE_X54Y109        FDCE                                         r  SCL/NEURON_GEN[17].Neuron_Instance/acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.826     1.992    SCL/NEURON_GEN[17].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X54Y109        FDCE                                         r  SCL/NEURON_GEN[17].Neuron_Instance/acc_reg[4]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X54Y109        FDCE (Hold_fdce_C_D)         0.121     1.862    SCL/NEURON_GEN[17].Neuron_Instance/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[37].Neuron_Instance/p_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.900%)  route 0.227ns (52.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.608     1.527    SCL/NEURON_GEN[37].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X88Y97         FDCE                                         r  SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDCE (Prop_fdce_C_Q)         0.164     1.691 r  SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[1]/Q
                         net (fo=5, routed)           0.227     1.919    SCL/NEURON_GEN[37].Neuron_Instance/acc__1[1]
    SLICE_X89Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.964 r  SCL/NEURON_GEN[37].Neuron_Instance/p[1]_i_1__37/O
                         net (fo=1, routed)           0.000     1.964    SCL/NEURON_GEN[37].Neuron_Instance/p[1]_i_1__37_n_1
    SLICE_X89Y103        FDCE                                         r  SCL/NEURON_GEN[37].Neuron_Instance/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.872     2.038    SCL/NEURON_GEN[37].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X89Y103        FDCE                                         r  SCL/NEURON_GEN[37].Neuron_Instance/p_reg[1]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X89Y103        FDCE (Hold_fdce_C_D)         0.091     1.883    SCL/NEURON_GEN[37].Neuron_Instance/p_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SCL/NEURON_GEN[48].Neuron_Instance/p_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[48].Neuron_Instance/acc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.115%)  route 0.256ns (57.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.561     1.480    SCL/NEURON_GEN[48].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X52Y87         FDCE                                         r  SCL/NEURON_GEN[48].Neuron_Instance/p_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  SCL/NEURON_GEN[48].Neuron_Instance/p_reg[0]/Q
                         net (fo=3, routed)           0.256     1.877    SCL/NEURON_GEN[48].Neuron_Instance/p__2[0]
    SLICE_X51Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.922 r  SCL/NEURON_GEN[48].Neuron_Instance/acc[0]_i_1__48/O
                         net (fo=1, routed)           0.000     1.922    SCL/NEURON_GEN[48].Neuron_Instance/p_1_in__2[0]
    SLICE_X51Y87         FDCE                                         r  SCL/NEURON_GEN[48].Neuron_Instance/acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.831     1.996    SCL/NEURON_GEN[48].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X51Y87         FDCE                                         r  SCL/NEURON_GEN[48].Neuron_Instance/acc_reg[0]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X51Y87         FDCE (Hold_fdce_C_D)         0.092     1.837    SCL/NEURON_GEN[48].Neuron_Instance/acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SCL/NEURON_GEN[37].Neuron_Instance/p_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.357%)  route 0.312ns (62.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.602     1.521    SCL/NEURON_GEN[37].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X89Y101        FDCE                                         r  SCL/NEURON_GEN[37].Neuron_Instance/p_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  SCL/NEURON_GEN[37].Neuron_Instance/p_reg[6]/Q
                         net (fo=6, routed)           0.312     1.974    SCL/NEURON_GEN[37].Neuron_Instance/p__1[6]
    SLICE_X88Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.019 r  SCL/NEURON_GEN[37].Neuron_Instance/acc[6]_i_1__37/O
                         net (fo=1, routed)           0.000     2.019    SCL/NEURON_GEN[37].Neuron_Instance/p_1_in__1[6]
    SLICE_X88Y98         FDCE                                         r  SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.880     2.045    SCL/NEURON_GEN[37].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X88Y98         FDCE                                         r  SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[6]/C
                         clock pessimism             -0.245     1.799    
    SLICE_X88Y98         FDCE (Hold_fdce_C_D)         0.121     1.920    SCL/NEURON_GEN[37].Neuron_Instance/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 INL/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INL/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.567     1.486    INL/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  INL/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  INL/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    INL/counter_reg_n_1_[11]
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  INL/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    INL/counter_reg[12]_i_1_n_1
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  INL/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    INL/data0[13]
    SLICE_X60Y100        FDRE                                         r  INL/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.832     1.997    INL/clk_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  INL/counter_reg[13]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    INL/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SCL/NEURON_GEN[48].Neuron_Instance/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[48].Neuron_Instance/p_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.913%)  route 0.280ns (60.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.562     1.481    SCL/NEURON_GEN[48].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X51Y87         FDCE                                         r  SCL/NEURON_GEN[48].Neuron_Instance/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  SCL/NEURON_GEN[48].Neuron_Instance/acc_reg[1]/Q
                         net (fo=5, routed)           0.280     1.902    SCL/NEURON_GEN[48].Neuron_Instance/acc__2[1]
    SLICE_X52Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.947 r  SCL/NEURON_GEN[48].Neuron_Instance/p[1]_i_1__48/O
                         net (fo=1, routed)           0.000     1.947    SCL/NEURON_GEN[48].Neuron_Instance/p[1]_i_1__48_n_1
    SLICE_X52Y87         FDCE                                         r  SCL/NEURON_GEN[48].Neuron_Instance/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.830     1.995    SCL/NEURON_GEN[48].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X52Y87         FDCE                                         r  SCL/NEURON_GEN[48].Neuron_Instance/p_reg[1]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X52Y87         FDCE (Hold_fdce_C_D)         0.091     1.835    SCL/NEURON_GEN[48].Neuron_Instance/p_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 INL/spike_reg_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/NEURON_GEN[67].Neuron_Instance/p_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.826%)  route 0.281ns (60.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.561     1.480    INL/clk_IBUF_BUFG
    SLICE_X51Y85         FDCE                                         r  INL/spike_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  INL/spike_reg_rep__3/Q
                         net (fo=135, routed)         0.281     1.902    SCL/NEURON_GEN[67].Neuron_Instance/p_reg[0]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  SCL/NEURON_GEN[67].Neuron_Instance/p[18]_i_1__67/O
                         net (fo=1, routed)           0.000     1.947    SCL/NEURON_GEN[67].Neuron_Instance/p[18]_i_1__67_n_1
    SLICE_X55Y85         FDCE                                         r  SCL/NEURON_GEN[67].Neuron_Instance/p_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.829     1.994    SCL/NEURON_GEN[67].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X55Y85         FDCE                                         r  SCL/NEURON_GEN[67].Neuron_Instance/p_reg[18]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X55Y85         FDCE (Hold_fdce_C_D)         0.092     1.835    SCL/NEURON_GEN[67].Neuron_Instance/p_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 INL/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INL/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.567     1.486    INL/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  INL/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  INL/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    INL/counter_reg_n_1_[11]
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  INL/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    INL/counter_reg[12]_i_1_n_1
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  INL/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    INL/data0[15]
    SLICE_X60Y100        FDRE                                         r  INL/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.832     1.997    INL/clk_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  INL/counter_reg[15]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    INL/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y100   INL/clr_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y100   INL/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y99    INL/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y99    INL/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y99    INL/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y100   INL/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y100   INL/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y100   INL/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y100   INL/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y100   INL/clr_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y100   INL/clr_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y100   INL/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y100   INL/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y100   INL/clr_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y100   INL/clr_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y100   INL/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y100   INL/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y99    INL/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            enable_winner_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.386ns  (logic 1.726ns (11.995%)  route 12.660ns (88.005%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=5739, routed)       11.655    13.133    SCL/NEURON_GEN[12].Neuron_Instance/rst_IBUF
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.257 f  SCL/NEURON_GEN[12].Neuron_Instance/enable_winner_reg_i_2/O
                         net (fo=2, routed)           1.005    14.262    enable_winner_reg/CLR
    SLICE_X61Y91         LUT3 (Prop_lut3_I1_O)        0.124    14.386 r  enable_winner_reg/L3_1/O
                         net (fo=1, routed)           0.000    14.386    enable_winner_reg/D0
    SLICE_X61Y91         LDCE                                         r  enable_winner_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/spike_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.508ns  (logic 1.478ns (12.839%)  route 10.031ns (87.161%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       10.031    11.508    INL/NEURON_GEN[0].Neuron_Input_Instance/rst_IBUF
    SLICE_X61Y98         FDCE                                         f  INL/NEURON_GEN[0].Neuron_Input_Instance/spike_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.428ns  (logic 1.478ns (12.930%)  route 9.950ns (87.070%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)        9.950    11.428    INL/NEURON_GEN[0].Neuron_Input_Instance/rst_IBUF
    SLICE_X61Y97         FDCE                                         f  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.428ns  (logic 1.478ns (12.930%)  route 9.950ns (87.070%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)        9.950    11.428    INL/NEURON_GEN[0].Neuron_Input_Instance/rst_IBUF
    SLICE_X61Y97         FDCE                                         f  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.428ns  (logic 1.478ns (12.930%)  route 9.950ns (87.070%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)        9.950    11.428    INL/NEURON_GEN[0].Neuron_Input_Instance/rst_IBUF
    SLICE_X61Y97         FDCE                                         f  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.411ns  (logic 1.478ns (12.949%)  route 9.934ns (87.051%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)        9.934    11.411    INL/NEURON_GEN[0].Neuron_Input_Instance/rst_IBUF
    SLICE_X61Y99         FDCE                                         f  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.411ns  (logic 1.478ns (12.949%)  route 9.934ns (87.051%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)        9.934    11.411    INL/NEURON_GEN[0].Neuron_Input_Instance/rst_IBUF
    SLICE_X61Y99         FDCE                                         f  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.411ns  (logic 1.478ns (12.949%)  route 9.934ns (87.051%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)        9.934    11.411    INL/NEURON_GEN[0].Neuron_Input_Instance/rst_IBUF
    SLICE_X61Y99         FDCE                                         f  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.411ns  (logic 1.478ns (12.949%)  route 9.934ns (87.051%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)        9.934    11.411    INL/NEURON_GEN[0].Neuron_Input_Instance/rst_IBUF
    SLICE_X61Y99         FDCE                                         f  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.411ns  (logic 1.478ns (12.949%)  route 9.934ns (87.051%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)        9.934    11.411    INL/NEURON_GEN[0].Neuron_Input_Instance/rst_IBUF
    SLICE_X61Y99         FDCE                                         f  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.111%)  route 0.145ns (43.889%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/C
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/Q
                         net (fo=6, routed)           0.145     0.286    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]
    SLICE_X61Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.331    INL/NEURON_GEN[0].Neuron_Input_Instance/count[4]_i_1_n_1
    SLICE_X61Y97         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.226ns (65.830%)  route 0.117ns (34.170%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/C
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/Q
                         net (fo=4, routed)           0.117     0.245    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]
    SLICE_X61Y99         LUT4 (Prop_lut4_I1_O)        0.098     0.343 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.343    INL/NEURON_GEN[0].Neuron_Input_Instance/count[7]_i_1_n_1
    SLICE_X61Y99         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.232ns (66.417%)  route 0.117ns (33.583%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/C
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/Q
                         net (fo=4, routed)           0.117     0.245    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]
    SLICE_X61Y99         LUT5 (Prop_lut5_I3_O)        0.104     0.349 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.349    INL/NEURON_GEN[0].Neuron_Input_Instance/count[8]_i_1_n_1
    SLICE_X61Y99         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/C
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/Q
                         net (fo=6, routed)           0.180     0.321    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]
    SLICE_X61Y97         LUT5 (Prop_lut5_I1_O)        0.042     0.363 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    INL/NEURON_GEN[0].Neuron_Input_Instance/count[3]_i_1_n_1
    SLICE_X61Y97         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/C
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/Q
                         net (fo=6, routed)           0.180     0.321    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]
    SLICE_X61Y97         LUT4 (Prop_lut4_I0_O)        0.045     0.366 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    INL/NEURON_GEN[0].Neuron_Input_Instance/count[2]_i_1_n_1
    SLICE_X61Y97         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[5]/C
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[5]/Q
                         net (fo=3, routed)           0.243     0.384    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[5]
    SLICE_X61Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.429 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.429    INL/NEURON_GEN[0].Neuron_Input_Instance/count[5]_i_1_n_1
    SLICE_X61Y99         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.226ns (50.072%)  route 0.225ns (49.928%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/C
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/Q
                         net (fo=4, routed)           0.225     0.353    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]
    SLICE_X61Y99         LUT3 (Prop_lut3_I0_O)        0.098     0.451 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.451    INL/NEURON_GEN[0].Neuron_Input_Instance/count[6]_i_1_n_1
    SLICE_X61Y99         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.224ns (48.639%)  route 0.237ns (51.361%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[1]/C
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[1]/Q
                         net (fo=7, routed)           0.237     0.365    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[1]
    SLICE_X61Y99         LUT3 (Prop_lut3_I0_O)        0.096     0.461 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.461    INL/NEURON_GEN[0].Neuron_Input_Instance/count[1]_i_1_n_1
    SLICE_X61Y99         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/spike_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.267ns (57.018%)  route 0.201ns (42.982%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[7]/C
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[7]/Q
                         net (fo=3, routed)           0.201     0.342    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[7]
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.045     0.387 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.387    INL/NEURON_GEN[0].Neuron_Input_Instance/count1_carry_i_1_n_1
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     0.468 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count1_carry/CO[2]
                         net (fo=10, routed)          0.000     0.468    INL/NEURON_GEN[0].Neuron_Input_Instance/load
    SLICE_X61Y98         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/spike_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.186ns (35.630%)  route 0.336ns (64.370%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE                         0.000     0.000 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[0]/C
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[0]/Q
                         net (fo=8, routed)           0.336     0.477    INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[0]
    SLICE_X61Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.522 r  INL/NEURON_GEN[0].Neuron_Input_Instance/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.522    INL/NEURON_GEN[0].Neuron_Input_Instance/count[0]_i_1_n_1
    SLICE_X61Y99         FDCE                                         r  INL/NEURON_GEN[0].Neuron_Input_Instance/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.832ns  (logic 2.424ns (22.379%)  route 8.408ns (77.621%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         5.179    14.881    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X63Y117        LUT2 (Prop_lut2_I0_O)        0.357    15.238 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[12]_i_1/O
                         net (fo=1, routed)           0.807    16.044    SCL/NEURON_GEN[88].Neuron_Instance_n_19
    SLICE_X66Y117        LDCE                                         r  SCL/inhibit_array_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.808ns  (logic 2.420ns (22.390%)  route 8.388ns (77.610%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         5.410    15.111    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X58Y117        LUT2 (Prop_lut2_I0_O)        0.353    15.464 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[6]_i_1/O
                         net (fo=1, routed)           0.557    16.021    SCL/NEURON_GEN[88].Neuron_Instance_n_13
    SLICE_X63Y117        LDCE                                         r  SCL/inhibit_array_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[97]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.747ns  (logic 2.421ns (22.528%)  route 8.326ns (77.472%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         5.023    14.724    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X61Y70         LUT2 (Prop_lut2_I0_O)        0.354    15.078 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[97]_i_1/O
                         net (fo=1, routed)           0.881    15.959    SCL/NEURON_GEN[88].Neuron_Instance_n_104
    SLICE_X60Y70         LDCE                                         r  SCL/inhibit_array_reg[97]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 2.424ns (22.666%)  route 8.270ns (77.334%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         5.043    14.744    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X77Y119        LUT2 (Prop_lut2_I0_O)        0.357    15.101 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[14]_i_1/O
                         net (fo=1, routed)           0.806    15.907    SCL/NEURON_GEN[88].Neuron_Instance_n_21
    SLICE_X83Y119        LDCE                                         r  SCL/inhibit_array_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[76]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.622ns  (logic 2.391ns (22.509%)  route 8.231ns (77.491%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         5.133    14.834    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.324    15.158 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[76]_i_1/O
                         net (fo=1, routed)           0.677    15.835    SCL/NEURON_GEN[88].Neuron_Instance_n_83
    SLICE_X51Y66         LDCE                                         r  SCL/inhibit_array_reg[76]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[80]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.614ns  (logic 2.422ns (22.819%)  route 8.192ns (77.181%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         5.388    15.089    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.355    15.444 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[80]_i_1/O
                         net (fo=1, routed)           0.382    15.827    SCL/NEURON_GEN[88].Neuron_Instance_n_87
    SLICE_X60Y64         LDCE                                         r  SCL/inhibit_array_reg[80]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[75]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.526ns  (logic 2.396ns (22.764%)  route 8.130ns (77.236%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         5.133    14.834    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.329    15.163 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[75]_i_1/O
                         net (fo=1, routed)           0.575    15.738    SCL/NEURON_GEN[88].Neuron_Instance_n_82
    SLICE_X55Y70         LDCE                                         r  SCL/inhibit_array_reg[75]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[77]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.487ns  (logic 2.396ns (22.847%)  route 8.091ns (77.152%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         5.028    14.729    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X61Y70         LUT2 (Prop_lut2_I0_O)        0.329    15.058 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[77]_i_1/O
                         net (fo=1, routed)           0.642    15.700    SCL/NEURON_GEN[88].Neuron_Instance_n_84
    SLICE_X60Y70         LDCE                                         r  SCL/inhibit_array_reg[77]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[92]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.398ns  (logic 2.396ns (23.042%)  route 8.002ns (76.958%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         4.610    14.311    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.329    14.640 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[92]_i_1/O
                         net (fo=1, routed)           0.971    15.611    SCL/NEURON_GEN[88].Neuron_Instance_n_99
    SLICE_X66Y69         LDCE                                         r  SCL/inhibit_array_reg[92]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[78]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.397ns  (logic 2.425ns (23.325%)  route 7.972ns (76.675%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.610     5.213    SCL/NEURON_GEN[97].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X61Y75         FDCE                                         r  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.669 f  SCL/NEURON_GEN[97].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           2.422     8.090    SCL/NEURON_GEN[97].Neuron_Instance/p_0_in191_in
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  SCL/NEURON_GEN[97].Neuron_Instance/inhibit_array_reg[0]_i_44/O
                         net (fo=1, routed)           0.000     8.214    SCL/NEURON_GEN[88].Neuron_Instance/S[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.746    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_36_n_1
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.860    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_31_n_1
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.974    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_26_n_1
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.088    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_21_n_1
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.202    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_16_n_1
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.316    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_11_n_1
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.430    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_6_n_1
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.544    SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_3_n_1
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.701 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[0]_i_2/CO[1]
                         net (fo=101, routed)         5.028    14.729    SCL/NEURON_GEN[88].Neuron_Instance/CO[0]
    SLICE_X61Y70         LUT2 (Prop_lut2_I0_O)        0.358    15.087 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[78]_i_1/O
                         net (fo=1, routed)           0.522    15.609    SCL/NEURON_GEN[88].Neuron_Instance_n_85
    SLICE_X60Y70         LDCE                                         r  SCL/inhibit_array_reg[78]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCL/NEURON_GEN[57].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.419%)  route 0.096ns (31.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.564     1.483    SCL/NEURON_GEN[57].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  SCL/NEURON_GEN[57].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.164     1.647 f  SCL/NEURON_GEN[57].Neuron_Instance/spike_out_reg/Q
                         net (fo=4, routed)           0.096     1.744    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in111_in
    SLICE_X39Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[57]_i_1/O
                         net (fo=1, routed)           0.000     1.789    SCL/NEURON_GEN[88].Neuron_Instance_n_64
    SLICE_X39Y63         LDCE                                         r  SCL/inhibit_array_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[99].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[99]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.189ns (60.654%)  route 0.123ns (39.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.567     1.486    SCL/NEURON_GEN[99].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X65Y90         FDCE                                         r  SCL/NEURON_GEN[99].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  SCL/NEURON_GEN[99].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           0.123     1.750    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in195_in
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.048     1.798 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[99]_i_1/O
                         net (fo=1, routed)           0.000     1.798    SCL/NEURON_GEN[88].Neuron_Instance_n_106
    SLICE_X64Y90         LDCE                                         r  SCL/inhibit_array_reg[99]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[35].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.209ns (57.333%)  route 0.156ns (42.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.558     1.477    SCL/NEURON_GEN[35].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X70Y115        FDCE                                         r  SCL/NEURON_GEN[35].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDCE (Prop_fdce_C_Q)         0.164     1.641 f  SCL/NEURON_GEN[35].Neuron_Instance/spike_out_reg/Q
                         net (fo=4, routed)           0.156     1.797    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in67_in
    SLICE_X70Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.842 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[35]_i_1/O
                         net (fo=1, routed)           0.000     1.842    SCL/NEURON_GEN[88].Neuron_Instance_n_42
    SLICE_X70Y114        LDCE                                         r  SCL/inhibit_array_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[74].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[74]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.212ns (57.616%)  route 0.156ns (42.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.567     1.486    SCL/NEURON_GEN[74].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  SCL/NEURON_GEN[74].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  SCL/NEURON_GEN[74].Neuron_Instance/spike_out_reg/Q
                         net (fo=4, routed)           0.156     1.806    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in145_in
    SLICE_X63Y89         LUT2 (Prop_lut2_I1_O)        0.048     1.854 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[74]_i_1/O
                         net (fo=1, routed)           0.000     1.854    SCL/NEURON_GEN[88].Neuron_Instance_n_81
    SLICE_X63Y89         LDCE                                         r  SCL/inhibit_array_reg[74]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[13].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.438%)  route 0.149ns (41.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.583     1.502    SCL/NEURON_GEN[13].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X76Y119        FDCE                                         r  SCL/NEURON_GEN[13].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDCE (Prop_fdce_C_Q)         0.164     1.666 f  SCL/NEURON_GEN[13].Neuron_Instance/spike_out_reg/Q
                         net (fo=4, routed)           0.149     1.815    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in23_in
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.860    SCL/NEURON_GEN[88].Neuron_Instance_n_20
    SLICE_X77Y119        LDCE                                         r  SCL/inhibit_array_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[82].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[82]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.183ns (43.299%)  route 0.240ns (56.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.560     1.479    SCL/NEURON_GEN[82].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  SCL/NEURON_GEN[82].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     1.620 f  SCL/NEURON_GEN[82].Neuron_Instance/spike_out_reg/Q
                         net (fo=4, routed)           0.181     1.801    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in161_in
    SLICE_X63Y80         LUT2 (Prop_lut2_I1_O)        0.042     1.843 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[82]_i_1/O
                         net (fo=1, routed)           0.059     1.902    SCL/NEURON_GEN[88].Neuron_Instance_n_89
    SLICE_X62Y80         LDCE                                         r  SCL/inhibit_array_reg[82]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[17].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.530%)  route 0.251ns (57.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.559     1.478    SCL/NEURON_GEN[17].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  SCL/NEURON_GEN[17].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141     1.619 f  SCL/NEURON_GEN[17].Neuron_Instance/spike_out_reg/Q
                         net (fo=5, routed)           0.251     1.871    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in31_in
    SLICE_X51Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.916 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.916    SCL/NEURON_GEN[88].Neuron_Instance_n_24
    SLICE_X51Y103        LDCE                                         r  SCL/inhibit_array_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[85].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[85]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.093%)  route 0.236ns (55.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.583     1.502    SCL/NEURON_GEN[85].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X73Y73         FDCE                                         r  SCL/NEURON_GEN[85].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  SCL/NEURON_GEN[85].Neuron_Instance/spike_out_reg/Q
                         net (fo=4, routed)           0.236     1.879    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in167_in
    SLICE_X74Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.924 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[85]_i_1/O
                         net (fo=1, routed)           0.000     1.924    SCL/NEURON_GEN[88].Neuron_Instance_n_92
    SLICE_X74Y72         LDCE                                         r  SCL/inhibit_array_reg[85]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[21].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.209ns (50.880%)  route 0.202ns (49.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.597     1.516    SCL/NEURON_GEN[21].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X74Y96         FDCE                                         r  SCL/NEURON_GEN[21].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDCE (Prop_fdce_C_Q)         0.164     1.680 f  SCL/NEURON_GEN[21].Neuron_Instance/spike_out_reg/Q
                         net (fo=4, routed)           0.202     1.882    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in39_in
    SLICE_X76Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.927 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.927    SCL/NEURON_GEN[88].Neuron_Instance_n_28
    SLICE_X76Y99         LDCE                                         r  SCL/inhibit_array_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL/NEURON_GEN[3].Neuron_Instance/spike_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL/inhibit_array_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.186ns (41.261%)  route 0.265ns (58.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.560     1.479    SCL/NEURON_GEN[3].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X35Y115        FDCE                                         r  SCL/NEURON_GEN[3].Neuron_Instance/spike_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDCE (Prop_fdce_C_Q)         0.141     1.620 f  SCL/NEURON_GEN[3].Neuron_Instance/spike_out_reg/Q
                         net (fo=4, routed)           0.154     1.774    SCL/NEURON_GEN[88].Neuron_Instance/p_0_in3_in
    SLICE_X35Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.819 r  SCL/NEURON_GEN[88].Neuron_Instance/inhibit_array_reg[3]_i_1/O
                         net (fo=1, routed)           0.111     1.930    SCL/NEURON_GEN[88].Neuron_Instance_n_10
    SLICE_X35Y114        LDCE                                         r  SCL/inhibit_array_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         15434 Endpoints
Min Delay         15434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.639ns  (logic 1.478ns (5.547%)  route 25.161ns (94.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.161    26.639    SCL/NEURON_GEN[84].Neuron_Instance/rst_IBUF
    SLICE_X78Y77         FDCE                                         f  SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.586     5.009    SCL/NEURON_GEN[84].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X78Y77         FDCE                                         r  SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.639ns  (logic 1.478ns (5.547%)  route 25.161ns (94.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.161    26.639    SCL/NEURON_GEN[84].Neuron_Instance/rst_IBUF
    SLICE_X78Y77         FDCE                                         f  SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.586     5.009    SCL/NEURON_GEN[84].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X78Y77         FDCE                                         r  SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.639ns  (logic 1.478ns (5.547%)  route 25.161ns (94.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.161    26.639    SCL/NEURON_GEN[84].Neuron_Instance/rst_IBUF
    SLICE_X78Y77         FDCE                                         f  SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.586     5.009    SCL/NEURON_GEN[84].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X78Y77         FDCE                                         r  SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.639ns  (logic 1.478ns (5.547%)  route 25.161ns (94.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.161    26.639    SCL/NEURON_GEN[84].Neuron_Instance/rst_IBUF
    SLICE_X78Y77         FDCE                                         f  SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.586     5.009    SCL/NEURON_GEN[84].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X78Y77         FDCE                                         r  SCL/NEURON_GEN[84].Neuron_Instance/acc_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[84].Neuron_Instance/p_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.501ns  (logic 1.478ns (5.576%)  route 25.023ns (94.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.023    26.501    SCL/NEURON_GEN[84].Neuron_Instance/rst_IBUF
    SLICE_X78Y76         FDCE                                         f  SCL/NEURON_GEN[84].Neuron_Instance/p_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.585     5.008    SCL/NEURON_GEN[84].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X78Y76         FDCE                                         r  SCL/NEURON_GEN[84].Neuron_Instance/p_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[84].Neuron_Instance/p_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.501ns  (logic 1.478ns (5.576%)  route 25.023ns (94.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.023    26.501    SCL/NEURON_GEN[84].Neuron_Instance/rst_IBUF
    SLICE_X78Y76         FDCE                                         f  SCL/NEURON_GEN[84].Neuron_Instance/p_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.585     5.008    SCL/NEURON_GEN[84].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X78Y76         FDCE                                         r  SCL/NEURON_GEN[84].Neuron_Instance/p_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[84].Neuron_Instance/p_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.501ns  (logic 1.478ns (5.576%)  route 25.023ns (94.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.023    26.501    SCL/NEURON_GEN[84].Neuron_Instance/rst_IBUF
    SLICE_X78Y76         FDCE                                         f  SCL/NEURON_GEN[84].Neuron_Instance/p_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.585     5.008    SCL/NEURON_GEN[84].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X78Y76         FDCE                                         r  SCL/NEURON_GEN[84].Neuron_Instance/p_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[87].Neuron_Instance/acc_reg[21]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.501ns  (logic 1.478ns (5.576%)  route 25.023ns (94.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.023    26.501    SCL/NEURON_GEN[87].Neuron_Instance/rst_IBUF
    SLICE_X79Y76         FDPE                                         f  SCL/NEURON_GEN[87].Neuron_Instance/acc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.585     5.008    SCL/NEURON_GEN[87].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X79Y76         FDPE                                         r  SCL/NEURON_GEN[87].Neuron_Instance/acc_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[87].Neuron_Instance/acc_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.501ns  (logic 1.478ns (5.576%)  route 25.023ns (94.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.023    26.501    SCL/NEURON_GEN[87].Neuron_Instance/rst_IBUF
    SLICE_X79Y76         FDCE                                         f  SCL/NEURON_GEN[87].Neuron_Instance/acc_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.585     5.008    SCL/NEURON_GEN[87].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X79Y76         FDCE                                         r  SCL/NEURON_GEN[87].Neuron_Instance/acc_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCL/NEURON_GEN[87].Neuron_Instance/acc_reg[23]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.501ns  (logic 1.478ns (5.576%)  route 25.023ns (94.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=5739, routed)       25.023    26.501    SCL/NEURON_GEN[87].Neuron_Instance/rst_IBUF
    SLICE_X79Y76         FDPE                                         f  SCL/NEURON_GEN[87].Neuron_Instance/acc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        1.585     5.008    SCL/NEURON_GEN[87].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X79Y76         FDPE                                         r  SCL/NEURON_GEN[87].Neuron_Instance/acc_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCL/inhibit_array_reg[34]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[34].Neuron_Instance/acc_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.203ns (64.846%)  route 0.110ns (35.154%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[34]/G
    SLICE_X53Y108        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  SCL/inhibit_array_reg[34]/Q
                         net (fo=9, routed)           0.110     0.268    SCL/NEURON_GEN[34].Neuron_Instance/Q[0]
    SLICE_X54Y108        LUT5 (Prop_lut5_I2_O)        0.045     0.313 r  SCL/NEURON_GEN[34].Neuron_Instance/acc[17]_i_1__34/O
                         net (fo=1, routed)           0.000     0.313    SCL/NEURON_GEN[34].Neuron_Instance/acc[17]_i_1__34_n_1
    SLICE_X54Y108        FDPE                                         r  SCL/NEURON_GEN[34].Neuron_Instance/acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.826     1.992    SCL/NEURON_GEN[34].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X54Y108        FDPE                                         r  SCL/NEURON_GEN[34].Neuron_Instance/acc_reg[17]/C

Slack:                    inf
  Source:                 SCL/inhibit_array_reg[75]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[75].Neuron_Instance/acc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.203ns (60.301%)  route 0.134ns (39.699%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[75]/G
    SLICE_X55Y70         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  SCL/inhibit_array_reg[75]/Q
                         net (fo=36, routed)          0.134     0.292    SCL/NEURON_GEN[75].Neuron_Instance/Q[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.045     0.337 r  SCL/NEURON_GEN[75].Neuron_Instance/acc[14]_i_1__76/O
                         net (fo=1, routed)           0.000     0.337    SCL/NEURON_GEN[75].Neuron_Instance/acc[14]_i_1__76_n_1
    SLICE_X54Y70         FDCE                                         r  SCL/NEURON_GEN[75].Neuron_Instance/acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.823     1.988    SCL/NEURON_GEN[75].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X54Y70         FDCE                                         r  SCL/NEURON_GEN[75].Neuron_Instance/acc_reg[14]/C

Slack:                    inf
  Source:                 SCL/inhibit_array_reg[75]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[75].Neuron_Instance/acc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.203ns (59.593%)  route 0.138ns (40.407%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[75]/G
    SLICE_X55Y70         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  SCL/inhibit_array_reg[75]/Q
                         net (fo=36, routed)          0.138     0.296    SCL/NEURON_GEN[75].Neuron_Instance/Q[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.045     0.341 r  SCL/NEURON_GEN[75].Neuron_Instance/acc[15]_i_1__76/O
                         net (fo=1, routed)           0.000     0.341    SCL/NEURON_GEN[75].Neuron_Instance/acc[15]_i_1__76_n_1
    SLICE_X54Y70         FDCE                                         r  SCL/NEURON_GEN[75].Neuron_Instance/acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.823     1.988    SCL/NEURON_GEN[75].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X54Y70         FDCE                                         r  SCL/NEURON_GEN[75].Neuron_Instance/acc_reg[15]/C

Slack:                    inf
  Source:                 SCL/inhibit_array_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[7].Neuron_Instance/p_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.203ns (55.340%)  route 0.164ns (44.660%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[7]/G
    SLICE_X48Y120        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  SCL/inhibit_array_reg[7]/Q
                         net (fo=36, routed)          0.164     0.322    SCL/NEURON_GEN[7].Neuron_Instance/Q[0]
    SLICE_X49Y121        LUT6 (Prop_lut6_I3_O)        0.045     0.367 r  SCL/NEURON_GEN[7].Neuron_Instance/p[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.367    SCL/NEURON_GEN[7].Neuron_Instance/p[0]_i_1__6_n_1
    SLICE_X49Y121        FDCE                                         r  SCL/NEURON_GEN[7].Neuron_Instance/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.819     1.984    SCL/NEURON_GEN[7].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X49Y121        FDCE                                         r  SCL/NEURON_GEN[7].Neuron_Instance/p_reg[0]/C

Slack:                    inf
  Source:                 SCL/inhibit_array_reg[67]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[67].Neuron_Instance/acc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.203ns (53.085%)  route 0.179ns (46.915%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[67]/G
    SLICE_X59Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  SCL/inhibit_array_reg[67]/Q
                         net (fo=36, routed)          0.179     0.337    SCL/NEURON_GEN[67].Neuron_Instance/Q[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.382 r  SCL/NEURON_GEN[67].Neuron_Instance/acc[16]_i_1__67/O
                         net (fo=1, routed)           0.000     0.382    SCL/NEURON_GEN[67].Neuron_Instance/acc[16]_i_1__67_n_1
    SLICE_X56Y83         FDCE                                         r  SCL/NEURON_GEN[67].Neuron_Instance/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.828     1.993    SCL/NEURON_GEN[67].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  SCL/NEURON_GEN[67].Neuron_Instance/acc_reg[16]/C

Slack:                    inf
  Source:                 SCL/inhibit_array_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[25].Neuron_Instance/acc_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.203ns (52.902%)  route 0.181ns (47.098%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[25]/G
    SLICE_X29Y112        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  SCL/inhibit_array_reg[25]/Q
                         net (fo=9, routed)           0.181     0.339    SCL/NEURON_GEN[25].Neuron_Instance/Q[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I2_O)        0.045     0.384 r  SCL/NEURON_GEN[25].Neuron_Instance/acc[17]_i_1__25/O
                         net (fo=1, routed)           0.000     0.384    SCL/NEURON_GEN[25].Neuron_Instance/acc[17]_i_1__25_n_1
    SLICE_X30Y113        FDPE                                         r  SCL/NEURON_GEN[25].Neuron_Instance/acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.831     1.996    SCL/NEURON_GEN[25].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X30Y113        FDPE                                         r  SCL/NEURON_GEN[25].Neuron_Instance/acc_reg[17]/C

Slack:                    inf
  Source:                 SCL/inhibit_array_reg[32]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[32].Neuron_Instance/acc_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.203ns (52.702%)  route 0.182ns (47.298%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[32]/G
    SLICE_X40Y108        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  SCL/inhibit_array_reg[32]/Q
                         net (fo=9, routed)           0.182     0.340    SCL/NEURON_GEN[32].Neuron_Instance/Q[0]
    SLICE_X38Y109        LUT5 (Prop_lut5_I2_O)        0.045     0.385 r  SCL/NEURON_GEN[32].Neuron_Instance/acc[17]_i_1__32/O
                         net (fo=1, routed)           0.000     0.385    SCL/NEURON_GEN[32].Neuron_Instance/acc[17]_i_1__32_n_1
    SLICE_X38Y109        FDPE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.833     1.998    SCL/NEURON_GEN[32].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X38Y109        FDPE                                         r  SCL/NEURON_GEN[32].Neuron_Instance/acc_reg[17]/C

Slack:                    inf
  Source:                 SCL/inhibit_array_reg[46]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[46].Neuron_Instance/acc_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.203ns (50.448%)  route 0.199ns (49.552%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[46]/G
    SLICE_X65Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SCL/inhibit_array_reg[46]/Q
                         net (fo=9, routed)           0.199     0.357    SCL/NEURON_GEN[46].Neuron_Instance/Q[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I3_O)        0.045     0.402 r  SCL/NEURON_GEN[46].Neuron_Instance/acc[20]_i_1__46/O
                         net (fo=1, routed)           0.000     0.402    SCL/NEURON_GEN[46].Neuron_Instance/acc[20]_i_1__46_n_1
    SLICE_X64Y97         FDPE                                         r  SCL/NEURON_GEN[46].Neuron_Instance/acc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.841     2.006    SCL/NEURON_GEN[46].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X64Y97         FDPE                                         r  SCL/NEURON_GEN[46].Neuron_Instance/acc_reg[20]/C

Slack:                    inf
  Source:                 SCL/inhibit_array_reg[40]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[40].Neuron_Instance/acc_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.203ns (50.300%)  route 0.201ns (49.700%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[40]/G
    SLICE_X48Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  SCL/inhibit_array_reg[40]/Q
                         net (fo=9, routed)           0.201     0.359    SCL/NEURON_GEN[40].Neuron_Instance/Q[0]
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.045     0.404 r  SCL/NEURON_GEN[40].Neuron_Instance/acc[21]_i_1__40/O
                         net (fo=1, routed)           0.000     0.404    SCL/NEURON_GEN[40].Neuron_Instance/acc[21]_i_1__40_n_1
    SLICE_X39Y95         FDPE                                         r  SCL/NEURON_GEN[40].Neuron_Instance/acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.840     2.005    SCL/NEURON_GEN[40].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X39Y95         FDPE                                         r  SCL/NEURON_GEN[40].Neuron_Instance/acc_reg[21]/C

Slack:                    inf
  Source:                 SCL/inhibit_array_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            SCL/NEURON_GEN[31].Neuron_Instance/acc_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.203ns (50.150%)  route 0.202ns (49.850%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        LDCE                         0.000     0.000 r  SCL/inhibit_array_reg[31]/G
    SLICE_X40Y108        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  SCL/inhibit_array_reg[31]/Q
                         net (fo=9, routed)           0.202     0.360    SCL/NEURON_GEN[31].Neuron_Instance/Q[0]
    SLICE_X45Y106        LUT5 (Prop_lut5_I2_O)        0.045     0.405 r  SCL/NEURON_GEN[31].Neuron_Instance/acc[21]_i_1__31/O
                         net (fo=1, routed)           0.000     0.405    SCL/NEURON_GEN[31].Neuron_Instance/acc[21]_i_1__31_n_1
    SLICE_X45Y106        FDPE                                         r  SCL/NEURON_GEN[31].Neuron_Instance/acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5784, routed)        0.831     1.997    SCL/NEURON_GEN[31].Neuron_Instance/clk_IBUF_BUFG
    SLICE_X45Y106        FDPE                                         r  SCL/NEURON_GEN[31].Neuron_Instance/acc_reg[21]/C





