ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.bss.msg_buffer,"aw",%nobits
  20              		.align	2
  23              	msg_buffer:
  24 0000 00000000 		.space	30
  24      00000000 
  24      00000000 
  24      00000000 
  24      00000000 
  25              		.section	.bss.RxBuf,"aw",%nobits
  26              		.align	2
  29              	RxBuf:
  30 0000 00000000 		.space	40
  30      00000000 
  30      00000000 
  30      00000000 
  30      00000000 
  31              		.section	.text.HAL_MspInit,"ax",%progbits
  32              		.align	1
  33              		.global	HAL_MspInit
  34              		.syntax unified
  35              		.thumb
  36              		.thumb_func
  38              	HAL_MspInit:
  39              	.LFB321:
  40              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 2


  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_lpuart1_rx;
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32l4xx_hal_msp.c **** 
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32l4xx_hal_msp.c ****                                         /**
  66:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32l4xx_hal_msp.c ****   */
  68:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32l4xx_hal_msp.c **** {
  41              		.loc 1 69 1
  42              		.cfi_startproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 3


  43              		@ args = 0, pretend = 0, frame = 8
  44              		@ frame_needed = 1, uses_anonymous_args = 0
  45              		@ link register save eliminated.
  46 0000 80B4     		push	{r7}
  47              		.cfi_def_cfa_offset 4
  48              		.cfi_offset 7, -4
  49 0002 83B0     		sub	sp, sp, #12
  50              		.cfi_def_cfa_offset 16
  51 0004 00AF     		add	r7, sp, #0
  52              		.cfi_def_cfa_register 7
  53              	.LBB2:
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  54              		.loc 1 74 3
  55 0006 0F4B     		ldr	r3, .L2
  56 0008 1B6E     		ldr	r3, [r3, #96]
  57 000a 0E4A     		ldr	r2, .L2
  58 000c 43F00103 		orr	r3, r3, #1
  59 0010 1366     		str	r3, [r2, #96]
  60 0012 0C4B     		ldr	r3, .L2
  61 0014 1B6E     		ldr	r3, [r3, #96]
  62 0016 03F00103 		and	r3, r3, #1
  63 001a 7B60     		str	r3, [r7, #4]
  64 001c 7B68     		ldr	r3, [r7, #4]
  65              	.LBE2:
  66              	.LBB3:
  75:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  67              		.loc 1 75 3
  68 001e 094B     		ldr	r3, .L2
  69 0020 9B6D     		ldr	r3, [r3, #88]
  70 0022 084A     		ldr	r2, .L2
  71 0024 43F08053 		orr	r3, r3, #268435456
  72 0028 9365     		str	r3, [r2, #88]
  73 002a 064B     		ldr	r3, .L2
  74 002c 9B6D     		ldr	r3, [r3, #88]
  75 002e 03F08053 		and	r3, r3, #268435456
  76 0032 3B60     		str	r3, [r7]
  77 0034 3B68     		ldr	r3, [r7]
  78              	.LBE3:
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l4xx_hal_msp.c **** }
  79              		.loc 1 82 1
  80 0036 00BF     		nop
  81 0038 0C37     		adds	r7, r7, #12
  82              		.cfi_def_cfa_offset 4
  83 003a BD46     		mov	sp, r7
  84              		.cfi_def_cfa_register 13
  85              		@ sp needed
  86 003c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 4


  87              		.cfi_restore 7
  88              		.cfi_def_cfa_offset 0
  89 0040 7047     		bx	lr
  90              	.L3:
  91 0042 00BF     		.align	2
  92              	.L2:
  93 0044 00100240 		.word	1073876992
  94              		.cfi_endproc
  95              	.LFE321:
  97              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  98              		.align	1
  99              		.global	HAL_ADC_MspInit
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	HAL_ADC_MspInit:
 105              	.LFB322:
  83:Core/Src/stm32l4xx_hal_msp.c **** 
  84:Core/Src/stm32l4xx_hal_msp.c **** /**
  85:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l4xx_hal_msp.c **** */
  90:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l4xx_hal_msp.c **** {
 106              		.loc 1 91 1
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 192
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110 0000 80B5     		push	{r7, lr}
 111              		.cfi_def_cfa_offset 8
 112              		.cfi_offset 7, -8
 113              		.cfi_offset 14, -4
 114 0002 B0B0     		sub	sp, sp, #192
 115              		.cfi_def_cfa_offset 200
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_def_cfa_register 7
 118 0006 7860     		str	r0, [r7, #4]
  92:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 92 20
 120 0008 07F1AC03 		add	r3, r7, #172
 121 000c 0022     		movs	r2, #0
 122 000e 1A60     		str	r2, [r3]
 123 0010 5A60     		str	r2, [r3, #4]
 124 0012 9A60     		str	r2, [r3, #8]
 125 0014 DA60     		str	r2, [r3, #12]
 126 0016 1A61     		str	r2, [r3, #16]
  93:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 127              		.loc 1 93 28
 128 0018 07F11403 		add	r3, r7, #20
 129 001c 9822     		movs	r2, #152
 130 001e 0021     		movs	r1, #0
 131 0020 1846     		mov	r0, r3
 132 0022 FFF7FEFF 		bl	memset
  94:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 133              		.loc 1 94 10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 5


 134 0026 7B68     		ldr	r3, [r7, #4]
 135 0028 1B68     		ldr	r3, [r3]
 136              		.loc 1 94 5
 137 002a 3C4A     		ldr	r2, .L9
 138 002c 9342     		cmp	r3, r2
 139 002e 71D1     		bne	.L8
  95:Core/Src/stm32l4xx_hal_msp.c ****   {
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 100:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 101:Core/Src/stm32l4xx_hal_msp.c ****   */
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 140              		.loc 1 102 40
 141 0030 4FF48043 		mov	r3, #16384
 142 0034 7B61     		str	r3, [r7, #20]
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 143              		.loc 1 103 37
 144 0036 4FF08053 		mov	r3, #268435456
 145 003a C7F89430 		str	r3, [r7, #148]
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 146              		.loc 1 104 41
 147 003e 0123     		movs	r3, #1
 148 0040 BB61     		str	r3, [r7, #24]
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 149              		.loc 1 105 36
 150 0042 0123     		movs	r3, #1
 151 0044 FB61     		str	r3, [r7, #28]
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 152              		.loc 1 106 36
 153 0046 1823     		movs	r3, #24
 154 0048 3B62     		str	r3, [r7, #32]
 107:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 155              		.loc 1 107 36
 156 004a 0223     		movs	r3, #2
 157 004c 7B62     		str	r3, [r7, #36]
 108:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 158              		.loc 1 108 36
 159 004e 0423     		movs	r3, #4
 160 0050 BB62     		str	r3, [r7, #40]
 109:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 161              		.loc 1 109 36
 162 0052 0223     		movs	r3, #2
 163 0054 FB62     		str	r3, [r7, #44]
 110:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 164              		.loc 1 110 43
 165 0056 4FF08073 		mov	r3, #16777216
 166 005a 3B63     		str	r3, [r7, #48]
 111:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 167              		.loc 1 111 9
 168 005c 07F11403 		add	r3, r7, #20
 169 0060 1846     		mov	r0, r3
 170 0062 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 171 0066 0346     		mov	r3, r0
 172              		.loc 1 111 8
 173 0068 002B     		cmp	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 6


 174 006a 01D0     		beq	.L6
 112:Core/Src/stm32l4xx_hal_msp.c ****     {
 113:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 175              		.loc 1 113 7
 176 006c FFF7FEFF 		bl	Error_Handler
 177              	.L6:
 178              	.LBB4:
 114:Core/Src/stm32l4xx_hal_msp.c ****     }
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 179              		.loc 1 117 5
 180 0070 2B4B     		ldr	r3, .L9+4
 181 0072 DB6C     		ldr	r3, [r3, #76]
 182 0074 2A4A     		ldr	r2, .L9+4
 183 0076 43F40053 		orr	r3, r3, #8192
 184 007a D364     		str	r3, [r2, #76]
 185 007c 284B     		ldr	r3, .L9+4
 186 007e DB6C     		ldr	r3, [r3, #76]
 187 0080 03F40053 		and	r3, r3, #8192
 188 0084 3B61     		str	r3, [r7, #16]
 189 0086 3B69     		ldr	r3, [r7, #16]
 190              	.LBE4:
 191              	.LBB5:
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 192              		.loc 1 119 5
 193 0088 254B     		ldr	r3, .L9+4
 194 008a DB6C     		ldr	r3, [r3, #76]
 195 008c 244A     		ldr	r2, .L9+4
 196 008e 43F00403 		orr	r3, r3, #4
 197 0092 D364     		str	r3, [r2, #76]
 198 0094 224B     		ldr	r3, .L9+4
 199 0096 DB6C     		ldr	r3, [r3, #76]
 200 0098 03F00403 		and	r3, r3, #4
 201 009c FB60     		str	r3, [r7, #12]
 202 009e FB68     		ldr	r3, [r7, #12]
 203              	.LBE5:
 120:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 121:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 122:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 123:Core/Src/stm32l4xx_hal_msp.c ****     */
 124:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = BED_TEMP_Pin|HOT_END_TEMP_Pin;
 204              		.loc 1 124 25
 205 00a0 0323     		movs	r3, #3
 206 00a2 C7F8AC30 		str	r3, [r7, #172]
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 207              		.loc 1 125 26
 208 00a6 0B23     		movs	r3, #11
 209 00a8 C7F8B030 		str	r3, [r7, #176]
 126:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 126 26
 211 00ac 0023     		movs	r3, #0
 212 00ae C7F8B430 		str	r3, [r7, #180]
 127:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 213              		.loc 1 127 5
 214 00b2 07F1AC03 		add	r3, r7, #172
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 7


 215 00b6 1946     		mov	r1, r3
 216 00b8 1A48     		ldr	r0, .L9+8
 217 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 129:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 130:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 218              		.loc 1 131 24
 219 00be 1A4B     		ldr	r3, .L9+12
 220 00c0 1A4A     		ldr	r2, .L9+16
 221 00c2 1A60     		str	r2, [r3]
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 222              		.loc 1 132 28
 223 00c4 184B     		ldr	r3, .L9+12
 224 00c6 0522     		movs	r2, #5
 225 00c8 5A60     		str	r2, [r3, #4]
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 226              		.loc 1 133 30
 227 00ca 174B     		ldr	r3, .L9+12
 228 00cc 0022     		movs	r2, #0
 229 00ce 9A60     		str	r2, [r3, #8]
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 230              		.loc 1 134 30
 231 00d0 154B     		ldr	r3, .L9+12
 232 00d2 0022     		movs	r2, #0
 233 00d4 DA60     		str	r2, [r3, #12]
 135:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 234              		.loc 1 135 27
 235 00d6 144B     		ldr	r3, .L9+12
 236 00d8 8022     		movs	r2, #128
 237 00da 1A61     		str	r2, [r3, #16]
 136:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 238              		.loc 1 136 40
 239 00dc 124B     		ldr	r3, .L9+12
 240 00de 4FF40072 		mov	r2, #512
 241 00e2 5A61     		str	r2, [r3, #20]
 137:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 242              		.loc 1 137 37
 243 00e4 104B     		ldr	r3, .L9+12
 244 00e6 4FF40062 		mov	r2, #2048
 245 00ea 9A61     		str	r2, [r3, #24]
 138:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 246              		.loc 1 138 25
 247 00ec 0E4B     		ldr	r3, .L9+12
 248 00ee 2022     		movs	r2, #32
 249 00f0 DA61     		str	r2, [r3, #28]
 139:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 250              		.loc 1 139 29
 251 00f2 0D4B     		ldr	r3, .L9+12
 252 00f4 0022     		movs	r2, #0
 253 00f6 1A62     		str	r2, [r3, #32]
 140:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 254              		.loc 1 140 9
 255 00f8 0B48     		ldr	r0, .L9+12
 256 00fa FFF7FEFF 		bl	HAL_DMA_Init
 257 00fe 0346     		mov	r3, r0
 258              		.loc 1 140 8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 8


 259 0100 002B     		cmp	r3, #0
 260 0102 01D0     		beq	.L7
 141:Core/Src/stm32l4xx_hal_msp.c ****     {
 142:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 261              		.loc 1 142 7
 262 0104 FFF7FEFF 		bl	Error_Handler
 263              	.L7:
 143:Core/Src/stm32l4xx_hal_msp.c ****     }
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 264              		.loc 1 145 5
 265 0108 7B68     		ldr	r3, [r7, #4]
 266 010a 074A     		ldr	r2, .L9+12
 267 010c 1A65     		str	r2, [r3, #80]
 268 010e 064A     		ldr	r2, .L9+12
 269 0110 7B68     		ldr	r3, [r7, #4]
 270 0112 9362     		str	r3, [r2, #40]
 271              	.L8:
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 150:Core/Src/stm32l4xx_hal_msp.c ****   }
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c **** }
 272              		.loc 1 152 1
 273 0114 00BF     		nop
 274 0116 C037     		adds	r7, r7, #192
 275              		.cfi_def_cfa_offset 8
 276 0118 BD46     		mov	sp, r7
 277              		.cfi_def_cfa_register 13
 278              		@ sp needed
 279 011a 80BD     		pop	{r7, pc}
 280              	.L10:
 281              		.align	2
 282              	.L9:
 283 011c 00000450 		.word	1342439424
 284 0120 00100240 		.word	1073876992
 285 0124 00080048 		.word	1207961600
 286 0128 00000000 		.word	hdma_adc1
 287 012c 08000240 		.word	1073872904
 288              		.cfi_endproc
 289              	.LFE322:
 291              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_ADC_MspDeInit
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	HAL_ADC_MspDeInit:
 299              	.LFB323:
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c **** /**
 155:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 156:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 157:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 158:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 9


 159:Core/Src/stm32l4xx_hal_msp.c **** */
 160:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 161:Core/Src/stm32l4xx_hal_msp.c **** {
 300              		.loc 1 161 1
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 8
 303              		@ frame_needed = 1, uses_anonymous_args = 0
 304 0000 80B5     		push	{r7, lr}
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 7, -8
 307              		.cfi_offset 14, -4
 308 0002 82B0     		sub	sp, sp, #8
 309              		.cfi_def_cfa_offset 16
 310 0004 00AF     		add	r7, sp, #0
 311              		.cfi_def_cfa_register 7
 312 0006 7860     		str	r0, [r7, #4]
 162:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 313              		.loc 1 162 10
 314 0008 7B68     		ldr	r3, [r7, #4]
 315 000a 1B68     		ldr	r3, [r3]
 316              		.loc 1 162 5
 317 000c 0A4A     		ldr	r2, .L14
 318 000e 9342     		cmp	r3, r2
 319 0010 0ED1     		bne	.L13
 163:Core/Src/stm32l4xx_hal_msp.c ****   {
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 165:Core/Src/stm32l4xx_hal_msp.c **** 
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 167:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 168:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 320              		.loc 1 168 5
 321 0012 0A4B     		ldr	r3, .L14+4
 322 0014 DB6C     		ldr	r3, [r3, #76]
 323 0016 094A     		ldr	r2, .L14+4
 324 0018 23F40053 		bic	r3, r3, #8192
 325 001c D364     		str	r3, [r2, #76]
 169:Core/Src/stm32l4xx_hal_msp.c **** 
 170:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 171:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 172:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 173:Core/Src/stm32l4xx_hal_msp.c ****     */
 174:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, BED_TEMP_Pin|HOT_END_TEMP_Pin);
 326              		.loc 1 174 5
 327 001e 0321     		movs	r1, #3
 328 0020 0748     		ldr	r0, .L14+8
 329 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 177:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 330              		.loc 1 177 5
 331 0026 7B68     		ldr	r3, [r7, #4]
 332 0028 1B6D     		ldr	r3, [r3, #80]
 333 002a 1846     		mov	r0, r3
 334 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 335              	.L13:
 178:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 179:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 10


 180:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 181:Core/Src/stm32l4xx_hal_msp.c ****   }
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 183:Core/Src/stm32l4xx_hal_msp.c **** }
 336              		.loc 1 183 1
 337 0030 00BF     		nop
 338 0032 0837     		adds	r7, r7, #8
 339              		.cfi_def_cfa_offset 8
 340 0034 BD46     		mov	sp, r7
 341              		.cfi_def_cfa_register 13
 342              		@ sp needed
 343 0036 80BD     		pop	{r7, pc}
 344              	.L15:
 345              		.align	2
 346              	.L14:
 347 0038 00000450 		.word	1342439424
 348 003c 00100240 		.word	1073876992
 349 0040 00080048 		.word	1207961600
 350              		.cfi_endproc
 351              	.LFE323:
 353              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 354              		.align	1
 355              		.global	HAL_I2C_MspInit
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	HAL_I2C_MspInit:
 361              	.LFB324:
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c **** /**
 186:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP Initialization
 187:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 188:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 189:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32l4xx_hal_msp.c **** */
 191:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 192:Core/Src/stm32l4xx_hal_msp.c **** {
 362              		.loc 1 192 1
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 192
 365              		@ frame_needed = 1, uses_anonymous_args = 0
 366 0000 80B5     		push	{r7, lr}
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 7, -8
 369              		.cfi_offset 14, -4
 370 0002 B0B0     		sub	sp, sp, #192
 371              		.cfi_def_cfa_offset 200
 372 0004 00AF     		add	r7, sp, #0
 373              		.cfi_def_cfa_register 7
 374 0006 7860     		str	r0, [r7, #4]
 193:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 375              		.loc 1 193 20
 376 0008 07F1AC03 		add	r3, r7, #172
 377 000c 0022     		movs	r2, #0
 378 000e 1A60     		str	r2, [r3]
 379 0010 5A60     		str	r2, [r3, #4]
 380 0012 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 11


 381 0014 DA60     		str	r2, [r3, #12]
 382 0016 1A61     		str	r2, [r3, #16]
 194:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 383              		.loc 1 194 28
 384 0018 07F11403 		add	r3, r7, #20
 385 001c 9822     		movs	r2, #152
 386 001e 0021     		movs	r1, #0
 387 0020 1846     		mov	r0, r3
 388 0022 FFF7FEFF 		bl	memset
 195:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 389              		.loc 1 195 10
 390 0026 7B68     		ldr	r3, [r7, #4]
 391 0028 1B68     		ldr	r3, [r3]
 392              		.loc 1 195 5
 393 002a 214A     		ldr	r2, .L20
 394 002c 9342     		cmp	r3, r2
 395 002e 3BD1     		bne	.L19
 196:Core/Src/stm32l4xx_hal_msp.c ****   {
 197:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 198:Core/Src/stm32l4xx_hal_msp.c **** 
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 201:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 202:Core/Src/stm32l4xx_hal_msp.c ****   */
 203:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 396              		.loc 1 203 40
 397 0030 4023     		movs	r3, #64
 398 0032 7B61     		str	r3, [r7, #20]
 204:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 399              		.loc 1 204 38
 400 0034 0023     		movs	r3, #0
 401 0036 BB66     		str	r3, [r7, #104]
 205:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 402              		.loc 1 205 9
 403 0038 07F11403 		add	r3, r7, #20
 404 003c 1846     		mov	r0, r3
 405 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 406 0042 0346     		mov	r3, r0
 407              		.loc 1 205 8
 408 0044 002B     		cmp	r3, #0
 409 0046 01D0     		beq	.L18
 206:Core/Src/stm32l4xx_hal_msp.c ****     {
 207:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 410              		.loc 1 207 7
 411 0048 FFF7FEFF 		bl	Error_Handler
 412              	.L18:
 413              	.LBB6:
 208:Core/Src/stm32l4xx_hal_msp.c ****     }
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 414              		.loc 1 210 5
 415 004c 194B     		ldr	r3, .L20+4
 416 004e DB6C     		ldr	r3, [r3, #76]
 417 0050 184A     		ldr	r2, .L20+4
 418 0052 43F00203 		orr	r3, r3, #2
 419 0056 D364     		str	r3, [r2, #76]
 420 0058 164B     		ldr	r3, .L20+4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 12


 421 005a DB6C     		ldr	r3, [r3, #76]
 422 005c 03F00203 		and	r3, r3, #2
 423 0060 3B61     		str	r3, [r7, #16]
 424 0062 3B69     		ldr	r3, [r7, #16]
 425              	.LBE6:
 211:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 212:Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 213:Core/Src/stm32l4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 214:Core/Src/stm32l4xx_hal_msp.c ****     */
 215:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VL_SCL_Pin|VL_SDA_Pin;
 426              		.loc 1 215 25
 427 0064 4FF41073 		mov	r3, #576
 428 0068 C7F8AC30 		str	r3, [r7, #172]
 216:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 429              		.loc 1 216 26
 430 006c 1223     		movs	r3, #18
 431 006e C7F8B030 		str	r3, [r7, #176]
 217:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 432              		.loc 1 217 26
 433 0072 0023     		movs	r3, #0
 434 0074 C7F8B430 		str	r3, [r7, #180]
 218:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 435              		.loc 1 218 27
 436 0078 0323     		movs	r3, #3
 437 007a C7F8B830 		str	r3, [r7, #184]
 219:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 438              		.loc 1 219 31
 439 007e 0423     		movs	r3, #4
 440 0080 C7F8BC30 		str	r3, [r7, #188]
 220:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 441              		.loc 1 220 5
 442 0084 07F1AC03 		add	r3, r7, #172
 443 0088 1946     		mov	r1, r3
 444 008a 0B48     		ldr	r0, .L20+8
 445 008c FFF7FEFF 		bl	HAL_GPIO_Init
 446              	.LBB7:
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 222:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 223:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 447              		.loc 1 223 5
 448 0090 084B     		ldr	r3, .L20+4
 449 0092 9B6D     		ldr	r3, [r3, #88]
 450 0094 074A     		ldr	r2, .L20+4
 451 0096 43F40013 		orr	r3, r3, #2097152
 452 009a 9365     		str	r3, [r2, #88]
 453 009c 054B     		ldr	r3, .L20+4
 454 009e 9B6D     		ldr	r3, [r3, #88]
 455 00a0 03F40013 		and	r3, r3, #2097152
 456 00a4 FB60     		str	r3, [r7, #12]
 457 00a6 FB68     		ldr	r3, [r7, #12]
 458              	.L19:
 459              	.LBE7:
 224:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 225:Core/Src/stm32l4xx_hal_msp.c **** 
 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 227:Core/Src/stm32l4xx_hal_msp.c ****   }
 228:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 13


 229:Core/Src/stm32l4xx_hal_msp.c **** }
 460              		.loc 1 229 1
 461 00a8 00BF     		nop
 462 00aa C037     		adds	r7, r7, #192
 463              		.cfi_def_cfa_offset 8
 464 00ac BD46     		mov	sp, r7
 465              		.cfi_def_cfa_register 13
 466              		@ sp needed
 467 00ae 80BD     		pop	{r7, pc}
 468              	.L21:
 469              		.align	2
 470              	.L20:
 471 00b0 00540040 		.word	1073763328
 472 00b4 00100240 		.word	1073876992
 473 00b8 00040048 		.word	1207960576
 474              		.cfi_endproc
 475              	.LFE324:
 477              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 478              		.align	1
 479              		.global	HAL_I2C_MspDeInit
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 484              	HAL_I2C_MspDeInit:
 485              	.LFB325:
 230:Core/Src/stm32l4xx_hal_msp.c **** 
 231:Core/Src/stm32l4xx_hal_msp.c **** /**
 232:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 233:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 234:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 235:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 236:Core/Src/stm32l4xx_hal_msp.c **** */
 237:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 238:Core/Src/stm32l4xx_hal_msp.c **** {
 486              		.loc 1 238 1
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 8
 489              		@ frame_needed = 1, uses_anonymous_args = 0
 490 0000 80B5     		push	{r7, lr}
 491              		.cfi_def_cfa_offset 8
 492              		.cfi_offset 7, -8
 493              		.cfi_offset 14, -4
 494 0002 82B0     		sub	sp, sp, #8
 495              		.cfi_def_cfa_offset 16
 496 0004 00AF     		add	r7, sp, #0
 497              		.cfi_def_cfa_register 7
 498 0006 7860     		str	r0, [r7, #4]
 239:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 499              		.loc 1 239 10
 500 0008 7B68     		ldr	r3, [r7, #4]
 501 000a 1B68     		ldr	r3, [r3]
 502              		.loc 1 239 5
 503 000c 0A4A     		ldr	r2, .L25
 504 000e 9342     		cmp	r3, r2
 505 0010 0ED1     		bne	.L24
 240:Core/Src/stm32l4xx_hal_msp.c ****   {
 241:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 14


 242:Core/Src/stm32l4xx_hal_msp.c **** 
 243:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 244:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 245:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 506              		.loc 1 245 5
 507 0012 0A4B     		ldr	r3, .L25+4
 508 0014 9B6D     		ldr	r3, [r3, #88]
 509 0016 094A     		ldr	r2, .L25+4
 510 0018 23F40013 		bic	r3, r3, #2097152
 511 001c 9365     		str	r3, [r2, #88]
 246:Core/Src/stm32l4xx_hal_msp.c **** 
 247:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 248:Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 249:Core/Src/stm32l4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 250:Core/Src/stm32l4xx_hal_msp.c ****     */
 251:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(VL_SCL_GPIO_Port, VL_SCL_Pin);
 512              		.loc 1 251 5
 513 001e 4021     		movs	r1, #64
 514 0020 0748     		ldr	r0, .L25+8
 515 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 252:Core/Src/stm32l4xx_hal_msp.c **** 
 253:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(VL_SDA_GPIO_Port, VL_SDA_Pin);
 516              		.loc 1 253 5
 517 0026 4FF40071 		mov	r1, #512
 518 002a 0548     		ldr	r0, .L25+8
 519 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 520              	.L24:
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 256:Core/Src/stm32l4xx_hal_msp.c **** 
 257:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 258:Core/Src/stm32l4xx_hal_msp.c ****   }
 259:Core/Src/stm32l4xx_hal_msp.c **** 
 260:Core/Src/stm32l4xx_hal_msp.c **** }
 521              		.loc 1 260 1
 522 0030 00BF     		nop
 523 0032 0837     		adds	r7, r7, #8
 524              		.cfi_def_cfa_offset 8
 525 0034 BD46     		mov	sp, r7
 526              		.cfi_def_cfa_register 13
 527              		@ sp needed
 528 0036 80BD     		pop	{r7, pc}
 529              	.L26:
 530              		.align	2
 531              	.L25:
 532 0038 00540040 		.word	1073763328
 533 003c 00100240 		.word	1073876992
 534 0040 00040048 		.word	1207960576
 535              		.cfi_endproc
 536              	.LFE325:
 538              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 539              		.align	1
 540              		.global	HAL_UART_MspInit
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	HAL_UART_MspInit:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 15


 546              	.LFB326:
 261:Core/Src/stm32l4xx_hal_msp.c **** 
 262:Core/Src/stm32l4xx_hal_msp.c **** /**
 263:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 264:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 265:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 266:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 267:Core/Src/stm32l4xx_hal_msp.c **** */
 268:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 269:Core/Src/stm32l4xx_hal_msp.c **** {
 547              		.loc 1 269 1
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 200
 550              		@ frame_needed = 1, uses_anonymous_args = 0
 551 0000 80B5     		push	{r7, lr}
 552              		.cfi_def_cfa_offset 8
 553              		.cfi_offset 7, -8
 554              		.cfi_offset 14, -4
 555 0002 B2B0     		sub	sp, sp, #200
 556              		.cfi_def_cfa_offset 208
 557 0004 00AF     		add	r7, sp, #0
 558              		.cfi_def_cfa_register 7
 559 0006 7860     		str	r0, [r7, #4]
 270:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 560              		.loc 1 270 20
 561 0008 07F1B403 		add	r3, r7, #180
 562 000c 0022     		movs	r2, #0
 563 000e 1A60     		str	r2, [r3]
 564 0010 5A60     		str	r2, [r3, #4]
 565 0012 9A60     		str	r2, [r3, #8]
 566 0014 DA60     		str	r2, [r3, #12]
 567 0016 1A61     		str	r2, [r3, #16]
 271:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 568              		.loc 1 271 28
 569 0018 07F11C03 		add	r3, r7, #28
 570 001c 9822     		movs	r2, #152
 571 001e 0021     		movs	r1, #0
 572 0020 1846     		mov	r0, r3
 573 0022 FFF7FEFF 		bl	memset
 272:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 574              		.loc 1 272 11
 575 0026 7B68     		ldr	r3, [r7, #4]
 576 0028 1B68     		ldr	r3, [r3]
 577              		.loc 1 272 5
 578 002a 6D4A     		ldr	r2, .L34
 579 002c 9342     		cmp	r3, r2
 580 002e 6FD1     		bne	.L28
 273:Core/Src/stm32l4xx_hal_msp.c ****   {
 274:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 275:Core/Src/stm32l4xx_hal_msp.c **** 
 276:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
 277:Core/Src/stm32l4xx_hal_msp.c **** 
 278:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 279:Core/Src/stm32l4xx_hal_msp.c ****   */
 280:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 581              		.loc 1 280 40
 582 0030 2023     		movs	r3, #32
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 16


 583 0032 FB61     		str	r3, [r7, #28]
 281:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 584              		.loc 1 281 41
 585 0034 0023     		movs	r3, #0
 586 0036 FB66     		str	r3, [r7, #108]
 282:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 587              		.loc 1 282 9
 588 0038 07F11C03 		add	r3, r7, #28
 589 003c 1846     		mov	r0, r3
 590 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 591 0042 0346     		mov	r3, r0
 592              		.loc 1 282 8
 593 0044 002B     		cmp	r3, #0
 594 0046 01D0     		beq	.L29
 283:Core/Src/stm32l4xx_hal_msp.c ****     {
 284:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 595              		.loc 1 284 7
 596 0048 FFF7FEFF 		bl	Error_Handler
 597              	.L29:
 598              	.LBB8:
 285:Core/Src/stm32l4xx_hal_msp.c ****     }
 286:Core/Src/stm32l4xx_hal_msp.c **** 
 287:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 288:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 599              		.loc 1 288 5
 600 004c 654B     		ldr	r3, .L34+4
 601 004e DB6D     		ldr	r3, [r3, #92]
 602 0050 644A     		ldr	r2, .L34+4
 603 0052 43F00103 		orr	r3, r3, #1
 604 0056 D365     		str	r3, [r2, #92]
 605 0058 624B     		ldr	r3, .L34+4
 606 005a DB6D     		ldr	r3, [r3, #92]
 607 005c 03F00103 		and	r3, r3, #1
 608 0060 BB61     		str	r3, [r7, #24]
 609 0062 BB69     		ldr	r3, [r7, #24]
 610              	.LBE8:
 611              	.LBB9:
 289:Core/Src/stm32l4xx_hal_msp.c **** 
 290:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 612              		.loc 1 290 5
 613 0064 5F4B     		ldr	r3, .L34+4
 614 0066 DB6C     		ldr	r3, [r3, #76]
 615 0068 5E4A     		ldr	r2, .L34+4
 616 006a 43F04003 		orr	r3, r3, #64
 617 006e D364     		str	r3, [r2, #76]
 618 0070 5C4B     		ldr	r3, .L34+4
 619 0072 DB6C     		ldr	r3, [r3, #76]
 620 0074 03F04003 		and	r3, r3, #64
 621 0078 7B61     		str	r3, [r7, #20]
 622 007a 7B69     		ldr	r3, [r7, #20]
 623              	.LBE9:
 291:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 624              		.loc 1 291 5
 625 007c FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 292:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 293:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 294:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 17


 295:Core/Src/stm32l4xx_hal_msp.c ****     */
 296:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 626              		.loc 1 296 25
 627 0080 4FF4C073 		mov	r3, #384
 628 0084 C7F8B430 		str	r3, [r7, #180]
 297:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 629              		.loc 1 297 26
 630 0088 0223     		movs	r3, #2
 631 008a C7F8B830 		str	r3, [r7, #184]
 298:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 632              		.loc 1 298 26
 633 008e 0023     		movs	r3, #0
 634 0090 C7F8BC30 		str	r3, [r7, #188]
 299:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 635              		.loc 1 299 27
 636 0094 0323     		movs	r3, #3
 637 0096 C7F8C030 		str	r3, [r7, #192]
 300:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 638              		.loc 1 300 31
 639 009a 0823     		movs	r3, #8
 640 009c C7F8C430 		str	r3, [r7, #196]
 301:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 641              		.loc 1 301 5
 642 00a0 07F1B403 		add	r3, r7, #180
 643 00a4 1946     		mov	r1, r3
 644 00a6 5048     		ldr	r0, .L34+8
 645 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 302:Core/Src/stm32l4xx_hal_msp.c **** 
 303:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA Init */
 304:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1_RX Init */
 305:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Instance = DMA1_Channel2;
 646              		.loc 1 305 30
 647 00ac 4F4B     		ldr	r3, .L34+12
 648 00ae 504A     		ldr	r2, .L34+16
 649 00b0 1A60     		str	r2, [r3]
 306:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 650              		.loc 1 306 34
 651 00b2 4E4B     		ldr	r3, .L34+12
 652 00b4 2322     		movs	r2, #35
 653 00b6 5A60     		str	r2, [r3, #4]
 307:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 654              		.loc 1 307 36
 655 00b8 4C4B     		ldr	r3, .L34+12
 656 00ba 0022     		movs	r2, #0
 657 00bc 9A60     		str	r2, [r3, #8]
 308:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 658              		.loc 1 308 36
 659 00be 4B4B     		ldr	r3, .L34+12
 660 00c0 0022     		movs	r2, #0
 661 00c2 DA60     		str	r2, [r3, #12]
 309:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 662              		.loc 1 309 33
 663 00c4 494B     		ldr	r3, .L34+12
 664 00c6 8022     		movs	r2, #128
 665 00c8 1A61     		str	r2, [r3, #16]
 310:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 666              		.loc 1 310 46
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 18


 667 00ca 484B     		ldr	r3, .L34+12
 668 00cc 0022     		movs	r2, #0
 669 00ce 5A61     		str	r2, [r3, #20]
 311:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 670              		.loc 1 311 43
 671 00d0 464B     		ldr	r3, .L34+12
 672 00d2 0022     		movs	r2, #0
 673 00d4 9A61     		str	r2, [r3, #24]
 312:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 674              		.loc 1 312 31
 675 00d6 454B     		ldr	r3, .L34+12
 676 00d8 0022     		movs	r2, #0
 677 00da DA61     		str	r2, [r3, #28]
 313:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 678              		.loc 1 313 35
 679 00dc 434B     		ldr	r3, .L34+12
 680 00de 0022     		movs	r2, #0
 681 00e0 1A62     		str	r2, [r3, #32]
 314:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 682              		.loc 1 314 9
 683 00e2 4248     		ldr	r0, .L34+12
 684 00e4 FFF7FEFF 		bl	HAL_DMA_Init
 685 00e8 0346     		mov	r3, r0
 686              		.loc 1 314 8
 687 00ea 002B     		cmp	r3, #0
 688 00ec 01D0     		beq	.L30
 315:Core/Src/stm32l4xx_hal_msp.c ****     {
 316:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 689              		.loc 1 316 7
 690 00ee FFF7FEFF 		bl	Error_Handler
 691              	.L30:
 317:Core/Src/stm32l4xx_hal_msp.c ****     }
 318:Core/Src/stm32l4xx_hal_msp.c **** 
 319:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 692              		.loc 1 319 5
 693 00f2 7B68     		ldr	r3, [r7, #4]
 694 00f4 3D4A     		ldr	r2, .L34+12
 695 00f6 DA67     		str	r2, [r3, #124]
 696 00f8 3C4A     		ldr	r2, .L34+12
 697 00fa 7B68     		ldr	r3, [r7, #4]
 698 00fc 9362     		str	r3, [r2, #40]
 320:Core/Src/stm32l4xx_hal_msp.c **** 
 321:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt Init */
 322:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 699              		.loc 1 322 5
 700 00fe 0022     		movs	r2, #0
 701 0100 0021     		movs	r1, #0
 702 0102 4620     		movs	r0, #70
 703 0104 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 323:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 704              		.loc 1 323 5
 705 0108 4620     		movs	r0, #70
 706 010a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 324:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 326:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 327:Core/Src/stm32l4xx_hal_msp.c ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 19


 328:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 329:Core/Src/stm32l4xx_hal_msp.c ****   {
 330:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 331:Core/Src/stm32l4xx_hal_msp.c **** 
 332:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 334:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 335:Core/Src/stm32l4xx_hal_msp.c ****   */
 336:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 337:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 338:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 339:Core/Src/stm32l4xx_hal_msp.c ****     {
 340:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 341:Core/Src/stm32l4xx_hal_msp.c ****     }
 342:Core/Src/stm32l4xx_hal_msp.c **** 
 343:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 344:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 346:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 347:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 348:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 349:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 350:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> UART4_RX
 351:Core/Src/stm32l4xx_hal_msp.c ****     */
 352:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STEPPER_UART_TX_Pin;
 353:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 355:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 356:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 357:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(STEPPER_UART_TX_GPIO_Port, &GPIO_InitStruct);
 358:Core/Src/stm32l4xx_hal_msp.c **** 
 359:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STEPPER_UART_RX_Pin;
 360:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 361:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 362:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 363:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 364:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(STEPPER_UART_RX_GPIO_Port, &GPIO_InitStruct);
 365:Core/Src/stm32l4xx_hal_msp.c **** 
 366:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 367:Core/Src/stm32l4xx_hal_msp.c **** 
 368:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 369:Core/Src/stm32l4xx_hal_msp.c ****   }
 370:Core/Src/stm32l4xx_hal_msp.c **** 
 371:Core/Src/stm32l4xx_hal_msp.c **** }
 707              		.loc 1 371 1
 708 010e 62E0     		b	.L33
 709              	.L28:
 328:Core/Src/stm32l4xx_hal_msp.c ****   {
 710              		.loc 1 328 16
 711 0110 7B68     		ldr	r3, [r7, #4]
 712 0112 1B68     		ldr	r3, [r3]
 328:Core/Src/stm32l4xx_hal_msp.c ****   {
 713              		.loc 1 328 10
 714 0114 374A     		ldr	r2, .L34+20
 715 0116 9342     		cmp	r3, r2
 716 0118 5DD1     		bne	.L33
 336:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 20


 717              		.loc 1 336 40
 718 011a 0823     		movs	r3, #8
 719 011c FB61     		str	r3, [r7, #28]
 337:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 720              		.loc 1 337 39
 721 011e 0023     		movs	r3, #0
 722 0120 7B66     		str	r3, [r7, #100]
 338:Core/Src/stm32l4xx_hal_msp.c ****     {
 723              		.loc 1 338 9
 724 0122 07F11C03 		add	r3, r7, #28
 725 0126 1846     		mov	r0, r3
 726 0128 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 727 012c 0346     		mov	r3, r0
 338:Core/Src/stm32l4xx_hal_msp.c ****     {
 728              		.loc 1 338 8
 729 012e 002B     		cmp	r3, #0
 730 0130 01D0     		beq	.L32
 340:Core/Src/stm32l4xx_hal_msp.c ****     }
 731              		.loc 1 340 7
 732 0132 FFF7FEFF 		bl	Error_Handler
 733              	.L32:
 734              	.LBB10:
 344:Core/Src/stm32l4xx_hal_msp.c **** 
 735              		.loc 1 344 5
 736 0136 2B4B     		ldr	r3, .L34+4
 737 0138 9B6D     		ldr	r3, [r3, #88]
 738 013a 2A4A     		ldr	r2, .L34+4
 739 013c 43F40023 		orr	r3, r3, #524288
 740 0140 9365     		str	r3, [r2, #88]
 741 0142 284B     		ldr	r3, .L34+4
 742 0144 9B6D     		ldr	r3, [r3, #88]
 743 0146 03F40023 		and	r3, r3, #524288
 744 014a 3B61     		str	r3, [r7, #16]
 745 014c 3B69     		ldr	r3, [r7, #16]
 746              	.LBE10:
 747              	.LBB11:
 346:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 748              		.loc 1 346 5
 749 014e 254B     		ldr	r3, .L34+4
 750 0150 DB6C     		ldr	r3, [r3, #76]
 751 0152 244A     		ldr	r2, .L34+4
 752 0154 43F00103 		orr	r3, r3, #1
 753 0158 D364     		str	r3, [r2, #76]
 754 015a 224B     		ldr	r3, .L34+4
 755 015c DB6C     		ldr	r3, [r3, #76]
 756 015e 03F00103 		and	r3, r3, #1
 757 0162 FB60     		str	r3, [r7, #12]
 758 0164 FB68     		ldr	r3, [r7, #12]
 759              	.LBE11:
 760              	.LBB12:
 347:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 761              		.loc 1 347 5
 762 0166 1F4B     		ldr	r3, .L34+4
 763 0168 DB6C     		ldr	r3, [r3, #76]
 764 016a 1E4A     		ldr	r2, .L34+4
 765 016c 43F00403 		orr	r3, r3, #4
 766 0170 D364     		str	r3, [r2, #76]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 21


 767 0172 1C4B     		ldr	r3, .L34+4
 768 0174 DB6C     		ldr	r3, [r3, #76]
 769 0176 03F00403 		and	r3, r3, #4
 770 017a BB60     		str	r3, [r7, #8]
 771 017c BB68     		ldr	r3, [r7, #8]
 772              	.LBE12:
 352:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 773              		.loc 1 352 25
 774 017e 0123     		movs	r3, #1
 775 0180 C7F8B430 		str	r3, [r7, #180]
 353:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 776              		.loc 1 353 26
 777 0184 0223     		movs	r3, #2
 778 0186 C7F8B830 		str	r3, [r7, #184]
 354:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 779              		.loc 1 354 26
 780 018a 0023     		movs	r3, #0
 781 018c C7F8BC30 		str	r3, [r7, #188]
 355:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 782              		.loc 1 355 27
 783 0190 0323     		movs	r3, #3
 784 0192 C7F8C030 		str	r3, [r7, #192]
 356:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(STEPPER_UART_TX_GPIO_Port, &GPIO_InitStruct);
 785              		.loc 1 356 31
 786 0196 0823     		movs	r3, #8
 787 0198 C7F8C430 		str	r3, [r7, #196]
 357:Core/Src/stm32l4xx_hal_msp.c **** 
 788              		.loc 1 357 5
 789 019c 07F1B403 		add	r3, r7, #180
 790 01a0 1946     		mov	r1, r3
 791 01a2 4FF09040 		mov	r0, #1207959552
 792 01a6 FFF7FEFF 		bl	HAL_GPIO_Init
 359:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 793              		.loc 1 359 25
 794 01aa 4FF40063 		mov	r3, #2048
 795 01ae C7F8B430 		str	r3, [r7, #180]
 360:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 796              		.loc 1 360 26
 797 01b2 0223     		movs	r3, #2
 798 01b4 C7F8B830 		str	r3, [r7, #184]
 361:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 799              		.loc 1 361 26
 800 01b8 0023     		movs	r3, #0
 801 01ba C7F8BC30 		str	r3, [r7, #188]
 362:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 802              		.loc 1 362 27
 803 01be 0323     		movs	r3, #3
 804 01c0 C7F8C030 		str	r3, [r7, #192]
 363:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(STEPPER_UART_RX_GPIO_Port, &GPIO_InitStruct);
 805              		.loc 1 363 31
 806 01c4 0823     		movs	r3, #8
 807 01c6 C7F8C430 		str	r3, [r7, #196]
 364:Core/Src/stm32l4xx_hal_msp.c **** 
 808              		.loc 1 364 5
 809 01ca 07F1B403 		add	r3, r7, #180
 810 01ce 1946     		mov	r1, r3
 811 01d0 0948     		ldr	r0, .L34+24
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 22


 812 01d2 FFF7FEFF 		bl	HAL_GPIO_Init
 813              	.L33:
 814              		.loc 1 371 1
 815 01d6 00BF     		nop
 816 01d8 C837     		adds	r7, r7, #200
 817              		.cfi_def_cfa_offset 8
 818 01da BD46     		mov	sp, r7
 819              		.cfi_def_cfa_register 13
 820              		@ sp needed
 821 01dc 80BD     		pop	{r7, pc}
 822              	.L35:
 823 01de 00BF     		.align	2
 824              	.L34:
 825 01e0 00800040 		.word	1073774592
 826 01e4 00100240 		.word	1073876992
 827 01e8 00180048 		.word	1207965696
 828 01ec 00000000 		.word	hdma_lpuart1_rx
 829 01f0 1C000240 		.word	1073872924
 830 01f4 004C0040 		.word	1073761280
 831 01f8 00080048 		.word	1207961600
 832              		.cfi_endproc
 833              	.LFE326:
 835              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 836              		.align	1
 837              		.global	HAL_UART_MspDeInit
 838              		.syntax unified
 839              		.thumb
 840              		.thumb_func
 842              	HAL_UART_MspDeInit:
 843              	.LFB327:
 372:Core/Src/stm32l4xx_hal_msp.c **** 
 373:Core/Src/stm32l4xx_hal_msp.c **** /**
 374:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 375:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 376:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 377:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 378:Core/Src/stm32l4xx_hal_msp.c **** */
 379:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 380:Core/Src/stm32l4xx_hal_msp.c **** {
 844              		.loc 1 380 1
 845              		.cfi_startproc
 846              		@ args = 0, pretend = 0, frame = 8
 847              		@ frame_needed = 1, uses_anonymous_args = 0
 848 0000 80B5     		push	{r7, lr}
 849              		.cfi_def_cfa_offset 8
 850              		.cfi_offset 7, -8
 851              		.cfi_offset 14, -4
 852 0002 82B0     		sub	sp, sp, #8
 853              		.cfi_def_cfa_offset 16
 854 0004 00AF     		add	r7, sp, #0
 855              		.cfi_def_cfa_register 7
 856 0006 7860     		str	r0, [r7, #4]
 381:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 857              		.loc 1 381 11
 858 0008 7B68     		ldr	r3, [r7, #4]
 859 000a 1B68     		ldr	r3, [r3]
 860              		.loc 1 381 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 23


 861 000c 174A     		ldr	r2, .L40
 862 000e 9342     		cmp	r3, r2
 863 0010 13D1     		bne	.L37
 382:Core/Src/stm32l4xx_hal_msp.c ****   {
 383:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 385:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 386:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 387:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 864              		.loc 1 387 5
 865 0012 174B     		ldr	r3, .L40+4
 866 0014 DB6D     		ldr	r3, [r3, #92]
 867 0016 164A     		ldr	r2, .L40+4
 868 0018 23F00103 		bic	r3, r3, #1
 869 001c D365     		str	r3, [r2, #92]
 388:Core/Src/stm32l4xx_hal_msp.c **** 
 389:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 390:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 391:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 392:Core/Src/stm32l4xx_hal_msp.c ****     */
 393:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLINK_TX_Pin|STLINK_RX_Pin);
 870              		.loc 1 393 5
 871 001e 4FF4C071 		mov	r1, #384
 872 0022 1448     		ldr	r0, .L40+8
 873 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 394:Core/Src/stm32l4xx_hal_msp.c **** 
 395:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA DeInit */
 396:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 874              		.loc 1 396 5
 875 0028 7B68     		ldr	r3, [r7, #4]
 876 002a DB6F     		ldr	r3, [r3, #124]
 877 002c 1846     		mov	r0, r3
 878 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 397:Core/Src/stm32l4xx_hal_msp.c **** 
 398:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt DeInit */
 399:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 879              		.loc 1 399 5
 880 0032 4620     		movs	r0, #70
 881 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 400:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 401:Core/Src/stm32l4xx_hal_msp.c **** 
 402:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 403:Core/Src/stm32l4xx_hal_msp.c ****   }
 404:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 405:Core/Src/stm32l4xx_hal_msp.c ****   {
 406:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 407:Core/Src/stm32l4xx_hal_msp.c **** 
 408:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 409:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 410:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 411:Core/Src/stm32l4xx_hal_msp.c **** 
 412:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 413:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 414:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> UART4_RX
 415:Core/Src/stm32l4xx_hal_msp.c ****     */
 416:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(STEPPER_UART_TX_GPIO_Port, STEPPER_UART_TX_Pin);
 417:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 24


 418:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(STEPPER_UART_RX_GPIO_Port, STEPPER_UART_RX_Pin);
 419:Core/Src/stm32l4xx_hal_msp.c **** 
 420:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 422:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 423:Core/Src/stm32l4xx_hal_msp.c ****   }
 424:Core/Src/stm32l4xx_hal_msp.c **** 
 425:Core/Src/stm32l4xx_hal_msp.c **** }
 882              		.loc 1 425 1
 883 0038 14E0     		b	.L39
 884              	.L37:
 404:Core/Src/stm32l4xx_hal_msp.c ****   {
 885              		.loc 1 404 16
 886 003a 7B68     		ldr	r3, [r7, #4]
 887 003c 1B68     		ldr	r3, [r3]
 404:Core/Src/stm32l4xx_hal_msp.c ****   {
 888              		.loc 1 404 10
 889 003e 0E4A     		ldr	r2, .L40+12
 890 0040 9342     		cmp	r3, r2
 891 0042 0FD1     		bne	.L39
 410:Core/Src/stm32l4xx_hal_msp.c **** 
 892              		.loc 1 410 5
 893 0044 0A4B     		ldr	r3, .L40+4
 894 0046 9B6D     		ldr	r3, [r3, #88]
 895 0048 094A     		ldr	r2, .L40+4
 896 004a 23F40023 		bic	r3, r3, #524288
 897 004e 9365     		str	r3, [r2, #88]
 416:Core/Src/stm32l4xx_hal_msp.c **** 
 898              		.loc 1 416 5
 899 0050 0121     		movs	r1, #1
 900 0052 4FF09040 		mov	r0, #1207959552
 901 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 418:Core/Src/stm32l4xx_hal_msp.c **** 
 902              		.loc 1 418 5
 903 005a 4FF40061 		mov	r1, #2048
 904 005e 0748     		ldr	r0, .L40+16
 905 0060 FFF7FEFF 		bl	HAL_GPIO_DeInit
 906              	.L39:
 907              		.loc 1 425 1
 908 0064 00BF     		nop
 909 0066 0837     		adds	r7, r7, #8
 910              		.cfi_def_cfa_offset 8
 911 0068 BD46     		mov	sp, r7
 912              		.cfi_def_cfa_register 13
 913              		@ sp needed
 914 006a 80BD     		pop	{r7, pc}
 915              	.L41:
 916              		.align	2
 917              	.L40:
 918 006c 00800040 		.word	1073774592
 919 0070 00100240 		.word	1073876992
 920 0074 00180048 		.word	1207965696
 921 0078 004C0040 		.word	1073761280
 922 007c 00080048 		.word	1207961600
 923              		.cfi_endproc
 924              	.LFE327:
 926              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 25


 927              		.align	1
 928              		.global	HAL_RNG_MspInit
 929              		.syntax unified
 930              		.thumb
 931              		.thumb_func
 933              	HAL_RNG_MspInit:
 934              	.LFB328:
 426:Core/Src/stm32l4xx_hal_msp.c **** 
 427:Core/Src/stm32l4xx_hal_msp.c **** /**
 428:Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP Initialization
 429:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 430:Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 431:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 432:Core/Src/stm32l4xx_hal_msp.c **** */
 433:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 434:Core/Src/stm32l4xx_hal_msp.c **** {
 935              		.loc 1 434 1
 936              		.cfi_startproc
 937              		@ args = 0, pretend = 0, frame = 168
 938              		@ frame_needed = 1, uses_anonymous_args = 0
 939 0000 80B5     		push	{r7, lr}
 940              		.cfi_def_cfa_offset 8
 941              		.cfi_offset 7, -8
 942              		.cfi_offset 14, -4
 943 0002 AAB0     		sub	sp, sp, #168
 944              		.cfi_def_cfa_offset 176
 945 0004 00AF     		add	r7, sp, #0
 946              		.cfi_def_cfa_register 7
 947 0006 7860     		str	r0, [r7, #4]
 435:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 948              		.loc 1 435 28
 949 0008 07F11003 		add	r3, r7, #16
 950 000c 9822     		movs	r2, #152
 951 000e 0021     		movs	r1, #0
 952 0010 1846     		mov	r0, r3
 953 0012 FFF7FEFF 		bl	memset
 436:Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 954              		.loc 1 436 10
 955 0016 7B68     		ldr	r3, [r7, #4]
 956 0018 1B68     		ldr	r3, [r3]
 957              		.loc 1 436 5
 958 001a 114A     		ldr	r2, .L46
 959 001c 9342     		cmp	r3, r2
 960 001e 1BD1     		bne	.L45
 437:Core/Src/stm32l4xx_hal_msp.c ****   {
 438:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 439:Core/Src/stm32l4xx_hal_msp.c **** 
 440:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 441:Core/Src/stm32l4xx_hal_msp.c **** 
 442:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 443:Core/Src/stm32l4xx_hal_msp.c ****   */
 444:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 961              		.loc 1 444 40
 962 0020 4FF48023 		mov	r3, #262144
 963 0024 3B61     		str	r3, [r7, #16]
 445:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 964              		.loc 1 445 37
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 26


 965 0026 0023     		movs	r3, #0
 966 0028 C7F88C30 		str	r3, [r7, #140]
 446:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 967              		.loc 1 446 9
 968 002c 07F11003 		add	r3, r7, #16
 969 0030 1846     		mov	r0, r3
 970 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 971 0036 0346     		mov	r3, r0
 972              		.loc 1 446 8
 973 0038 002B     		cmp	r3, #0
 974 003a 01D0     		beq	.L44
 447:Core/Src/stm32l4xx_hal_msp.c ****     {
 448:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 975              		.loc 1 448 7
 976 003c FFF7FEFF 		bl	Error_Handler
 977              	.L44:
 978              	.LBB13:
 449:Core/Src/stm32l4xx_hal_msp.c ****     }
 450:Core/Src/stm32l4xx_hal_msp.c **** 
 451:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 452:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 979              		.loc 1 452 5
 980 0040 084B     		ldr	r3, .L46+4
 981 0042 DB6C     		ldr	r3, [r3, #76]
 982 0044 074A     		ldr	r2, .L46+4
 983 0046 43F48023 		orr	r3, r3, #262144
 984 004a D364     		str	r3, [r2, #76]
 985 004c 054B     		ldr	r3, .L46+4
 986 004e DB6C     		ldr	r3, [r3, #76]
 987 0050 03F48023 		and	r3, r3, #262144
 988 0054 FB60     		str	r3, [r7, #12]
 989 0056 FB68     		ldr	r3, [r7, #12]
 990              	.L45:
 991              	.LBE13:
 453:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 454:Core/Src/stm32l4xx_hal_msp.c **** 
 455:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
 456:Core/Src/stm32l4xx_hal_msp.c ****   }
 457:Core/Src/stm32l4xx_hal_msp.c **** 
 458:Core/Src/stm32l4xx_hal_msp.c **** }
 992              		.loc 1 458 1
 993 0058 00BF     		nop
 994 005a A837     		adds	r7, r7, #168
 995              		.cfi_def_cfa_offset 8
 996 005c BD46     		mov	sp, r7
 997              		.cfi_def_cfa_register 13
 998              		@ sp needed
 999 005e 80BD     		pop	{r7, pc}
 1000              	.L47:
 1001              		.align	2
 1002              	.L46:
 1003 0060 00080650 		.word	1342572544
 1004 0064 00100240 		.word	1073876992
 1005              		.cfi_endproc
 1006              	.LFE328:
 1008              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 1009              		.align	1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 27


 1010              		.global	HAL_RNG_MspDeInit
 1011              		.syntax unified
 1012              		.thumb
 1013              		.thumb_func
 1015              	HAL_RNG_MspDeInit:
 1016              	.LFB329:
 459:Core/Src/stm32l4xx_hal_msp.c **** 
 460:Core/Src/stm32l4xx_hal_msp.c **** /**
 461:Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP De-Initialization
 462:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 463:Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 464:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 465:Core/Src/stm32l4xx_hal_msp.c **** */
 466:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 467:Core/Src/stm32l4xx_hal_msp.c **** {
 1017              		.loc 1 467 1
 1018              		.cfi_startproc
 1019              		@ args = 0, pretend = 0, frame = 8
 1020              		@ frame_needed = 1, uses_anonymous_args = 0
 1021              		@ link register save eliminated.
 1022 0000 80B4     		push	{r7}
 1023              		.cfi_def_cfa_offset 4
 1024              		.cfi_offset 7, -4
 1025 0002 83B0     		sub	sp, sp, #12
 1026              		.cfi_def_cfa_offset 16
 1027 0004 00AF     		add	r7, sp, #0
 1028              		.cfi_def_cfa_register 7
 1029 0006 7860     		str	r0, [r7, #4]
 468:Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 1030              		.loc 1 468 10
 1031 0008 7B68     		ldr	r3, [r7, #4]
 1032 000a 1B68     		ldr	r3, [r3]
 1033              		.loc 1 468 5
 1034 000c 074A     		ldr	r2, .L51
 1035 000e 9342     		cmp	r3, r2
 1036 0010 05D1     		bne	.L50
 469:Core/Src/stm32l4xx_hal_msp.c ****   {
 470:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 471:Core/Src/stm32l4xx_hal_msp.c **** 
 472:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
 473:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 474:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 1037              		.loc 1 474 5
 1038 0012 074B     		ldr	r3, .L51+4
 1039 0014 DB6C     		ldr	r3, [r3, #76]
 1040 0016 064A     		ldr	r2, .L51+4
 1041 0018 23F48023 		bic	r3, r3, #262144
 1042 001c D364     		str	r3, [r2, #76]
 1043              	.L50:
 475:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 476:Core/Src/stm32l4xx_hal_msp.c **** 
 477:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 478:Core/Src/stm32l4xx_hal_msp.c ****   }
 479:Core/Src/stm32l4xx_hal_msp.c **** 
 480:Core/Src/stm32l4xx_hal_msp.c **** }
 1044              		.loc 1 480 1
 1045 001e 00BF     		nop
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 28


 1046 0020 0C37     		adds	r7, r7, #12
 1047              		.cfi_def_cfa_offset 4
 1048 0022 BD46     		mov	sp, r7
 1049              		.cfi_def_cfa_register 13
 1050              		@ sp needed
 1051 0024 5DF8047B 		ldr	r7, [sp], #4
 1052              		.cfi_restore 7
 1053              		.cfi_def_cfa_offset 0
 1054 0028 7047     		bx	lr
 1055              	.L52:
 1056 002a 00BF     		.align	2
 1057              	.L51:
 1058 002c 00080650 		.word	1342572544
 1059 0030 00100240 		.word	1073876992
 1060              		.cfi_endproc
 1061              	.LFE329:
 1063              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1064              		.align	1
 1065              		.global	HAL_SPI_MspInit
 1066              		.syntax unified
 1067              		.thumb
 1068              		.thumb_func
 1070              	HAL_SPI_MspInit:
 1071              	.LFB330:
 481:Core/Src/stm32l4xx_hal_msp.c **** 
 482:Core/Src/stm32l4xx_hal_msp.c **** /**
 483:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP Initialization
 484:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 485:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 486:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 487:Core/Src/stm32l4xx_hal_msp.c **** */
 488:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 489:Core/Src/stm32l4xx_hal_msp.c **** {
 1072              		.loc 1 489 1
 1073              		.cfi_startproc
 1074              		@ args = 0, pretend = 0, frame = 56
 1075              		@ frame_needed = 1, uses_anonymous_args = 0
 1076 0000 80B5     		push	{r7, lr}
 1077              		.cfi_def_cfa_offset 8
 1078              		.cfi_offset 7, -8
 1079              		.cfi_offset 14, -4
 1080 0002 8EB0     		sub	sp, sp, #56
 1081              		.cfi_def_cfa_offset 64
 1082 0004 00AF     		add	r7, sp, #0
 1083              		.cfi_def_cfa_register 7
 1084 0006 7860     		str	r0, [r7, #4]
 490:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1085              		.loc 1 490 20
 1086 0008 07F12403 		add	r3, r7, #36
 1087 000c 0022     		movs	r2, #0
 1088 000e 1A60     		str	r2, [r3]
 1089 0010 5A60     		str	r2, [r3, #4]
 1090 0012 9A60     		str	r2, [r3, #8]
 1091 0014 DA60     		str	r2, [r3, #12]
 1092 0016 1A61     		str	r2, [r3, #16]
 491:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1093              		.loc 1 491 10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 29


 1094 0018 7B68     		ldr	r3, [r7, #4]
 1095 001a 1B68     		ldr	r3, [r3]
 1096              		.loc 1 491 5
 1097 001c 4B4A     		ldr	r2, .L57
 1098 001e 9342     		cmp	r3, r2
 1099 0020 46D1     		bne	.L54
 1100              	.LBB14:
 492:Core/Src/stm32l4xx_hal_msp.c ****   {
 493:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 494:Core/Src/stm32l4xx_hal_msp.c **** 
 495:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 496:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 497:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 1101              		.loc 1 497 5
 1102 0022 4B4B     		ldr	r3, .L57+4
 1103 0024 1B6E     		ldr	r3, [r3, #96]
 1104 0026 4A4A     		ldr	r2, .L57+4
 1105 0028 43F48053 		orr	r3, r3, #4096
 1106 002c 1366     		str	r3, [r2, #96]
 1107 002e 484B     		ldr	r3, .L57+4
 1108 0030 1B6E     		ldr	r3, [r3, #96]
 1109 0032 03F48053 		and	r3, r3, #4096
 1110 0036 3B62     		str	r3, [r7, #32]
 1111 0038 3B6A     		ldr	r3, [r7, #32]
 1112              	.LBE14:
 1113              	.LBB15:
 498:Core/Src/stm32l4xx_hal_msp.c **** 
 499:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1114              		.loc 1 499 5
 1115 003a 454B     		ldr	r3, .L57+4
 1116 003c DB6C     		ldr	r3, [r3, #76]
 1117 003e 444A     		ldr	r2, .L57+4
 1118 0040 43F00103 		orr	r3, r3, #1
 1119 0044 D364     		str	r3, [r2, #76]
 1120 0046 424B     		ldr	r3, .L57+4
 1121 0048 DB6C     		ldr	r3, [r3, #76]
 1122 004a 03F00103 		and	r3, r3, #1
 1123 004e FB61     		str	r3, [r7, #28]
 1124 0050 FB69     		ldr	r3, [r7, #28]
 1125              	.LBE15:
 1126              	.LBB16:
 500:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 1127              		.loc 1 500 5
 1128 0052 3F4B     		ldr	r3, .L57+4
 1129 0054 DB6C     		ldr	r3, [r3, #76]
 1130 0056 3E4A     		ldr	r2, .L57+4
 1131 0058 43F01003 		orr	r3, r3, #16
 1132 005c D364     		str	r3, [r2, #76]
 1133 005e 3C4B     		ldr	r3, .L57+4
 1134 0060 DB6C     		ldr	r3, [r3, #76]
 1135 0062 03F01003 		and	r3, r3, #16
 1136 0066 BB61     		str	r3, [r7, #24]
 1137 0068 BB69     		ldr	r3, [r7, #24]
 1138              	.LBE16:
 501:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 502:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 503:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> SPI1_SCK
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 30


 504:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> SPI1_MOSI
 505:Core/Src/stm32l4xx_hal_msp.c ****     */
 506:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_MISO_Pin;
 1139              		.loc 1 506 25
 1140 006a 4023     		movs	r3, #64
 1141 006c 7B62     		str	r3, [r7, #36]
 507:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1142              		.loc 1 507 26
 1143 006e 0223     		movs	r3, #2
 1144 0070 BB62     		str	r3, [r7, #40]
 508:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1145              		.loc 1 508 26
 1146 0072 0023     		movs	r3, #0
 1147 0074 FB62     		str	r3, [r7, #44]
 509:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1148              		.loc 1 509 27
 1149 0076 0323     		movs	r3, #3
 1150 0078 3B63     		str	r3, [r7, #48]
 510:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1151              		.loc 1 510 31
 1152 007a 0523     		movs	r3, #5
 1153 007c 7B63     		str	r3, [r7, #52]
 511:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(LCD_MISO_GPIO_Port, &GPIO_InitStruct);
 1154              		.loc 1 511 5
 1155 007e 07F12403 		add	r3, r7, #36
 1156 0082 1946     		mov	r1, r3
 1157 0084 4FF09040 		mov	r0, #1207959552
 1158 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 512:Core/Src/stm32l4xx_hal_msp.c **** 
 513:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 1159              		.loc 1 513 25
 1160 008c 4FF42043 		mov	r3, #40960
 1161 0090 7B62     		str	r3, [r7, #36]
 514:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1162              		.loc 1 514 26
 1163 0092 0223     		movs	r3, #2
 1164 0094 BB62     		str	r3, [r7, #40]
 515:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1165              		.loc 1 515 26
 1166 0096 0023     		movs	r3, #0
 1167 0098 FB62     		str	r3, [r7, #44]
 516:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1168              		.loc 1 516 27
 1169 009a 0323     		movs	r3, #3
 1170 009c 3B63     		str	r3, [r7, #48]
 517:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1171              		.loc 1 517 31
 1172 009e 0523     		movs	r3, #5
 1173 00a0 7B63     		str	r3, [r7, #52]
 518:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1174              		.loc 1 518 5
 1175 00a2 07F12403 		add	r3, r7, #36
 1176 00a6 1946     		mov	r1, r3
 1177 00a8 2A48     		ldr	r0, .L57+8
 1178 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 519:Core/Src/stm32l4xx_hal_msp.c **** 
 520:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 31


 521:Core/Src/stm32l4xx_hal_msp.c **** 
 522:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 523:Core/Src/stm32l4xx_hal_msp.c ****   }
 524:Core/Src/stm32l4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 525:Core/Src/stm32l4xx_hal_msp.c ****   {
 526:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 527:Core/Src/stm32l4xx_hal_msp.c **** 
 528:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 529:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 530:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 531:Core/Src/stm32l4xx_hal_msp.c **** 
 532:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 533:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 534:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 535:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 536:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 537:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 538:Core/Src/stm32l4xx_hal_msp.c ****     */
 539:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 540:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 541:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 542:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 543:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 544:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 545:Core/Src/stm32l4xx_hal_msp.c **** 
 546:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 547:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 548:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 549:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 550:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 551:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 552:Core/Src/stm32l4xx_hal_msp.c **** 
 553:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 554:Core/Src/stm32l4xx_hal_msp.c **** 
 555:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 556:Core/Src/stm32l4xx_hal_msp.c ****   }
 557:Core/Src/stm32l4xx_hal_msp.c **** 
 558:Core/Src/stm32l4xx_hal_msp.c **** }
 1179              		.loc 1 558 1
 1180 00ae 49E0     		b	.L56
 1181              	.L54:
 524:Core/Src/stm32l4xx_hal_msp.c ****   {
 1182              		.loc 1 524 15
 1183 00b0 7B68     		ldr	r3, [r7, #4]
 1184 00b2 1B68     		ldr	r3, [r3]
 524:Core/Src/stm32l4xx_hal_msp.c ****   {
 1185              		.loc 1 524 10
 1186 00b4 284A     		ldr	r2, .L57+12
 1187 00b6 9342     		cmp	r3, r2
 1188 00b8 44D1     		bne	.L56
 1189              	.LBB17:
 530:Core/Src/stm32l4xx_hal_msp.c **** 
 1190              		.loc 1 530 5
 1191 00ba 254B     		ldr	r3, .L57+4
 1192 00bc 9B6D     		ldr	r3, [r3, #88]
 1193 00be 244A     		ldr	r2, .L57+4
 1194 00c0 43F48043 		orr	r3, r3, #16384
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 32


 1195 00c4 9365     		str	r3, [r2, #88]
 1196 00c6 224B     		ldr	r3, .L57+4
 1197 00c8 9B6D     		ldr	r3, [r3, #88]
 1198 00ca 03F48043 		and	r3, r3, #16384
 1199 00ce 7B61     		str	r3, [r7, #20]
 1200 00d0 7B69     		ldr	r3, [r7, #20]
 1201              	.LBE17:
 1202              	.LBB18:
 532:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1203              		.loc 1 532 5
 1204 00d2 1F4B     		ldr	r3, .L57+4
 1205 00d4 DB6C     		ldr	r3, [r3, #76]
 1206 00d6 1E4A     		ldr	r2, .L57+4
 1207 00d8 43F00403 		orr	r3, r3, #4
 1208 00dc D364     		str	r3, [r2, #76]
 1209 00de 1C4B     		ldr	r3, .L57+4
 1210 00e0 DB6C     		ldr	r3, [r3, #76]
 1211 00e2 03F00403 		and	r3, r3, #4
 1212 00e6 3B61     		str	r3, [r7, #16]
 1213 00e8 3B69     		ldr	r3, [r7, #16]
 1214              	.LBE18:
 1215              	.LBB19:
 533:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1216              		.loc 1 533 5
 1217 00ea 194B     		ldr	r3, .L57+4
 1218 00ec DB6C     		ldr	r3, [r3, #76]
 1219 00ee 184A     		ldr	r2, .L57+4
 1220 00f0 43F00203 		orr	r3, r3, #2
 1221 00f4 D364     		str	r3, [r2, #76]
 1222 00f6 164B     		ldr	r3, .L57+4
 1223 00f8 DB6C     		ldr	r3, [r3, #76]
 1224 00fa 03F00203 		and	r3, r3, #2
 1225 00fe FB60     		str	r3, [r7, #12]
 1226 0100 FB68     		ldr	r3, [r7, #12]
 1227              	.LBE19:
 539:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1228              		.loc 1 539 25
 1229 0102 0C23     		movs	r3, #12
 1230 0104 7B62     		str	r3, [r7, #36]
 540:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1231              		.loc 1 540 26
 1232 0106 0223     		movs	r3, #2
 1233 0108 BB62     		str	r3, [r7, #40]
 541:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1234              		.loc 1 541 26
 1235 010a 0023     		movs	r3, #0
 1236 010c FB62     		str	r3, [r7, #44]
 542:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1237              		.loc 1 542 27
 1238 010e 0323     		movs	r3, #3
 1239 0110 3B63     		str	r3, [r7, #48]
 543:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1240              		.loc 1 543 31
 1241 0112 0523     		movs	r3, #5
 1242 0114 7B63     		str	r3, [r7, #52]
 544:Core/Src/stm32l4xx_hal_msp.c **** 
 1243              		.loc 1 544 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 33


 1244 0116 07F12403 		add	r3, r7, #36
 1245 011a 1946     		mov	r1, r3
 1246 011c 0F48     		ldr	r0, .L57+16
 1247 011e FFF7FEFF 		bl	HAL_GPIO_Init
 546:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1248              		.loc 1 546 25
 1249 0122 4FF48063 		mov	r3, #1024
 1250 0126 7B62     		str	r3, [r7, #36]
 547:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1251              		.loc 1 547 26
 1252 0128 0223     		movs	r3, #2
 1253 012a BB62     		str	r3, [r7, #40]
 548:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1254              		.loc 1 548 26
 1255 012c 0023     		movs	r3, #0
 1256 012e FB62     		str	r3, [r7, #44]
 549:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1257              		.loc 1 549 27
 1258 0130 0323     		movs	r3, #3
 1259 0132 3B63     		str	r3, [r7, #48]
 550:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1260              		.loc 1 550 31
 1261 0134 0523     		movs	r3, #5
 1262 0136 7B63     		str	r3, [r7, #52]
 551:Core/Src/stm32l4xx_hal_msp.c **** 
 1263              		.loc 1 551 5
 1264 0138 07F12403 		add	r3, r7, #36
 1265 013c 1946     		mov	r1, r3
 1266 013e 0848     		ldr	r0, .L57+20
 1267 0140 FFF7FEFF 		bl	HAL_GPIO_Init
 1268              	.L56:
 1269              		.loc 1 558 1
 1270 0144 00BF     		nop
 1271 0146 3837     		adds	r7, r7, #56
 1272              		.cfi_def_cfa_offset 8
 1273 0148 BD46     		mov	sp, r7
 1274              		.cfi_def_cfa_register 13
 1275              		@ sp needed
 1276 014a 80BD     		pop	{r7, pc}
 1277              	.L58:
 1278              		.align	2
 1279              	.L57:
 1280 014c 00300140 		.word	1073819648
 1281 0150 00100240 		.word	1073876992
 1282 0154 00100048 		.word	1207963648
 1283 0158 00380040 		.word	1073756160
 1284 015c 00080048 		.word	1207961600
 1285 0160 00040048 		.word	1207960576
 1286              		.cfi_endproc
 1287              	.LFE330:
 1289              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1290              		.align	1
 1291              		.global	HAL_SPI_MspDeInit
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1296              	HAL_SPI_MspDeInit:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 34


 1297              	.LFB331:
 559:Core/Src/stm32l4xx_hal_msp.c **** 
 560:Core/Src/stm32l4xx_hal_msp.c **** /**
 561:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 562:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 563:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 564:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 565:Core/Src/stm32l4xx_hal_msp.c **** */
 566:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 567:Core/Src/stm32l4xx_hal_msp.c **** {
 1298              		.loc 1 567 1
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 8
 1301              		@ frame_needed = 1, uses_anonymous_args = 0
 1302 0000 80B5     		push	{r7, lr}
 1303              		.cfi_def_cfa_offset 8
 1304              		.cfi_offset 7, -8
 1305              		.cfi_offset 14, -4
 1306 0002 82B0     		sub	sp, sp, #8
 1307              		.cfi_def_cfa_offset 16
 1308 0004 00AF     		add	r7, sp, #0
 1309              		.cfi_def_cfa_register 7
 1310 0006 7860     		str	r0, [r7, #4]
 568:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1311              		.loc 1 568 10
 1312 0008 7B68     		ldr	r3, [r7, #4]
 1313 000a 1B68     		ldr	r3, [r3]
 1314              		.loc 1 568 5
 1315 000c 154A     		ldr	r2, .L63
 1316 000e 9342     		cmp	r3, r2
 1317 0010 10D1     		bne	.L60
 569:Core/Src/stm32l4xx_hal_msp.c ****   {
 570:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 571:Core/Src/stm32l4xx_hal_msp.c **** 
 572:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 573:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 574:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 1318              		.loc 1 574 5
 1319 0012 154B     		ldr	r3, .L63+4
 1320 0014 1B6E     		ldr	r3, [r3, #96]
 1321 0016 144A     		ldr	r2, .L63+4
 1322 0018 23F48053 		bic	r3, r3, #4096
 1323 001c 1366     		str	r3, [r2, #96]
 575:Core/Src/stm32l4xx_hal_msp.c **** 
 576:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 577:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 578:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> SPI1_SCK
 579:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> SPI1_MOSI
 580:Core/Src/stm32l4xx_hal_msp.c ****     */
 581:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_MISO_GPIO_Port, LCD_MISO_Pin);
 1324              		.loc 1 581 5
 1325 001e 4021     		movs	r1, #64
 1326 0020 4FF09040 		mov	r0, #1207959552
 1327 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 582:Core/Src/stm32l4xx_hal_msp.c **** 
 583:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, LCD_SCK_Pin|LCD_MOSI_Pin);
 1328              		.loc 1 583 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 35


 1329 0028 4FF42041 		mov	r1, #40960
 1330 002c 0F48     		ldr	r0, .L63+8
 1331 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 584:Core/Src/stm32l4xx_hal_msp.c **** 
 585:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 586:Core/Src/stm32l4xx_hal_msp.c **** 
 587:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 588:Core/Src/stm32l4xx_hal_msp.c ****   }
 589:Core/Src/stm32l4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 590:Core/Src/stm32l4xx_hal_msp.c ****   {
 591:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 592:Core/Src/stm32l4xx_hal_msp.c **** 
 593:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 594:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 595:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 596:Core/Src/stm32l4xx_hal_msp.c **** 
 597:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 598:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 599:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 600:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 601:Core/Src/stm32l4xx_hal_msp.c ****     */
 602:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 603:Core/Src/stm32l4xx_hal_msp.c **** 
 604:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 605:Core/Src/stm32l4xx_hal_msp.c **** 
 606:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 607:Core/Src/stm32l4xx_hal_msp.c **** 
 608:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 609:Core/Src/stm32l4xx_hal_msp.c ****   }
 610:Core/Src/stm32l4xx_hal_msp.c **** 
 611:Core/Src/stm32l4xx_hal_msp.c **** }
 1332              		.loc 1 611 1
 1333 0032 13E0     		b	.L62
 1334              	.L60:
 589:Core/Src/stm32l4xx_hal_msp.c ****   {
 1335              		.loc 1 589 15
 1336 0034 7B68     		ldr	r3, [r7, #4]
 1337 0036 1B68     		ldr	r3, [r3]
 589:Core/Src/stm32l4xx_hal_msp.c ****   {
 1338              		.loc 1 589 10
 1339 0038 0D4A     		ldr	r2, .L63+12
 1340 003a 9342     		cmp	r3, r2
 1341 003c 0ED1     		bne	.L62
 595:Core/Src/stm32l4xx_hal_msp.c **** 
 1342              		.loc 1 595 5
 1343 003e 0A4B     		ldr	r3, .L63+4
 1344 0040 9B6D     		ldr	r3, [r3, #88]
 1345 0042 094A     		ldr	r2, .L63+4
 1346 0044 23F48043 		bic	r3, r3, #16384
 1347 0048 9365     		str	r3, [r2, #88]
 602:Core/Src/stm32l4xx_hal_msp.c **** 
 1348              		.loc 1 602 5
 1349 004a 0C21     		movs	r1, #12
 1350 004c 0948     		ldr	r0, .L63+16
 1351 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 604:Core/Src/stm32l4xx_hal_msp.c **** 
 1352              		.loc 1 604 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 36


 1353 0052 4FF48061 		mov	r1, #1024
 1354 0056 0848     		ldr	r0, .L63+20
 1355 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1356              	.L62:
 1357              		.loc 1 611 1
 1358 005c 00BF     		nop
 1359 005e 0837     		adds	r7, r7, #8
 1360              		.cfi_def_cfa_offset 8
 1361 0060 BD46     		mov	sp, r7
 1362              		.cfi_def_cfa_register 13
 1363              		@ sp needed
 1364 0062 80BD     		pop	{r7, pc}
 1365              	.L64:
 1366              		.align	2
 1367              	.L63:
 1368 0064 00300140 		.word	1073819648
 1369 0068 00100240 		.word	1073876992
 1370 006c 00100048 		.word	1207963648
 1371 0070 00380040 		.word	1073756160
 1372 0074 00080048 		.word	1207961600
 1373 0078 00040048 		.word	1207960576
 1374              		.cfi_endproc
 1375              	.LFE331:
 1377              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1378              		.align	1
 1379              		.global	HAL_TIM_Base_MspInit
 1380              		.syntax unified
 1381              		.thumb
 1382              		.thumb_func
 1384              	HAL_TIM_Base_MspInit:
 1385              	.LFB332:
 612:Core/Src/stm32l4xx_hal_msp.c **** 
 613:Core/Src/stm32l4xx_hal_msp.c **** /**
 614:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 615:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 616:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 617:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 618:Core/Src/stm32l4xx_hal_msp.c **** */
 619:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 620:Core/Src/stm32l4xx_hal_msp.c **** {
 1386              		.loc 1 620 1
 1387              		.cfi_startproc
 1388              		@ args = 0, pretend = 0, frame = 24
 1389              		@ frame_needed = 1, uses_anonymous_args = 0
 1390              		@ link register save eliminated.
 1391 0000 80B4     		push	{r7}
 1392              		.cfi_def_cfa_offset 4
 1393              		.cfi_offset 7, -4
 1394 0002 87B0     		sub	sp, sp, #28
 1395              		.cfi_def_cfa_offset 32
 1396 0004 00AF     		add	r7, sp, #0
 1397              		.cfi_def_cfa_register 7
 1398 0006 7860     		str	r0, [r7, #4]
 621:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 1399              		.loc 1 621 15
 1400 0008 7B68     		ldr	r3, [r7, #4]
 1401 000a 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 37


 1402              		.loc 1 621 5
 1403 000c B3F1804F 		cmp	r3, #1073741824
 1404 0010 0CD1     		bne	.L66
 1405              	.LBB20:
 622:Core/Src/stm32l4xx_hal_msp.c ****   {
 623:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 624:Core/Src/stm32l4xx_hal_msp.c **** 
 625:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 626:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 627:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 1406              		.loc 1 627 5
 1407 0012 244B     		ldr	r3, .L71
 1408 0014 9B6D     		ldr	r3, [r3, #88]
 1409 0016 234A     		ldr	r2, .L71
 1410 0018 43F00103 		orr	r3, r3, #1
 1411 001c 9365     		str	r3, [r2, #88]
 1412 001e 214B     		ldr	r3, .L71
 1413 0020 9B6D     		ldr	r3, [r3, #88]
 1414 0022 03F00103 		and	r3, r3, #1
 1415 0026 7B61     		str	r3, [r7, #20]
 1416 0028 7B69     		ldr	r3, [r7, #20]
 1417              	.LBE20:
 628:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 629:Core/Src/stm32l4xx_hal_msp.c **** 
 630:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 631:Core/Src/stm32l4xx_hal_msp.c ****   }
 632:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 633:Core/Src/stm32l4xx_hal_msp.c ****   {
 634:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 635:Core/Src/stm32l4xx_hal_msp.c **** 
 636:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 637:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 638:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 639:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 640:Core/Src/stm32l4xx_hal_msp.c **** 
 641:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 642:Core/Src/stm32l4xx_hal_msp.c ****   }
 643:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 644:Core/Src/stm32l4xx_hal_msp.c ****   {
 645:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 646:Core/Src/stm32l4xx_hal_msp.c **** 
 647:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 648:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 649:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 650:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 651:Core/Src/stm32l4xx_hal_msp.c **** 
 652:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 653:Core/Src/stm32l4xx_hal_msp.c ****   }
 654:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 655:Core/Src/stm32l4xx_hal_msp.c ****   {
 656:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 657:Core/Src/stm32l4xx_hal_msp.c **** 
 658:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 659:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 660:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 661:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 662:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 38


 663:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 664:Core/Src/stm32l4xx_hal_msp.c ****   }
 665:Core/Src/stm32l4xx_hal_msp.c **** 
 666:Core/Src/stm32l4xx_hal_msp.c **** }
 1418              		.loc 1 666 1
 1419 002a 34E0     		b	.L70
 1420              	.L66:
 632:Core/Src/stm32l4xx_hal_msp.c ****   {
 1421              		.loc 1 632 20
 1422 002c 7B68     		ldr	r3, [r7, #4]
 1423 002e 1B68     		ldr	r3, [r3]
 632:Core/Src/stm32l4xx_hal_msp.c ****   {
 1424              		.loc 1 632 10
 1425 0030 1D4A     		ldr	r2, .L71+4
 1426 0032 9342     		cmp	r3, r2
 1427 0034 0CD1     		bne	.L68
 1428              	.LBB21:
 638:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1429              		.loc 1 638 5
 1430 0036 1B4B     		ldr	r3, .L71
 1431 0038 9B6D     		ldr	r3, [r3, #88]
 1432 003a 1A4A     		ldr	r2, .L71
 1433 003c 43F00203 		orr	r3, r3, #2
 1434 0040 9365     		str	r3, [r2, #88]
 1435 0042 184B     		ldr	r3, .L71
 1436 0044 9B6D     		ldr	r3, [r3, #88]
 1437 0046 03F00203 		and	r3, r3, #2
 1438 004a 3B61     		str	r3, [r7, #16]
 1439 004c 3B69     		ldr	r3, [r7, #16]
 1440              	.LBE21:
 1441              		.loc 1 666 1
 1442 004e 22E0     		b	.L70
 1443              	.L68:
 643:Core/Src/stm32l4xx_hal_msp.c ****   {
 1444              		.loc 1 643 20
 1445 0050 7B68     		ldr	r3, [r7, #4]
 1446 0052 1B68     		ldr	r3, [r3]
 643:Core/Src/stm32l4xx_hal_msp.c ****   {
 1447              		.loc 1 643 10
 1448 0054 154A     		ldr	r2, .L71+8
 1449 0056 9342     		cmp	r3, r2
 1450 0058 0CD1     		bne	.L69
 1451              	.LBB22:
 649:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1452              		.loc 1 649 5
 1453 005a 124B     		ldr	r3, .L71
 1454 005c 9B6D     		ldr	r3, [r3, #88]
 1455 005e 114A     		ldr	r2, .L71
 1456 0060 43F00403 		orr	r3, r3, #4
 1457 0064 9365     		str	r3, [r2, #88]
 1458 0066 0F4B     		ldr	r3, .L71
 1459 0068 9B6D     		ldr	r3, [r3, #88]
 1460 006a 03F00403 		and	r3, r3, #4
 1461 006e FB60     		str	r3, [r7, #12]
 1462 0070 FB68     		ldr	r3, [r7, #12]
 1463              	.LBE22:
 1464              		.loc 1 666 1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 39


 1465 0072 10E0     		b	.L70
 1466              	.L69:
 654:Core/Src/stm32l4xx_hal_msp.c ****   {
 1467              		.loc 1 654 20
 1468 0074 7B68     		ldr	r3, [r7, #4]
 1469 0076 1B68     		ldr	r3, [r3]
 654:Core/Src/stm32l4xx_hal_msp.c ****   {
 1470              		.loc 1 654 10
 1471 0078 0D4A     		ldr	r2, .L71+12
 1472 007a 9342     		cmp	r3, r2
 1473 007c 0BD1     		bne	.L70
 1474              	.LBB23:
 660:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1475              		.loc 1 660 5
 1476 007e 094B     		ldr	r3, .L71
 1477 0080 9B6D     		ldr	r3, [r3, #88]
 1478 0082 084A     		ldr	r2, .L71
 1479 0084 43F00803 		orr	r3, r3, #8
 1480 0088 9365     		str	r3, [r2, #88]
 1481 008a 064B     		ldr	r3, .L71
 1482 008c 9B6D     		ldr	r3, [r3, #88]
 1483 008e 03F00803 		and	r3, r3, #8
 1484 0092 BB60     		str	r3, [r7, #8]
 1485 0094 BB68     		ldr	r3, [r7, #8]
 1486              	.L70:
 1487              	.LBE23:
 1488              		.loc 1 666 1
 1489 0096 00BF     		nop
 1490 0098 1C37     		adds	r7, r7, #28
 1491              		.cfi_def_cfa_offset 4
 1492 009a BD46     		mov	sp, r7
 1493              		.cfi_def_cfa_register 13
 1494              		@ sp needed
 1495 009c 5DF8047B 		ldr	r7, [sp], #4
 1496              		.cfi_restore 7
 1497              		.cfi_def_cfa_offset 0
 1498 00a0 7047     		bx	lr
 1499              	.L72:
 1500 00a2 00BF     		.align	2
 1501              	.L71:
 1502 00a4 00100240 		.word	1073876992
 1503 00a8 00040040 		.word	1073742848
 1504 00ac 00080040 		.word	1073743872
 1505 00b0 000C0040 		.word	1073744896
 1506              		.cfi_endproc
 1507              	.LFE332:
 1509              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1510              		.align	1
 1511              		.global	HAL_TIM_MspPostInit
 1512              		.syntax unified
 1513              		.thumb
 1514              		.thumb_func
 1516              	HAL_TIM_MspPostInit:
 1517              	.LFB333:
 667:Core/Src/stm32l4xx_hal_msp.c **** 
 668:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 669:Core/Src/stm32l4xx_hal_msp.c **** {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 40


 1518              		.loc 1 669 1
 1519              		.cfi_startproc
 1520              		@ args = 0, pretend = 0, frame = 40
 1521              		@ frame_needed = 1, uses_anonymous_args = 0
 1522 0000 80B5     		push	{r7, lr}
 1523              		.cfi_def_cfa_offset 8
 1524              		.cfi_offset 7, -8
 1525              		.cfi_offset 14, -4
 1526 0002 8AB0     		sub	sp, sp, #40
 1527              		.cfi_def_cfa_offset 48
 1528 0004 00AF     		add	r7, sp, #0
 1529              		.cfi_def_cfa_register 7
 1530 0006 7860     		str	r0, [r7, #4]
 670:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1531              		.loc 1 670 20
 1532 0008 07F11403 		add	r3, r7, #20
 1533 000c 0022     		movs	r2, #0
 1534 000e 1A60     		str	r2, [r3]
 1535 0010 5A60     		str	r2, [r3, #4]
 1536 0012 9A60     		str	r2, [r3, #8]
 1537 0014 DA60     		str	r2, [r3, #12]
 1538 0016 1A61     		str	r2, [r3, #16]
 671:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 1539              		.loc 1 671 10
 1540 0018 7B68     		ldr	r3, [r7, #4]
 1541 001a 1B68     		ldr	r3, [r3]
 1542              		.loc 1 671 5
 1543 001c B3F1804F 		cmp	r3, #1073741824
 1544 0020 1DD1     		bne	.L74
 1545              	.LBB24:
 672:Core/Src/stm32l4xx_hal_msp.c ****   {
 673:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 674:Core/Src/stm32l4xx_hal_msp.c **** 
 675:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 676:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1546              		.loc 1 676 5
 1547 0022 214B     		ldr	r3, .L77
 1548 0024 DB6C     		ldr	r3, [r3, #76]
 1549 0026 204A     		ldr	r2, .L77
 1550 0028 43F00103 		orr	r3, r3, #1
 1551 002c D364     		str	r3, [r2, #76]
 1552 002e 1E4B     		ldr	r3, .L77
 1553 0030 DB6C     		ldr	r3, [r3, #76]
 1554 0032 03F00103 		and	r3, r3, #1
 1555 0036 3B61     		str	r3, [r7, #16]
 1556 0038 3B69     		ldr	r3, [r7, #16]
 1557              	.LBE24:
 677:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 678:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 679:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> TIM2_CH1
 680:Core/Src/stm32l4xx_hal_msp.c ****     */
 681:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Z_SERVO_Pin|COOLING_FAN_Pin;
 1558              		.loc 1 681 25
 1559 003a 2223     		movs	r3, #34
 1560 003c 7B61     		str	r3, [r7, #20]
 682:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1561              		.loc 1 682 26
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 41


 1562 003e 0223     		movs	r3, #2
 1563 0040 BB61     		str	r3, [r7, #24]
 683:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1564              		.loc 1 683 26
 1565 0042 0023     		movs	r3, #0
 1566 0044 FB61     		str	r3, [r7, #28]
 684:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1567              		.loc 1 684 27
 1568 0046 0023     		movs	r3, #0
 1569 0048 3B62     		str	r3, [r7, #32]
 685:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1570              		.loc 1 685 31
 1571 004a 0123     		movs	r3, #1
 1572 004c 7B62     		str	r3, [r7, #36]
 686:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1573              		.loc 1 686 5
 1574 004e 07F11403 		add	r3, r7, #20
 1575 0052 1946     		mov	r1, r3
 1576 0054 4FF09040 		mov	r0, #1207959552
 1577 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 687:Core/Src/stm32l4xx_hal_msp.c **** 
 688:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 689:Core/Src/stm32l4xx_hal_msp.c **** 
 690:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 691:Core/Src/stm32l4xx_hal_msp.c ****   }
 692:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 693:Core/Src/stm32l4xx_hal_msp.c ****   {
 694:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 695:Core/Src/stm32l4xx_hal_msp.c **** 
 696:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 697:Core/Src/stm32l4xx_hal_msp.c **** 
 698:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 699:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 700:Core/Src/stm32l4xx_hal_msp.c ****     PE3     ------> TIM3_CH1
 701:Core/Src/stm32l4xx_hal_msp.c ****     PE4     ------> TIM3_CH2
 702:Core/Src/stm32l4xx_hal_msp.c ****     PE5     ------> TIM3_CH3
 703:Core/Src/stm32l4xx_hal_msp.c ****     PE6     ------> TIM3_CH4
 704:Core/Src/stm32l4xx_hal_msp.c ****     */
 705:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = HOT_BED_Pin|HOT_END_Pin|HOT_END_FAN_Pin|NOZZLE_TURBINE_Pin;
 706:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 707:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 708:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 709:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 710:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 711:Core/Src/stm32l4xx_hal_msp.c **** 
 712:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 713:Core/Src/stm32l4xx_hal_msp.c **** 
 714:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 715:Core/Src/stm32l4xx_hal_msp.c ****   }
 716:Core/Src/stm32l4xx_hal_msp.c **** 
 717:Core/Src/stm32l4xx_hal_msp.c **** }
 1578              		.loc 1 717 1
 1579 005c 20E0     		b	.L76
 1580              	.L74:
 692:Core/Src/stm32l4xx_hal_msp.c ****   {
 1581              		.loc 1 692 15
 1582 005e 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 42


 1583 0060 1B68     		ldr	r3, [r3]
 692:Core/Src/stm32l4xx_hal_msp.c ****   {
 1584              		.loc 1 692 10
 1585 0062 124A     		ldr	r2, .L77+4
 1586 0064 9342     		cmp	r3, r2
 1587 0066 1BD1     		bne	.L76
 1588              	.LBB25:
 698:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1589              		.loc 1 698 5
 1590 0068 0F4B     		ldr	r3, .L77
 1591 006a DB6C     		ldr	r3, [r3, #76]
 1592 006c 0E4A     		ldr	r2, .L77
 1593 006e 43F01003 		orr	r3, r3, #16
 1594 0072 D364     		str	r3, [r2, #76]
 1595 0074 0C4B     		ldr	r3, .L77
 1596 0076 DB6C     		ldr	r3, [r3, #76]
 1597 0078 03F01003 		and	r3, r3, #16
 1598 007c FB60     		str	r3, [r7, #12]
 1599 007e FB68     		ldr	r3, [r7, #12]
 1600              	.LBE25:
 705:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1601              		.loc 1 705 25
 1602 0080 7823     		movs	r3, #120
 1603 0082 7B61     		str	r3, [r7, #20]
 706:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1604              		.loc 1 706 26
 1605 0084 0223     		movs	r3, #2
 1606 0086 BB61     		str	r3, [r7, #24]
 707:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1607              		.loc 1 707 26
 1608 0088 0023     		movs	r3, #0
 1609 008a FB61     		str	r3, [r7, #28]
 708:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1610              		.loc 1 708 27
 1611 008c 0023     		movs	r3, #0
 1612 008e 3B62     		str	r3, [r7, #32]
 709:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1613              		.loc 1 709 31
 1614 0090 0223     		movs	r3, #2
 1615 0092 7B62     		str	r3, [r7, #36]
 710:Core/Src/stm32l4xx_hal_msp.c **** 
 1616              		.loc 1 710 5
 1617 0094 07F11403 		add	r3, r7, #20
 1618 0098 1946     		mov	r1, r3
 1619 009a 0548     		ldr	r0, .L77+8
 1620 009c FFF7FEFF 		bl	HAL_GPIO_Init
 1621              	.L76:
 1622              		.loc 1 717 1
 1623 00a0 00BF     		nop
 1624 00a2 2837     		adds	r7, r7, #40
 1625              		.cfi_def_cfa_offset 8
 1626 00a4 BD46     		mov	sp, r7
 1627              		.cfi_def_cfa_register 13
 1628              		@ sp needed
 1629 00a6 80BD     		pop	{r7, pc}
 1630              	.L78:
 1631              		.align	2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 43


 1632              	.L77:
 1633 00a8 00100240 		.word	1073876992
 1634 00ac 00040040 		.word	1073742848
 1635 00b0 00100048 		.word	1207963648
 1636              		.cfi_endproc
 1637              	.LFE333:
 1639              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1640              		.align	1
 1641              		.global	HAL_TIM_Base_MspDeInit
 1642              		.syntax unified
 1643              		.thumb
 1644              		.thumb_func
 1646              	HAL_TIM_Base_MspDeInit:
 1647              	.LFB334:
 718:Core/Src/stm32l4xx_hal_msp.c **** /**
 719:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 720:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 721:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 722:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 723:Core/Src/stm32l4xx_hal_msp.c **** */
 724:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 725:Core/Src/stm32l4xx_hal_msp.c **** {
 1648              		.loc 1 725 1
 1649              		.cfi_startproc
 1650              		@ args = 0, pretend = 0, frame = 8
 1651              		@ frame_needed = 1, uses_anonymous_args = 0
 1652              		@ link register save eliminated.
 1653 0000 80B4     		push	{r7}
 1654              		.cfi_def_cfa_offset 4
 1655              		.cfi_offset 7, -4
 1656 0002 83B0     		sub	sp, sp, #12
 1657              		.cfi_def_cfa_offset 16
 1658 0004 00AF     		add	r7, sp, #0
 1659              		.cfi_def_cfa_register 7
 1660 0006 7860     		str	r0, [r7, #4]
 726:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 1661              		.loc 1 726 15
 1662 0008 7B68     		ldr	r3, [r7, #4]
 1663 000a 1B68     		ldr	r3, [r3]
 1664              		.loc 1 726 5
 1665 000c B3F1804F 		cmp	r3, #1073741824
 1666 0010 06D1     		bne	.L80
 727:Core/Src/stm32l4xx_hal_msp.c ****   {
 728:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 729:Core/Src/stm32l4xx_hal_msp.c **** 
 730:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 731:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 732:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 1667              		.loc 1 732 5
 1668 0012 184B     		ldr	r3, .L85
 1669 0014 9B6D     		ldr	r3, [r3, #88]
 1670 0016 174A     		ldr	r2, .L85
 1671 0018 23F00103 		bic	r3, r3, #1
 1672 001c 9365     		str	r3, [r2, #88]
 733:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 734:Core/Src/stm32l4xx_hal_msp.c **** 
 735:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 44


 736:Core/Src/stm32l4xx_hal_msp.c ****   }
 737:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 738:Core/Src/stm32l4xx_hal_msp.c ****   {
 739:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 740:Core/Src/stm32l4xx_hal_msp.c **** 
 741:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 742:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 743:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 744:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 745:Core/Src/stm32l4xx_hal_msp.c **** 
 746:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 747:Core/Src/stm32l4xx_hal_msp.c ****   }
 748:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 749:Core/Src/stm32l4xx_hal_msp.c ****   {
 750:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 751:Core/Src/stm32l4xx_hal_msp.c **** 
 752:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 753:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 754:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 755:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 756:Core/Src/stm32l4xx_hal_msp.c **** 
 757:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 758:Core/Src/stm32l4xx_hal_msp.c ****   }
 759:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 760:Core/Src/stm32l4xx_hal_msp.c ****   {
 761:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 762:Core/Src/stm32l4xx_hal_msp.c **** 
 763:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 764:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 765:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 766:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 767:Core/Src/stm32l4xx_hal_msp.c **** 
 768:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 769:Core/Src/stm32l4xx_hal_msp.c ****   }
 770:Core/Src/stm32l4xx_hal_msp.c **** 
 771:Core/Src/stm32l4xx_hal_msp.c **** }
 1673              		.loc 1 771 1
 1674 001e 22E0     		b	.L84
 1675              	.L80:
 737:Core/Src/stm32l4xx_hal_msp.c ****   {
 1676              		.loc 1 737 20
 1677 0020 7B68     		ldr	r3, [r7, #4]
 1678 0022 1B68     		ldr	r3, [r3]
 737:Core/Src/stm32l4xx_hal_msp.c ****   {
 1679              		.loc 1 737 10
 1680 0024 144A     		ldr	r2, .L85+4
 1681 0026 9342     		cmp	r3, r2
 1682 0028 06D1     		bne	.L82
 743:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1683              		.loc 1 743 5
 1684 002a 124B     		ldr	r3, .L85
 1685 002c 9B6D     		ldr	r3, [r3, #88]
 1686 002e 114A     		ldr	r2, .L85
 1687 0030 23F00203 		bic	r3, r3, #2
 1688 0034 9365     		str	r3, [r2, #88]
 1689              		.loc 1 771 1
 1690 0036 16E0     		b	.L84
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 45


 1691              	.L82:
 748:Core/Src/stm32l4xx_hal_msp.c ****   {
 1692              		.loc 1 748 20
 1693 0038 7B68     		ldr	r3, [r7, #4]
 1694 003a 1B68     		ldr	r3, [r3]
 748:Core/Src/stm32l4xx_hal_msp.c ****   {
 1695              		.loc 1 748 10
 1696 003c 0F4A     		ldr	r2, .L85+8
 1697 003e 9342     		cmp	r3, r2
 1698 0040 06D1     		bne	.L83
 754:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1699              		.loc 1 754 5
 1700 0042 0C4B     		ldr	r3, .L85
 1701 0044 9B6D     		ldr	r3, [r3, #88]
 1702 0046 0B4A     		ldr	r2, .L85
 1703 0048 23F00403 		bic	r3, r3, #4
 1704 004c 9365     		str	r3, [r2, #88]
 1705              		.loc 1 771 1
 1706 004e 0AE0     		b	.L84
 1707              	.L83:
 759:Core/Src/stm32l4xx_hal_msp.c ****   {
 1708              		.loc 1 759 20
 1709 0050 7B68     		ldr	r3, [r7, #4]
 1710 0052 1B68     		ldr	r3, [r3]
 759:Core/Src/stm32l4xx_hal_msp.c ****   {
 1711              		.loc 1 759 10
 1712 0054 0A4A     		ldr	r2, .L85+12
 1713 0056 9342     		cmp	r3, r2
 1714 0058 05D1     		bne	.L84
 765:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1715              		.loc 1 765 5
 1716 005a 064B     		ldr	r3, .L85
 1717 005c 9B6D     		ldr	r3, [r3, #88]
 1718 005e 054A     		ldr	r2, .L85
 1719 0060 23F00803 		bic	r3, r3, #8
 1720 0064 9365     		str	r3, [r2, #88]
 1721              	.L84:
 1722              		.loc 1 771 1
 1723 0066 00BF     		nop
 1724 0068 0C37     		adds	r7, r7, #12
 1725              		.cfi_def_cfa_offset 4
 1726 006a BD46     		mov	sp, r7
 1727              		.cfi_def_cfa_register 13
 1728              		@ sp needed
 1729 006c 5DF8047B 		ldr	r7, [sp], #4
 1730              		.cfi_restore 7
 1731              		.cfi_def_cfa_offset 0
 1732 0070 7047     		bx	lr
 1733              	.L86:
 1734 0072 00BF     		.align	2
 1735              	.L85:
 1736 0074 00100240 		.word	1073876992
 1737 0078 00040040 		.word	1073742848
 1738 007c 00080040 		.word	1073743872
 1739 0080 000C0040 		.word	1073744896
 1740              		.cfi_endproc
 1741              	.LFE334:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 46


 1743              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 1744              		.align	1
 1745              		.global	HAL_PCD_MspInit
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1750              	HAL_PCD_MspInit:
 1751              	.LFB335:
 772:Core/Src/stm32l4xx_hal_msp.c **** 
 773:Core/Src/stm32l4xx_hal_msp.c **** /**
 774:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
 775:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 776:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 777:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 778:Core/Src/stm32l4xx_hal_msp.c **** */
 779:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 780:Core/Src/stm32l4xx_hal_msp.c **** {
 1752              		.loc 1 780 1
 1753              		.cfi_startproc
 1754              		@ args = 0, pretend = 0, frame = 192
 1755              		@ frame_needed = 1, uses_anonymous_args = 0
 1756 0000 80B5     		push	{r7, lr}
 1757              		.cfi_def_cfa_offset 8
 1758              		.cfi_offset 7, -8
 1759              		.cfi_offset 14, -4
 1760 0002 B0B0     		sub	sp, sp, #192
 1761              		.cfi_def_cfa_offset 200
 1762 0004 00AF     		add	r7, sp, #0
 1763              		.cfi_def_cfa_register 7
 1764 0006 7860     		str	r0, [r7, #4]
 781:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1765              		.loc 1 781 20
 1766 0008 07F1AC03 		add	r3, r7, #172
 1767 000c 0022     		movs	r2, #0
 1768 000e 1A60     		str	r2, [r3]
 1769 0010 5A60     		str	r2, [r3, #4]
 1770 0012 9A60     		str	r2, [r3, #8]
 1771 0014 DA60     		str	r2, [r3, #12]
 1772 0016 1A61     		str	r2, [r3, #16]
 782:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1773              		.loc 1 782 28
 1774 0018 07F11403 		add	r3, r7, #20
 1775 001c 9822     		movs	r2, #152
 1776 001e 0021     		movs	r1, #0
 1777 0020 1846     		mov	r0, r3
 1778 0022 FFF7FEFF 		bl	memset
 783:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1779              		.loc 1 783 10
 1780 0026 7B68     		ldr	r3, [r7, #4]
 1781 0028 1B68     		ldr	r3, [r3]
 1782              		.loc 1 783 5
 1783 002a B3F1A04F 		cmp	r3, #1342177280
 1784 002e 6CD1     		bne	.L91
 784:Core/Src/stm32l4xx_hal_msp.c ****   {
 785:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 786:Core/Src/stm32l4xx_hal_msp.c **** 
 787:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 47


 788:Core/Src/stm32l4xx_hal_msp.c **** 
 789:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 790:Core/Src/stm32l4xx_hal_msp.c ****   */
 791:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 1785              		.loc 1 791 40
 1786 0030 4FF40053 		mov	r3, #8192
 1787 0034 7B61     		str	r3, [r7, #20]
 792:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 1788              		.loc 1 792 37
 1789 0036 0023     		movs	r3, #0
 1790 0038 C7F88830 		str	r3, [r7, #136]
 793:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1791              		.loc 1 793 9
 1792 003c 07F11403 		add	r3, r7, #20
 1793 0040 1846     		mov	r0, r3
 1794 0042 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1795 0046 0346     		mov	r3, r0
 1796              		.loc 1 793 8
 1797 0048 002B     		cmp	r3, #0
 1798 004a 01D0     		beq	.L89
 794:Core/Src/stm32l4xx_hal_msp.c ****     {
 795:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 1799              		.loc 1 795 7
 1800 004c FFF7FEFF 		bl	Error_Handler
 1801              	.L89:
 1802              	.LBB26:
 796:Core/Src/stm32l4xx_hal_msp.c ****     }
 797:Core/Src/stm32l4xx_hal_msp.c **** 
 798:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1803              		.loc 1 798 5
 1804 0050 304B     		ldr	r3, .L92
 1805 0052 DB6C     		ldr	r3, [r3, #76]
 1806 0054 2F4A     		ldr	r2, .L92
 1807 0056 43F00103 		orr	r3, r3, #1
 1808 005a D364     		str	r3, [r2, #76]
 1809 005c 2D4B     		ldr	r3, .L92
 1810 005e DB6C     		ldr	r3, [r3, #76]
 1811 0060 03F00103 		and	r3, r3, #1
 1812 0064 3B61     		str	r3, [r7, #16]
 1813 0066 3B69     		ldr	r3, [r7, #16]
 1814              	.LBE26:
 799:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 800:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 801:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 802:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 803:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 804:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 805:Core/Src/stm32l4xx_hal_msp.c ****     */
 806:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 1815              		.loc 1 806 25
 1816 0068 4FF4E853 		mov	r3, #7424
 1817 006c C7F8AC30 		str	r3, [r7, #172]
 807:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1818              		.loc 1 807 26
 1819 0070 0223     		movs	r3, #2
 1820 0072 C7F8B030 		str	r3, [r7, #176]
 808:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 48


 1821              		.loc 1 808 26
 1822 0076 0023     		movs	r3, #0
 1823 0078 C7F8B430 		str	r3, [r7, #180]
 809:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1824              		.loc 1 809 27
 1825 007c 0323     		movs	r3, #3
 1826 007e C7F8B830 		str	r3, [r7, #184]
 810:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 1827              		.loc 1 810 31
 1828 0082 0A23     		movs	r3, #10
 1829 0084 C7F8BC30 		str	r3, [r7, #188]
 811:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1830              		.loc 1 811 5
 1831 0088 07F1AC03 		add	r3, r7, #172
 1832 008c 1946     		mov	r1, r3
 1833 008e 4FF09040 		mov	r0, #1207959552
 1834 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 812:Core/Src/stm32l4xx_hal_msp.c **** 
 813:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 1835              		.loc 1 813 25
 1836 0096 4FF40073 		mov	r3, #512
 1837 009a C7F8AC30 		str	r3, [r7, #172]
 814:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1838              		.loc 1 814 26
 1839 009e 0023     		movs	r3, #0
 1840 00a0 C7F8B030 		str	r3, [r7, #176]
 815:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1841              		.loc 1 815 26
 1842 00a4 0023     		movs	r3, #0
 1843 00a6 C7F8B430 		str	r3, [r7, #180]
 816:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 1844              		.loc 1 816 5
 1845 00aa 07F1AC03 		add	r3, r7, #172
 1846 00ae 1946     		mov	r1, r3
 1847 00b0 4FF09040 		mov	r0, #1207959552
 1848 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 1849              	.LBB27:
 817:Core/Src/stm32l4xx_hal_msp.c **** 
 818:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 819:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 1850              		.loc 1 819 5
 1851 00b8 164B     		ldr	r3, .L92
 1852 00ba DB6C     		ldr	r3, [r3, #76]
 1853 00bc 154A     		ldr	r2, .L92
 1854 00be 43F48053 		orr	r3, r3, #4096
 1855 00c2 D364     		str	r3, [r2, #76]
 1856 00c4 134B     		ldr	r3, .L92
 1857 00c6 DB6C     		ldr	r3, [r3, #76]
 1858 00c8 03F48053 		and	r3, r3, #4096
 1859 00cc FB60     		str	r3, [r7, #12]
 1860 00ce FB68     		ldr	r3, [r7, #12]
 1861              	.LBE27:
 820:Core/Src/stm32l4xx_hal_msp.c **** 
 821:Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
 822:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1862              		.loc 1 822 8
 1863 00d0 104B     		ldr	r3, .L92
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 49


 1864 00d2 9B6D     		ldr	r3, [r3, #88]
 1865 00d4 03F08053 		and	r3, r3, #268435456
 1866              		.loc 1 822 7
 1867 00d8 002B     		cmp	r3, #0
 1868 00da 14D1     		bne	.L90
 1869              	.LBB28:
 823:Core/Src/stm32l4xx_hal_msp.c ****     {
 824:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1870              		.loc 1 824 7
 1871 00dc 0D4B     		ldr	r3, .L92
 1872 00de 9B6D     		ldr	r3, [r3, #88]
 1873 00e0 0C4A     		ldr	r2, .L92
 1874 00e2 43F08053 		orr	r3, r3, #268435456
 1875 00e6 9365     		str	r3, [r2, #88]
 1876 00e8 0A4B     		ldr	r3, .L92
 1877 00ea 9B6D     		ldr	r3, [r3, #88]
 1878 00ec 03F08053 		and	r3, r3, #268435456
 1879 00f0 BB60     		str	r3, [r7, #8]
 1880 00f2 BB68     		ldr	r3, [r7, #8]
 1881              	.LBE28:
 825:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1882              		.loc 1 825 7
 1883 00f4 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 826:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1884              		.loc 1 826 7
 1885 00f8 064B     		ldr	r3, .L92
 1886 00fa 9B6D     		ldr	r3, [r3, #88]
 1887 00fc 054A     		ldr	r2, .L92
 1888 00fe 23F08053 		bic	r3, r3, #268435456
 1889 0102 9365     		str	r3, [r2, #88]
 827:Core/Src/stm32l4xx_hal_msp.c ****     }
 828:Core/Src/stm32l4xx_hal_msp.c ****     else
 829:Core/Src/stm32l4xx_hal_msp.c ****     {
 830:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 831:Core/Src/stm32l4xx_hal_msp.c ****     }
 832:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 833:Core/Src/stm32l4xx_hal_msp.c **** 
 834:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 835:Core/Src/stm32l4xx_hal_msp.c ****   }
 836:Core/Src/stm32l4xx_hal_msp.c **** 
 837:Core/Src/stm32l4xx_hal_msp.c **** }
 1890              		.loc 1 837 1
 1891 0104 01E0     		b	.L91
 1892              	.L90:
 830:Core/Src/stm32l4xx_hal_msp.c ****     }
 1893              		.loc 1 830 7
 1894 0106 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 1895              	.L91:
 1896              		.loc 1 837 1
 1897 010a 00BF     		nop
 1898 010c C037     		adds	r7, r7, #192
 1899              		.cfi_def_cfa_offset 8
 1900 010e BD46     		mov	sp, r7
 1901              		.cfi_def_cfa_register 13
 1902              		@ sp needed
 1903 0110 80BD     		pop	{r7, pc}
 1904              	.L93:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 50


 1905 0112 00BF     		.align	2
 1906              	.L92:
 1907 0114 00100240 		.word	1073876992
 1908              		.cfi_endproc
 1909              	.LFE335:
 1911              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1912              		.align	1
 1913              		.global	HAL_PCD_MspDeInit
 1914              		.syntax unified
 1915              		.thumb
 1916              		.thumb_func
 1918              	HAL_PCD_MspDeInit:
 1919              	.LFB336:
 838:Core/Src/stm32l4xx_hal_msp.c **** 
 839:Core/Src/stm32l4xx_hal_msp.c **** /**
 840:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 841:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 842:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 843:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 844:Core/Src/stm32l4xx_hal_msp.c **** */
 845:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 846:Core/Src/stm32l4xx_hal_msp.c **** {
 1920              		.loc 1 846 1
 1921              		.cfi_startproc
 1922              		@ args = 0, pretend = 0, frame = 16
 1923              		@ frame_needed = 1, uses_anonymous_args = 0
 1924 0000 80B5     		push	{r7, lr}
 1925              		.cfi_def_cfa_offset 8
 1926              		.cfi_offset 7, -8
 1927              		.cfi_offset 14, -4
 1928 0002 84B0     		sub	sp, sp, #16
 1929              		.cfi_def_cfa_offset 24
 1930 0004 00AF     		add	r7, sp, #0
 1931              		.cfi_def_cfa_register 7
 1932 0006 7860     		str	r0, [r7, #4]
 847:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1933              		.loc 1 847 10
 1934 0008 7B68     		ldr	r3, [r7, #4]
 1935 000a 1B68     		ldr	r3, [r3]
 1936              		.loc 1 847 5
 1937 000c B3F1A04F 		cmp	r3, #1342177280
 1938 0010 28D1     		bne	.L97
 848:Core/Src/stm32l4xx_hal_msp.c ****   {
 849:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 850:Core/Src/stm32l4xx_hal_msp.c **** 
 851:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 852:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 853:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 1939              		.loc 1 853 5
 1940 0012 164B     		ldr	r3, .L98
 1941 0014 DB6C     		ldr	r3, [r3, #76]
 1942 0016 154A     		ldr	r2, .L98
 1943 0018 23F48053 		bic	r3, r3, #4096
 1944 001c D364     		str	r3, [r2, #76]
 854:Core/Src/stm32l4xx_hal_msp.c **** 
 855:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 856:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 51


 857:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 858:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 859:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 860:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 861:Core/Src/stm32l4xx_hal_msp.c ****     */
 862:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
 1945              		.loc 1 862 5
 1946 001e 4FF4F851 		mov	r1, #7936
 1947 0022 4FF09040 		mov	r0, #1207959552
 1948 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 863:Core/Src/stm32l4xx_hal_msp.c ****                           |USB_DP_Pin);
 864:Core/Src/stm32l4xx_hal_msp.c **** 
 865:Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
 866:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1949              		.loc 1 866 8
 1950 002a 104B     		ldr	r3, .L98
 1951 002c 9B6D     		ldr	r3, [r3, #88]
 1952 002e 03F08053 		and	r3, r3, #268435456
 1953              		.loc 1 866 7
 1954 0032 002B     		cmp	r3, #0
 1955 0034 14D1     		bne	.L96
 1956              	.LBB29:
 867:Core/Src/stm32l4xx_hal_msp.c ****     {
 868:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1957              		.loc 1 868 7
 1958 0036 0D4B     		ldr	r3, .L98
 1959 0038 9B6D     		ldr	r3, [r3, #88]
 1960 003a 0C4A     		ldr	r2, .L98
 1961 003c 43F08053 		orr	r3, r3, #268435456
 1962 0040 9365     		str	r3, [r2, #88]
 1963 0042 0A4B     		ldr	r3, .L98
 1964 0044 9B6D     		ldr	r3, [r3, #88]
 1965 0046 03F08053 		and	r3, r3, #268435456
 1966 004a FB60     		str	r3, [r7, #12]
 1967 004c FB68     		ldr	r3, [r7, #12]
 1968              	.LBE29:
 869:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 1969              		.loc 1 869 7
 1970 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 870:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1971              		.loc 1 870 7
 1972 0052 064B     		ldr	r3, .L98
 1973 0054 9B6D     		ldr	r3, [r3, #88]
 1974 0056 054A     		ldr	r2, .L98
 1975 0058 23F08053 		bic	r3, r3, #268435456
 1976 005c 9365     		str	r3, [r2, #88]
 871:Core/Src/stm32l4xx_hal_msp.c ****     }
 872:Core/Src/stm32l4xx_hal_msp.c ****     else
 873:Core/Src/stm32l4xx_hal_msp.c ****     {
 874:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 875:Core/Src/stm32l4xx_hal_msp.c ****     }
 876:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 877:Core/Src/stm32l4xx_hal_msp.c **** 
 878:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 879:Core/Src/stm32l4xx_hal_msp.c ****   }
 880:Core/Src/stm32l4xx_hal_msp.c **** 
 881:Core/Src/stm32l4xx_hal_msp.c **** }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 52


 1977              		.loc 1 881 1
 1978 005e 01E0     		b	.L97
 1979              	.L96:
 874:Core/Src/stm32l4xx_hal_msp.c ****     }
 1980              		.loc 1 874 7
 1981 0060 FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 1982              	.L97:
 1983              		.loc 1 881 1
 1984 0064 00BF     		nop
 1985 0066 1037     		adds	r7, r7, #16
 1986              		.cfi_def_cfa_offset 8
 1987 0068 BD46     		mov	sp, r7
 1988              		.cfi_def_cfa_register 13
 1989              		@ sp needed
 1990 006a 80BD     		pop	{r7, pc}
 1991              	.L99:
 1992              		.align	2
 1993              	.L98:
 1994 006c 00100240 		.word	1073876992
 1995              		.cfi_endproc
 1996              	.LFE336:
 1998              		.text
 1999              	.Letext0:
 2000              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 2001              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 2002              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 2003              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 2004              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2005              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 2006              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 2007              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 2008              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 2009              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 2010              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 2011              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 2012              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 2013              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 2014              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 2015              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 2016              		.file 18 "Core/Inc/main.h"
 2017              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 2018              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 53


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:20     .bss.msg_buffer:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:23     .bss.msg_buffer:0000000000000000 msg_buffer
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:26     .bss.RxBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:29     .bss.RxBuf:0000000000000000 RxBuf
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:32     .text.HAL_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:38     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:93     .text.HAL_MspInit:0000000000000044 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:98     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:104    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:283    .text.HAL_ADC_MspInit:000000000000011c $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:292    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:298    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:347    .text.HAL_ADC_MspDeInit:0000000000000038 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:354    .text.HAL_I2C_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:360    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:471    .text.HAL_I2C_MspInit:00000000000000b0 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:478    .text.HAL_I2C_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:484    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:532    .text.HAL_I2C_MspDeInit:0000000000000038 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:539    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:545    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:825    .text.HAL_UART_MspInit:00000000000001e0 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:836    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:842    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:918    .text.HAL_UART_MspDeInit:000000000000006c $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:927    .text.HAL_RNG_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:933    .text.HAL_RNG_MspInit:0000000000000000 HAL_RNG_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1003   .text.HAL_RNG_MspInit:0000000000000060 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1009   .text.HAL_RNG_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1015   .text.HAL_RNG_MspDeInit:0000000000000000 HAL_RNG_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1058   .text.HAL_RNG_MspDeInit:000000000000002c $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1064   .text.HAL_SPI_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1070   .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1280   .text.HAL_SPI_MspInit:000000000000014c $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1290   .text.HAL_SPI_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1296   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1368   .text.HAL_SPI_MspDeInit:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1378   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1384   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1502   .text.HAL_TIM_Base_MspInit:00000000000000a4 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1510   .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1516   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1633   .text.HAL_TIM_MspPostInit:00000000000000a8 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1640   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1646   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1736   .text.HAL_TIM_Base_MspDeInit:0000000000000074 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1744   .text.HAL_PCD_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1750   .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1907   .text.HAL_PCD_MspInit:0000000000000114 $d
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1912   .text.HAL_PCD_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1918   .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s:1994   .text.HAL_PCD_MspDeInit:000000000000006c $d

UNDEFINED SYMBOLS
memset
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccNTcYig.s 			page 54


HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_PWREx_EnableVddIO2
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_lpuart1_rx
HAL_NVIC_DisableIRQ
HAL_PWREx_EnableVddUSB
HAL_PWREx_DisableVddUSB
