#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov  1 16:31:58 2025
# Process ID         : 176500
# Current directory  : D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog
# Command line       : xsim.exe -mode tcl -source {xsim.dir/kernel_cholesky_0/xsim_script.tcl}
# Log file           : D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/xsim.log
# Journal file       : D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog\xsim.jou
# Running On         : TheJackdaw
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7840H w/ Radeon 780M Graphics      
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33492 MB
# Swap memory        : 17315 MB
# Total Virtual      : 50807 MB
# Available Virtual  : 10204 MB
#-----------------------------------------------------------
source xsim.dir/kernel_cholesky_0/xsim_script.tcl
# xsim {kernel_cholesky_0} -autoloadwcfg -tclbatch {kernel_cholesky_0.tcl}
Time resolution is 1 ps
source kernel_cholesky_0.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "117000"
// RTL Simulation : 1 / 8 [100.00%] @ "2757000"
// RTL Simulation : 2 / 8 [100.00%] @ "5391000"
// RTL Simulation : 3 / 8 [100.00%] @ "8025000"
// RTL Simulation : 4 / 8 [100.00%] @ "10659000"
// RTL Simulation : 5 / 8 [100.00%] @ "13293000"
// RTL Simulation : 6 / 8 [100.00%] @ "15927000"
// RTL Simulation : 7 / 8 [100.00%] @ "18561000"
// RTL Simulation : 8 / 8 [100.00%] @ "21195000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 21231 ns : File "D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0.autotb.v" Line 311
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov  1 16:32:01 2025...
