{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/TOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/gowin_pll/gowin_pll_b.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/gowin_pll/gowin_pll_f.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/integer_division/integer_division.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/sync_fifo/sync_rx_pkt_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/sync_fifo/sync_tx_pkt_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/sync_fifo/usb_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/uart/uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/uart/usb_uart_config.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/usb2_0_softphy/usb2_0_softphy.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/usb_descriptor.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/usb_device_controller/usb_device_controller.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/usb_softphy/usb_softphy.v",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/uart/uart_rx.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/src/uart/uart_tx.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/gowin_usb_refdesign_HS/usb_uart_loopback/impl/temp/rtl_parser.result",
 "Top" : "Top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_2008"
}