# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do EE316_project_2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/PWM/PWM_File.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_File
# -- Compiling architecture behavior of PWM_File
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/I2C/i2c_master.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity i2c_master
# -- Compiling architecture logic of i2c_master
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/I2C/i2c_controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_controller
# -- Compiling architecture Behavior of i2c_controller
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/memory_adress/memory_adress.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity memory_adress
# -- Compiling architecture arch of memory_adress
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/System_State/system_state.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity system_state
# -- Compiling architecture arch of system_state
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/SRAM/SRAM_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SRAM_Controller
# -- Compiling architecture arch of SRAM_Controller
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/LCD/lcd_16x2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lcd_16x2
# -- Compiling architecture rtl of lcd_16x2
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/Counter/counter/counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture arch of counter
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/Counter/decimal_counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decimal_counter
# -- Compiling architecture arch of decimal_counter
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/MUX/mux_2_input.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_2_input
# -- Compiling architecture arch of mux_2_input
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/concat_zero/concat_zero_to_input.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity concat_zero_to_input
# -- Compiling architecture arch of concat_zero_to_input
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/7-segmend_display/driver_7_degemnt.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity driver_7_degemnt
# -- Compiling architecture arch of driver_7_degemnt
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/7-segmend_display/controller_7_segment.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller_7_segment
# -- Compiling architecture arch of controller_7_segment
# vcom -93 -work work {C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/ROM/new_ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity new_ROM
# -- Compiling architecture SYN of new_rom
# 
vcom -reportprogress 300 -work work C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/I2C/tb_I2C_Controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_I2C_Controller
# -- Compiling architecture tb of tb_I2C_Controller
vsim -voptargs=+acc work.tb_i2c_controller
# vsim -voptargs=+acc work.tb_i2c_controller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_i2c_controller(tb)
# Loading work.i2c_controller(behavior)
# ** Error: (vsim-3732) C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/I2C/tb_I2C_Controller.vhd(38): No default binding for component instance 'DUT'.
# 
#    The following component port is not on the entity:
#           address
# 
#         Region: /tb_i2c_controller/DUT
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.i2c_master(logic)
# Error loading design
vsim -voptargs=+acc work.tb_i2c_controller
# vsim -voptargs=+acc work.tb_i2c_controller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_i2c_controller(tb)
# Loading work.i2c_controller(behavior)
# ** Error: (vsim-3732) C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/I2C/tb_I2C_Controller.vhd(38): No default binding for component instance 'DUT'.
# 
#    The following component port is not on the entity:
#           address
# 
#         Region: /tb_i2c_controller/DUT
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.i2c_master(logic)
# Error loading design
vcom -reportprogress 300 -work work C:/Users/schumae/Documents/EE316_Sine_Wave_PWM_LCD_I2C/src/I2C/tb_I2C_Controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_I2C_Controller
# -- Compiling architecture tb of tb_I2C_Controller
vsim -voptargs=+acc work.tb_i2c_controller
# vsim -voptargs=+acc work.tb_i2c_controller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_i2c_controller(tb)
# Loading work.i2c_controller(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.i2c_master(logic)
add wave -position insertpoint  \
sim:/tb_i2c_controller/testing_clk \
sim:/tb_i2c_controller/testing_reset \
sim:/tb_i2c_controller/testing_i_data \
sim:/tb_i2c_controller/testing_address \
sim:/tb_i2c_controller/testing_sda \
sim:/tb_i2c_controller/testing_scl
run
run
run
add wave -position insertpoint  \
sim:/tb_i2c_controller/DUT/Inst_i2c_master/sda \
sim:/tb_i2c_controller/DUT/Inst_i2c_master/scl \
sim:/tb_i2c_controller/DUT/Inst_i2c_master/scl_clk \
sim:/tb_i2c_controller/DUT/Inst_i2c_master/scl_ena \
sim:/tb_i2c_controller/DUT/Inst_i2c_master/sda_int
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
