 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fir4_carrylookahead
Version: K-2015.06-SP2
Date   : Wed Dec  8 21:24:01 2021
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc
  CLA_Adder_6        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  ar[3] (net)                    3        0.007               0.000      0.124 f
  add1/a[3] (CLA_Adder_16BIT_1)                               0.000      0.124 f
  add1/a[3] (net)                         0.007               0.000      0.124 f
  add1/cla1/a[3] (CLA_Adder_7)                                0.000      0.124 f
  add1/cla1/a[3] (net)                    0.007               0.000      0.124 f
  add1/cla1/U34/ZN (CKND2)                          0.021     0.021      0.145 r
  add1/cla1/n18 (net)            1        0.003               0.000      0.145 r
  add1/cla1/U22/ZN (NR2D3)                          0.019     0.017      0.161 f
  add1/cla1/n28 (net)            2        0.005               0.000      0.161 f
  add1/cla1/U32/ZN (AOI21D4)                        0.051     0.046      0.208 r
  add1/cla1/n27 (net)            1        0.004               0.000      0.208 r
  add1/cla1/U40/ZN (OAI21D4)                        0.052     0.051      0.259 f
  add1/cla1/cout (net)           6        0.012               0.000      0.259 f
  add1/cla1/cout (CLA_Adder_7)                                0.000      0.259 f
  add1/c[0] (net)                         0.012               0.000      0.259 f
  add1/cla2/cin (CLA_Adder_6)                                 0.000      0.259 f
  add1/cla2/cin (net)                     0.012               0.000      0.259 f
  add1/cla2/U66/ZN (ND2D2)                          0.024     0.024      0.283 r
  add1/cla2/n43 (net)            1        0.002               0.000      0.283 r
  add1/cla2/U64/ZN (CKND2D2)                        0.025     0.022      0.305 f
  add1/cla2/n60 (net)            1        0.003               0.000      0.305 f
  add1/cla2/U54/ZN (XNR2D4)                         0.041     0.083      0.388 f
  add1/cla2/s[3] (net)           2        0.005               0.000      0.388 f
  add1/cla2/s[3] (CLA_Adder_6)                                0.000      0.388 f
  add1/s[7] (net)                         0.005               0.000      0.388 f
  add1/s[7] (CLA_Adder_16BIT_1)                               0.000      0.388 f
  s1[7] (net)                             0.005               0.000      0.388 f
  U304/ZN (CKND4)                                   0.020     0.021      0.409 r
  n160 (net)                     1        0.004               0.000      0.409 r
  U294/ZN (ND2D4)                                   0.033     0.027      0.436 f
  n291 (net)                     3        0.009               0.000      0.436 f
  U293/ZN (ND2D4)                                   0.026     0.023      0.459 r
  n92 (net)                      3        0.006               0.000      0.459 r
  U311/ZN (NR2D3)                                   0.019     0.016      0.475 f
  n147 (net)                     1        0.004               0.000      0.475 f
  U396/ZN (NR2XD2)                                  0.033     0.031      0.506 r
  n146 (net)                     1        0.004               0.000      0.506 r
  U320/ZN (ND2D4)                                   0.035     0.032      0.538 f
  n29 (net)                      5        0.010               0.000      0.538 f
  U279/ZN (AOI21D2)                                 0.049     0.034      0.572 r
  n299 (net)                     1        0.002               0.000      0.572 r
  U490/ZN (XNR2D1)                                  0.036     0.078      0.650 f
  n300 (net)                     1        0.002               0.000      0.650 f
  U455/ZN (NR2XD1)                                  0.025     0.023      0.673 r
  N77 (net)                      1        0.001               0.000      0.673 r
  s_reg_10_/D (DFD2)                                0.025     0.000      0.673 r
  data arrival time                                                      0.673

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_10_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.673
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.203


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc
  CLA_Adder_6        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  ar[3] (net)                    3        0.007               0.000      0.124 f
  add1/a[3] (CLA_Adder_16BIT_1)                               0.000      0.124 f
  add1/a[3] (net)                         0.007               0.000      0.124 f
  add1/cla1/a[3] (CLA_Adder_7)                                0.000      0.124 f
  add1/cla1/a[3] (net)                    0.007               0.000      0.124 f
  add1/cla1/U34/ZN (CKND2)                          0.021     0.021      0.145 r
  add1/cla1/n18 (net)            1        0.003               0.000      0.145 r
  add1/cla1/U22/ZN (NR2D3)                          0.019     0.017      0.161 f
  add1/cla1/n28 (net)            2        0.005               0.000      0.161 f
  add1/cla1/U32/ZN (AOI21D4)                        0.051     0.046      0.208 r
  add1/cla1/n27 (net)            1        0.004               0.000      0.208 r
  add1/cla1/U40/ZN (OAI21D4)                        0.052     0.051      0.259 f
  add1/cla1/cout (net)           6        0.012               0.000      0.259 f
  add1/cla1/cout (CLA_Adder_7)                                0.000      0.259 f
  add1/c[0] (net)                         0.012               0.000      0.259 f
  add1/cla2/cin (CLA_Adder_6)                                 0.000      0.259 f
  add1/cla2/cin (net)                     0.012               0.000      0.259 f
  add1/cla2/U66/ZN (ND2D2)                          0.024     0.024      0.283 r
  add1/cla2/n43 (net)            1        0.002               0.000      0.283 r
  add1/cla2/U64/ZN (CKND2D2)                        0.025     0.022      0.305 f
  add1/cla2/n60 (net)            1        0.003               0.000      0.305 f
  add1/cla2/U54/ZN (XNR2D4)                         0.036     0.083      0.388 r
  add1/cla2/s[3] (net)           2        0.005               0.000      0.388 r
  add1/cla2/s[3] (CLA_Adder_6)                                0.000      0.388 r
  add1/s[7] (net)                         0.005               0.000      0.388 r
  add1/s[7] (CLA_Adder_16BIT_1)                               0.000      0.388 r
  s1[7] (net)                             0.005               0.000      0.388 r
  U304/ZN (CKND4)                                   0.016     0.018      0.406 f
  n160 (net)                     1        0.004               0.000      0.406 f
  U294/ZN (ND2D4)                                   0.031     0.022      0.428 r
  n291 (net)                     3        0.009               0.000      0.428 r
  U293/ZN (ND2D4)                                   0.027     0.026      0.454 f
  n92 (net)                      3        0.006               0.000      0.454 f
  U311/ZN (NR2D3)                                   0.040     0.032      0.486 r
  n147 (net)                     1        0.004               0.000      0.486 r
  U396/ZN (NR2XD2)                                  0.026     0.030      0.516 f
  n146 (net)                     1        0.004               0.000      0.516 f
  U320/ZN (ND2D4)                                   0.034     0.026      0.542 r
  n29 (net)                      5        0.010               0.000      0.542 r
  U312/ZN (ND2D4)                                   0.034     0.031      0.572 f
  n123 (net)                     5        0.009               0.000      0.572 f
  U328/ZN (ND2D4)                                   0.027     0.025      0.597 r
  n134 (net)                     3        0.007               0.000      0.597 r
  U93/ZN (CKND2D3)                                  0.023     0.022      0.619 f
  n55 (net)                      2        0.003               0.000      0.619 f
  U296/ZN (ND2D2)                                   0.019     0.017      0.636 r
  n49 (net)                      1        0.002               0.000      0.636 r
  U336/ZN (CKND2D2)                                 0.020     0.017      0.654 f
  n54 (net)                      1        0.002               0.000      0.654 f
  U338/ZN (NR2XD1)                                  0.024     0.020      0.673 r
  N82 (net)                      1        0.001               0.000      0.673 r
  s_reg_15_/D (DFD2)                                0.024     0.000      0.673 r
  data arrival time                                                      0.673

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_15_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.673
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.202


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc
  CLA_Adder_6        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  ar[3] (net)                    3        0.007               0.000      0.124 f
  add1/a[3] (CLA_Adder_16BIT_1)                               0.000      0.124 f
  add1/a[3] (net)                         0.007               0.000      0.124 f
  add1/cla1/a[3] (CLA_Adder_7)                                0.000      0.124 f
  add1/cla1/a[3] (net)                    0.007               0.000      0.124 f
  add1/cla1/U34/ZN (CKND2)                          0.021     0.021      0.145 r
  add1/cla1/n18 (net)            1        0.003               0.000      0.145 r
  add1/cla1/U22/ZN (NR2D3)                          0.019     0.017      0.161 f
  add1/cla1/n28 (net)            2        0.005               0.000      0.161 f
  add1/cla1/U32/ZN (AOI21D4)                        0.051     0.046      0.208 r
  add1/cla1/n27 (net)            1        0.004               0.000      0.208 r
  add1/cla1/U40/ZN (OAI21D4)                        0.052     0.051      0.259 f
  add1/cla1/cout (net)           6        0.012               0.000      0.259 f
  add1/cla1/cout (CLA_Adder_7)                                0.000      0.259 f
  add1/c[0] (net)                         0.012               0.000      0.259 f
  add1/cla2/cin (CLA_Adder_6)                                 0.000      0.259 f
  add1/cla2/cin (net)                     0.012               0.000      0.259 f
  add1/cla2/U66/ZN (ND2D2)                          0.024     0.024      0.283 r
  add1/cla2/n43 (net)            1        0.002               0.000      0.283 r
  add1/cla2/U64/ZN (CKND2D2)                        0.025     0.022      0.305 f
  add1/cla2/n60 (net)            1        0.003               0.000      0.305 f
  add1/cla2/U54/ZN (XNR2D4)                         0.036     0.083      0.388 r
  add1/cla2/s[3] (net)           2        0.005               0.000      0.388 r
  add1/cla2/s[3] (CLA_Adder_6)                                0.000      0.388 r
  add1/s[7] (net)                         0.005               0.000      0.388 r
  add1/s[7] (CLA_Adder_16BIT_1)                               0.000      0.388 r
  s1[7] (net)                             0.005               0.000      0.388 r
  U304/ZN (CKND4)                                   0.016     0.018      0.406 f
  n160 (net)                     1        0.004               0.000      0.406 f
  U294/ZN (ND2D4)                                   0.031     0.022      0.428 r
  n291 (net)                     3        0.009               0.000      0.428 r
  U293/ZN (ND2D4)                                   0.027     0.026      0.454 f
  n92 (net)                      3        0.006               0.000      0.454 f
  U311/ZN (NR2D3)                                   0.040     0.032      0.486 r
  n147 (net)                     1        0.004               0.000      0.486 r
  U396/ZN (NR2XD2)                                  0.026     0.030      0.516 f
  n146 (net)                     1        0.004               0.000      0.516 f
  U320/ZN (ND2D4)                                   0.034     0.026      0.542 r
  n29 (net)                      5        0.010               0.000      0.542 r
  U312/ZN (ND2D4)                                   0.034     0.031      0.572 f
  n123 (net)                     5        0.009               0.000      0.572 f
  U328/ZN (ND2D4)                                   0.027     0.025      0.597 r
  n134 (net)                     3        0.007               0.000      0.597 r
  U383/ZN (CKND2)                                   0.013     0.016      0.613 f
  n119 (net)                     1        0.002               0.000      0.613 f
  U275/ZN (ND2D2)                                   0.022     0.016      0.628 r
  n328 (net)                     1        0.002               0.000      0.628 r
  U404/ZN (AOI21D2)                                 0.024     0.023      0.651 f
  n333 (net)                     1        0.002               0.000      0.651 f
  U454/ZN (NR2XD1)                                  0.024     0.021      0.672 r
  N84 (net)                      1        0.001               0.000      0.672 r
  s_reg_17_/D (DFD1)                                0.024     0.000      0.672 r
  data arrival time                                                      0.672

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_17_/CP (DFD1)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.672
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.201


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc
  CLA_Adder_6        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  ar[3] (net)                    3        0.007               0.000      0.124 f
  add1/a[3] (CLA_Adder_16BIT_1)                               0.000      0.124 f
  add1/a[3] (net)                         0.007               0.000      0.124 f
  add1/cla1/a[3] (CLA_Adder_7)                                0.000      0.124 f
  add1/cla1/a[3] (net)                    0.007               0.000      0.124 f
  add1/cla1/U34/ZN (CKND2)                          0.021     0.021      0.145 r
  add1/cla1/n18 (net)            1        0.003               0.000      0.145 r
  add1/cla1/U22/ZN (NR2D3)                          0.019     0.017      0.161 f
  add1/cla1/n28 (net)            2        0.005               0.000      0.161 f
  add1/cla1/U32/ZN (AOI21D4)                        0.051     0.046      0.208 r
  add1/cla1/n27 (net)            1        0.004               0.000      0.208 r
  add1/cla1/U40/ZN (OAI21D4)                        0.052     0.051      0.259 f
  add1/cla1/cout (net)           6        0.012               0.000      0.259 f
  add1/cla1/cout (CLA_Adder_7)                                0.000      0.259 f
  add1/c[0] (net)                         0.012               0.000      0.259 f
  add1/cla2/cin (CLA_Adder_6)                                 0.000      0.259 f
  add1/cla2/cin (net)                     0.012               0.000      0.259 f
  add1/cla2/U66/ZN (ND2D2)                          0.024     0.024      0.283 r
  add1/cla2/n43 (net)            1        0.002               0.000      0.283 r
  add1/cla2/U64/ZN (CKND2D2)                        0.025     0.022      0.305 f
  add1/cla2/n60 (net)            1        0.003               0.000      0.305 f
  add1/cla2/U54/ZN (XNR2D4)                         0.041     0.083      0.388 f
  add1/cla2/s[3] (net)           2        0.005               0.000      0.388 f
  add1/cla2/s[3] (CLA_Adder_6)                                0.000      0.388 f
  add1/s[7] (net)                         0.005               0.000      0.388 f
  add1/s[7] (CLA_Adder_16BIT_1)                               0.000      0.388 f
  s1[7] (net)                             0.005               0.000      0.388 f
  U304/ZN (CKND4)                                   0.020     0.021      0.409 r
  n160 (net)                     1        0.004               0.000      0.409 r
  U294/ZN (ND2D4)                                   0.033     0.027      0.436 f
  n291 (net)                     3        0.009               0.000      0.436 f
  U293/ZN (ND2D4)                                   0.026     0.023      0.459 r
  n92 (net)                      3        0.006               0.000      0.459 r
  U311/ZN (NR2D3)                                   0.019     0.016      0.475 f
  n147 (net)                     1        0.004               0.000      0.475 f
  U396/ZN (NR2XD2)                                  0.033     0.031      0.506 r
  n146 (net)                     1        0.004               0.000      0.506 r
  U320/ZN (ND2D4)                                   0.035     0.032      0.538 f
  n29 (net)                      5        0.010               0.000      0.538 f
  U318/ZN (AOI21D1)                                 0.065     0.048      0.586 r
  n306 (net)                     2        0.002               0.000      0.586 r
  U445/ZN (INVD1)                                   0.026     0.027      0.613 f
  n127 (net)                     1        0.002               0.000      0.613 f
  U444/ZN (ND2D2)                                   0.019     0.018      0.631 r
  n129 (net)                     1        0.002               0.000      0.631 r
  U236/ZN (CKND2D2)                                 0.024     0.018      0.649 f
  n100 (net)                     1        0.002               0.000      0.649 f
  U392/ZN (NR2XD1)                                  0.024     0.021      0.669 r
  N76 (net)                      1        0.001               0.000      0.669 r
  s_reg_9_/D (DFQD1)                                0.024     0.000      0.669 r
  data arrival time                                                      0.669

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_9_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.669
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.199


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_3        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_0  ZeroWireload          tcbn65gpluswc
  CLA_Adder_2        ZeroWireload          tcbn65gpluswc
  CLA_Adder_1        ZeroWireload          tcbn65gpluswc
  CLA_Adder_0        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.030     0.125      0.125 f
  dr[3] (net)                    2        0.007               0.000      0.125 f
  add2/b[3] (CLA_Adder_16BIT_0)                               0.000      0.125 f
  add2/b[3] (net)                         0.007               0.000      0.125 f
  add2/cla1/b[3] (CLA_Adder_3)                                0.000      0.125 f
  add2/cla1/b[3] (net)                    0.007               0.000      0.125 f
  add2/cla1/U13/ZN (ND2D3)                          0.022     0.023      0.147 r
  add2/cla1/n26 (net)            2        0.003               0.000      0.147 r
  add2/cla1/U22/ZN (INVD2)                          0.016     0.017      0.164 f
  add2/cla1/n8 (net)             1        0.004               0.000      0.164 f
  add2/cla1/U18/ZN (AOI21D4)                        0.070     0.056      0.220 r
  add2/cla1/n2 (net)             1        0.008               0.000      0.220 r
  add2/cla1/U15/ZN (ND2D8)                          0.045     0.045      0.265 f
  add2/cla1/cout (net)           7        0.021               0.000      0.265 f
  add2/cla1/cout (CLA_Adder_3)                                0.000      0.265 f
  add2/c[0] (net)                         0.021               0.000      0.265 f
  add2/cla2/cin (CLA_Adder_2)                                 0.000      0.265 f
  add2/cla2/cin (net)                     0.021               0.000      0.265 f
  add2/cla2/U20/ZN (NR2XD4)                         0.034     0.030      0.295 r
  add2/cla2/n20 (net)            1        0.008               0.000      0.295 r
  add2/cla2/U37/ZN (NR2D8)                          0.027     0.020      0.315 f
  add2/cla2/cout (net)           8        0.015               0.000      0.315 f
  add2/cla2/cout (CLA_Adder_2)                                0.000      0.315 f
  add2/c[1] (net)                         0.015               0.000      0.315 f
  add2/cla3/cin (CLA_Adder_1)                                 0.000      0.315 f
  add2/cla3/cin (net)                     0.015               0.000      0.315 f
  add2/cla3/U18/ZN (ND2D4)                          0.021     0.020      0.335 r
  add2/cla3/n12 (net)            1        0.004               0.000      0.335 r
  add2/cla3/U39/ZN (ND2D4)                          0.041     0.031      0.366 f
  add2/cla3/cout (net)           8        0.012               0.000      0.366 f
  add2/cla3/cout (CLA_Adder_1)                                0.000      0.366 f
  add2/c[2] (net)                         0.012               0.000      0.366 f
  add2/cla4/cin (CLA_Adder_0)                                 0.000      0.366 f
  add2/cla4/cin (net)                     0.012               0.000      0.366 f
  add2/cla4/U7/ZN (ND2D1)                           0.031     0.029      0.395 r
  add2/cla4/n10 (net)            1        0.002               0.000      0.395 r
  add2/cla4/U26/ZN (ND2D2)                          0.032     0.029      0.424 f
  add2/cla4/n8 (net)             1        0.004               0.000      0.424 f
  add2/cla4/U4/ZN (NR2D4)                           0.049     0.038      0.461 r
  add2/cla4/s[1] (net)           2        0.007               0.000      0.461 r
  add2/cla4/s[1] (CLA_Adder_0)                                0.000      0.461 r
  add2/s[13] (net)                        0.007               0.000      0.461 r
  add2/s[13] (CLA_Adder_16BIT_0)                              0.000      0.461 r
  s2[13] (net)                            0.007               0.000      0.461 r
  U136/ZN (INVD4)                                   0.021     0.024      0.485 f
  n83 (net)                      1        0.009               0.000      0.485 f
  U373/ZN (ND2D8)                                   0.028     0.024      0.509 r
  n82 (net)                      6        0.015               0.000      0.509 r
  U126/ZN (INVD4)                                   0.012     0.015      0.523 f
  n151 (net)                     1        0.004               0.000      0.523 f
  U291/ZN (OAI21D4)                                 0.058     0.039      0.562 r
  n159 (net)                     4        0.008               0.000      0.562 r
  U96/ZN (CKND2)                                    0.026     0.028      0.591 f
  n8 (net)                       2        0.005               0.000      0.591 f
  U139/ZN (NR2D2)                                   0.034     0.028      0.618 r
  n15 (net)                      1        0.002               0.000      0.618 r
  U283/ZN (NR2XD1)                                  0.024     0.027      0.645 f
  n14 (net)                      1        0.002               0.000      0.645 f
  U134/ZN (CKND2D2)                                 0.029     0.020      0.665 r
  n145 (net)                     1        0.002               0.000      0.665 r
  U448/ZN (NR2XD1)                                  0.020     0.019      0.684 f
  N81 (net)                      1        0.001               0.000      0.684 f
  s_reg_14_/D (DFQD1)                               0.020     0.000      0.684 f
  data arrival time                                                      0.684

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_14_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.014      0.486
  data required time                                                     0.486
  -------------------------------------------------------------------------------
  data required time                                                     0.486
  data arrival time                                                     -0.684
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.198


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_3        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_0  ZeroWireload          tcbn65gpluswc
  CLA_Adder_2        ZeroWireload          tcbn65gpluswc
  CLA_Adder_1        ZeroWireload          tcbn65gpluswc
  CLA_Adder_0        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.030     0.125      0.125 f
  dr[3] (net)                    2        0.007               0.000      0.125 f
  add2/b[3] (CLA_Adder_16BIT_0)                               0.000      0.125 f
  add2/b[3] (net)                         0.007               0.000      0.125 f
  add2/cla1/b[3] (CLA_Adder_3)                                0.000      0.125 f
  add2/cla1/b[3] (net)                    0.007               0.000      0.125 f
  add2/cla1/U13/ZN (ND2D3)                          0.022     0.023      0.147 r
  add2/cla1/n26 (net)            2        0.003               0.000      0.147 r
  add2/cla1/U22/ZN (INVD2)                          0.016     0.017      0.164 f
  add2/cla1/n8 (net)             1        0.004               0.000      0.164 f
  add2/cla1/U18/ZN (AOI21D4)                        0.070     0.056      0.220 r
  add2/cla1/n2 (net)             1        0.008               0.000      0.220 r
  add2/cla1/U15/ZN (ND2D8)                          0.045     0.045      0.265 f
  add2/cla1/cout (net)           7        0.021               0.000      0.265 f
  add2/cla1/cout (CLA_Adder_3)                                0.000      0.265 f
  add2/c[0] (net)                         0.021               0.000      0.265 f
  add2/cla2/cin (CLA_Adder_2)                                 0.000      0.265 f
  add2/cla2/cin (net)                     0.021               0.000      0.265 f
  add2/cla2/U20/ZN (NR2XD4)                         0.034     0.030      0.295 r
  add2/cla2/n20 (net)            1        0.008               0.000      0.295 r
  add2/cla2/U37/ZN (NR2D8)                          0.027     0.020      0.315 f
  add2/cla2/cout (net)           8        0.015               0.000      0.315 f
  add2/cla2/cout (CLA_Adder_2)                                0.000      0.315 f
  add2/c[1] (net)                         0.015               0.000      0.315 f
  add2/cla3/cin (CLA_Adder_1)                                 0.000      0.315 f
  add2/cla3/cin (net)                     0.015               0.000      0.315 f
  add2/cla3/U18/ZN (ND2D4)                          0.021     0.020      0.335 r
  add2/cla3/n12 (net)            1        0.004               0.000      0.335 r
  add2/cla3/U39/ZN (ND2D4)                          0.041     0.031      0.366 f
  add2/cla3/cout (net)           8        0.012               0.000      0.366 f
  add2/cla3/cout (CLA_Adder_1)                                0.000      0.366 f
  add2/c[2] (net)                         0.012               0.000      0.366 f
  add2/cla4/cin (CLA_Adder_0)                                 0.000      0.366 f
  add2/cla4/cin (net)                     0.012               0.000      0.366 f
  add2/cla4/U7/ZN (ND2D1)                           0.031     0.029      0.395 r
  add2/cla4/n10 (net)            1        0.002               0.000      0.395 r
  add2/cla4/U26/ZN (ND2D2)                          0.032     0.029      0.424 f
  add2/cla4/n8 (net)             1        0.004               0.000      0.424 f
  add2/cla4/U4/ZN (NR2D4)                           0.049     0.038      0.461 r
  add2/cla4/s[1] (net)           2        0.007               0.000      0.461 r
  add2/cla4/s[1] (CLA_Adder_0)                                0.000      0.461 r
  add2/s[13] (net)                        0.007               0.000      0.461 r
  add2/s[13] (CLA_Adder_16BIT_0)                              0.000      0.461 r
  s2[13] (net)                            0.007               0.000      0.461 r
  U136/ZN (INVD4)                                   0.021     0.024      0.485 f
  n83 (net)                      1        0.009               0.000      0.485 f
  U373/ZN (ND2D8)                                   0.028     0.024      0.509 r
  n82 (net)                      6        0.015               0.000      0.509 r
  U371/ZN (CKND2D2)                                 0.031     0.027      0.536 f
  n312 (net)                     3        0.004               0.000      0.536 f
  U492/ZN (INVD1)                                   0.036     0.030      0.566 r
  n311 (net)                     2        0.003               0.000      0.566 r
  U493/ZN (ND2D1)                                   0.026     0.027      0.593 f
  n308 (net)                     1        0.001               0.000      0.593 f
  U494/ZN (AOI21D1)                                 0.065     0.056      0.649 r
  n317 (net)                     1        0.002               0.000      0.649 r
  U441/ZN (NR3D1)                                   0.027     0.033      0.682 f
  N80 (net)                      1        0.001               0.000      0.682 f
  s_reg_13_/D (DFQD1)                               0.027     0.000      0.682 f
  data arrival time                                                      0.682

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_13_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.015      0.485
  data required time                                                     0.485
  -------------------------------------------------------------------------------
  data required time                                                     0.485
  data arrival time                                                     -0.682
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.197


  Startpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_3        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_0  ZeroWireload          tcbn65gpluswc
  CLA_Adder_2        ZeroWireload          tcbn65gpluswc
  CLA_Adder_1        ZeroWireload          tcbn65gpluswc
  CLA_Adder_0        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_0_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_0_/Q (DFQD4)                               0.030     0.113      0.113 r
  dr[0] (net)                    2        0.006               0.000      0.113 r
  add2/b[0] (CLA_Adder_16BIT_0)                               0.000      0.113 r
  add2/b[0] (net)                         0.006               0.000      0.113 r
  add2/cla1/b[0] (CLA_Adder_3)                                0.000      0.113 r
  add2/cla1/b[0] (net)                    0.006               0.000      0.113 r
  add2/cla1/U7/ZN (ND2D4)                           0.034     0.032      0.146 f
  add2/cla1/n20 (net)            3        0.009               0.000      0.146 f
  add2/cla1/U5/ZN (AOI21D4)                         0.060     0.046      0.192 r
  add2/cla1/n17 (net)            2        0.006               0.000      0.192 r
  add2/cla1/U14/ZN (ND2D4)                          0.035     0.038      0.230 f
  add2/cla1/n3 (net)             1        0.009               0.000      0.230 f
  add2/cla1/U15/ZN (ND2D8)                          0.034     0.031      0.261 r
  add2/cla1/cout (net)           7        0.021               0.000      0.261 r
  add2/cla1/cout (CLA_Adder_3)                                0.000      0.261 r
  add2/c[0] (net)                         0.021               0.000      0.261 r
  add2/cla2/cin (CLA_Adder_2)                                 0.000      0.261 r
  add2/cla2/cin (net)                     0.021               0.000      0.261 r
  add2/cla2/U20/ZN (NR2XD4)                         0.024     0.023      0.284 f
  add2/cla2/n20 (net)            1        0.008               0.000      0.284 f
  add2/cla2/U37/ZN (NR2D8)                          0.051     0.037      0.321 r
  add2/cla2/cout (net)           8        0.015               0.000      0.321 r
  add2/cla2/cout (CLA_Adder_2)                                0.000      0.321 r
  add2/c[1] (net)                         0.015               0.000      0.321 r
  add2/cla3/cin (CLA_Adder_1)                                 0.000      0.321 r
  add2/cla3/cin (net)                     0.015               0.000      0.321 r
  add2/cla3/U18/ZN (ND2D4)                          0.026     0.027      0.348 f
  add2/cla3/n12 (net)            1        0.004               0.000      0.348 f
  add2/cla3/U39/ZN (ND2D4)                          0.037     0.028      0.376 r
  add2/cla3/cout (net)           8        0.012               0.000      0.376 r
  add2/cla3/cout (CLA_Adder_1)                                0.000      0.376 r
  add2/c[2] (net)                         0.012               0.000      0.376 r
  add2/cla4/cin (CLA_Adder_0)                                 0.000      0.376 r
  add2/cla4/cin (net)                     0.012               0.000      0.376 r
  add2/cla4/U25/Z (CKXOR2D4)                        0.045     0.098      0.474 f
  add2/cla4/s[0] (net)           2        0.007               0.000      0.474 f
  add2/cla4/s[0] (CLA_Adder_0)                                0.000      0.474 f
  add2/s[12] (net)                        0.007               0.000      0.474 f
  add2/s[12] (CLA_Adder_16BIT_0)                              0.000      0.474 f
  s2[12] (net)                            0.007               0.000      0.474 f
  U369/ZN (CKND4)                                   0.021     0.022      0.496 r
  n80 (net)                      1        0.004               0.000      0.496 r
  U368/ZN (ND2D4)                                   0.031     0.026      0.522 f
  n152 (net)                     5        0.008               0.000      0.522 f
  U372/ZN (ND2D1)                                   0.068     0.045      0.567 r
  n154 (net)                     3        0.006               0.000      0.567 r
  U326/ZN (CKND2)                                   0.023     0.024      0.592 f
  n34 (net)                      1        0.002               0.000      0.592 f
  U325/ZN (ND3D2)                                   0.027     0.025      0.616 r
  n33 (net)                      1        0.002               0.000      0.616 r
  U127/ZN (CKND2D2)                                 0.026     0.022      0.638 f
  n3 (net)                       1        0.002               0.000      0.638 f
  U140/ZN (NR2XD1)                                  0.026     0.028      0.666 r
  N83 (net)                      1        0.001               0.000      0.666 r
  s_reg_16_/D (DFQD1)                               0.026     0.000      0.666 r
  data arrival time                                                      0.666

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_16_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.666
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.197


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc
  CLA_Adder_6        ZeroWireload          tcbn65gpluswc
  CLA_Adder_5        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  ar[3] (net)                    3        0.007               0.000      0.124 f
  add1/a[3] (CLA_Adder_16BIT_1)                               0.000      0.124 f
  add1/a[3] (net)                         0.007               0.000      0.124 f
  add1/cla1/a[3] (CLA_Adder_7)                                0.000      0.124 f
  add1/cla1/a[3] (net)                    0.007               0.000      0.124 f
  add1/cla1/U34/ZN (CKND2)                          0.021     0.021      0.145 r
  add1/cla1/n18 (net)            1        0.003               0.000      0.145 r
  add1/cla1/U22/ZN (NR2D3)                          0.019     0.017      0.161 f
  add1/cla1/n28 (net)            2        0.005               0.000      0.161 f
  add1/cla1/U32/ZN (AOI21D4)                        0.051     0.046      0.208 r
  add1/cla1/n27 (net)            1        0.004               0.000      0.208 r
  add1/cla1/U40/ZN (OAI21D4)                        0.052     0.051      0.259 f
  add1/cla1/cout (net)           6        0.012               0.000      0.259 f
  add1/cla1/cout (CLA_Adder_7)                                0.000      0.259 f
  add1/c[0] (net)                         0.012               0.000      0.259 f
  add1/cla2/cin (CLA_Adder_6)                                 0.000      0.259 f
  add1/cla2/cin (net)                     0.012               0.000      0.259 f
  add1/cla2/U15/ZN (NR2D4)                          0.056     0.046      0.305 r
  add1/cla2/n36 (net)            1        0.008               0.000      0.305 r
  add1/cla2/U12/ZN (NR2D8)                          0.022     0.024      0.328 f
  add1/cla2/cout (net)           7        0.014               0.000      0.328 f
  add1/cla2/cout (CLA_Adder_6)                                0.000      0.328 f
  add1/c[1] (net)                         0.014               0.000      0.328 f
  add1/cla3/cin (CLA_Adder_5)                                 0.000      0.328 f
  add1/cla3/cin (net)                     0.014               0.000      0.328 f
  add1/cla3/U45/ZN (AOI211XD1)                      0.071     0.039      0.367 r
  add1/cla3/n41 (net)            1        0.002               0.000      0.367 r
  add1/cla3/U33/ZN (ND2D2)                          0.034     0.034      0.401 f
  add1/cla3/s[3] (net)           2        0.003               0.000      0.401 f
  add1/cla3/s[3] (CLA_Adder_5)                                0.000      0.401 f
  add1/s[11] (net)                        0.003               0.000      0.401 f
  add1/s[11] (CLA_Adder_16BIT_1)                              0.000      0.401 f
  s1[11] (net)                            0.003               0.000      0.401 f
  U382/ZN (CKND2)                                   0.024     0.023      0.424 r
  n95 (net)                      1        0.004               0.000      0.424 r
  U359/ZN (CKND2D4)                                 0.026     0.023      0.448 f
  n149 (net)                     3        0.007               0.000      0.448 f
  U356/ZN (ND2D2)                                   0.021     0.021      0.469 r
  n74 (net)                      1        0.002               0.000      0.469 r
  U355/ZN (ND2D2)                                   0.046     0.034      0.503 f
  n121 (net)                     2        0.007               0.000      0.503 f
  U354/ZN (NR2D4)                                   0.062     0.053      0.556 r
  n310 (net)                     5        0.010               0.000      0.556 r
  U403/ZN (IOA21D2)                                 0.028     0.068      0.624 r
  n120 (net)                     1        0.002               0.000      0.624 r
  U390/ZN (ND2D2)                                   0.025     0.020      0.644 f
  n98 (net)                      1        0.002               0.000      0.644 f
  U315/ZN (NR2XD1)                                  0.024     0.021      0.665 r
  N79 (net)                      1        0.001               0.000      0.665 r
  s_reg_12_/D (DFD2)                                0.024     0.000      0.665 r
  data arrival time                                                      0.665

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_12_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.665
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.194


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc
  CLA_Adder_6        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  ar[3] (net)                    3        0.007               0.000      0.124 f
  add1/a[3] (CLA_Adder_16BIT_1)                               0.000      0.124 f
  add1/a[3] (net)                         0.007               0.000      0.124 f
  add1/cla1/a[3] (CLA_Adder_7)                                0.000      0.124 f
  add1/cla1/a[3] (net)                    0.007               0.000      0.124 f
  add1/cla1/U34/ZN (CKND2)                          0.021     0.021      0.145 r
  add1/cla1/n18 (net)            1        0.003               0.000      0.145 r
  add1/cla1/U22/ZN (NR2D3)                          0.019     0.017      0.161 f
  add1/cla1/n28 (net)            2        0.005               0.000      0.161 f
  add1/cla1/U32/ZN (AOI21D4)                        0.051     0.046      0.208 r
  add1/cla1/n27 (net)            1        0.004               0.000      0.208 r
  add1/cla1/U40/ZN (OAI21D4)                        0.052     0.051      0.259 f
  add1/cla1/cout (net)           6        0.012               0.000      0.259 f
  add1/cla1/cout (CLA_Adder_7)                                0.000      0.259 f
  add1/c[0] (net)                         0.012               0.000      0.259 f
  add1/cla2/cin (CLA_Adder_6)                                 0.000      0.259 f
  add1/cla2/cin (net)                     0.012               0.000      0.259 f
  add1/cla2/U66/ZN (ND2D2)                          0.024     0.024      0.283 r
  add1/cla2/n43 (net)            1        0.002               0.000      0.283 r
  add1/cla2/U64/ZN (CKND2D2)                        0.025     0.022      0.305 f
  add1/cla2/n60 (net)            1        0.003               0.000      0.305 f
  add1/cla2/U54/ZN (XNR2D4)                         0.036     0.083      0.388 r
  add1/cla2/s[3] (net)           2        0.005               0.000      0.388 r
  add1/cla2/s[3] (CLA_Adder_6)                                0.000      0.388 r
  add1/s[7] (net)                         0.005               0.000      0.388 r
  add1/s[7] (CLA_Adder_16BIT_1)                               0.000      0.388 r
  s1[7] (net)                             0.005               0.000      0.388 r
  U304/ZN (CKND4)                                   0.016     0.018      0.406 f
  n160 (net)                     1        0.004               0.000      0.406 f
  U294/ZN (ND2D4)                                   0.031     0.022      0.428 r
  n291 (net)                     3        0.009               0.000      0.428 r
  U293/ZN (ND2D4)                                   0.027     0.026      0.454 f
  n92 (net)                      3        0.006               0.000      0.454 f
  U311/ZN (NR2D3)                                   0.040     0.032      0.486 r
  n147 (net)                     1        0.004               0.000      0.486 r
  U396/ZN (NR2XD2)                                  0.026     0.030      0.516 f
  n146 (net)                     1        0.004               0.000      0.516 f
  U320/ZN (ND2D4)                                   0.034     0.026      0.542 r
  n29 (net)                      5        0.010               0.000      0.542 r
  U319/ZN (XNR2D1)                                  0.036     0.098      0.639 f
  n103 (net)                     1        0.002               0.000      0.639 f
  U394/ZN (NR2XD1)                                  0.025     0.023      0.663 r
  N75 (net)                      1        0.001               0.000      0.663 r
  s_reg_8_/D (DFQD1)                                0.025     0.000      0.663 r
  data arrival time                                                      0.663

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_8_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.663
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.193


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc
  CLA_Adder_6        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  ar[3] (net)                    3        0.007               0.000      0.124 f
  add1/a[3] (CLA_Adder_16BIT_1)                               0.000      0.124 f
  add1/a[3] (net)                         0.007               0.000      0.124 f
  add1/cla1/a[3] (CLA_Adder_7)                                0.000      0.124 f
  add1/cla1/a[3] (net)                    0.007               0.000      0.124 f
  add1/cla1/U34/ZN (CKND2)                          0.021     0.021      0.145 r
  add1/cla1/n18 (net)            1        0.003               0.000      0.145 r
  add1/cla1/U22/ZN (NR2D3)                          0.019     0.017      0.161 f
  add1/cla1/n28 (net)            2        0.005               0.000      0.161 f
  add1/cla1/U32/ZN (AOI21D4)                        0.051     0.046      0.208 r
  add1/cla1/n27 (net)            1        0.004               0.000      0.208 r
  add1/cla1/U40/ZN (OAI21D4)                        0.052     0.051      0.259 f
  add1/cla1/cout (net)           6        0.012               0.000      0.259 f
  add1/cla1/cout (CLA_Adder_7)                                0.000      0.259 f
  add1/c[0] (net)                         0.012               0.000      0.259 f
  add1/cla2/cin (CLA_Adder_6)                                 0.000      0.259 f
  add1/cla2/cin (net)                     0.012               0.000      0.259 f
  add1/cla2/U66/ZN (ND2D2)                          0.024     0.024      0.283 r
  add1/cla2/n43 (net)            1        0.002               0.000      0.283 r
  add1/cla2/U64/ZN (CKND2D2)                        0.025     0.022      0.305 f
  add1/cla2/n60 (net)            1        0.003               0.000      0.305 f
  add1/cla2/U54/ZN (XNR2D4)                         0.041     0.083      0.388 f
  add1/cla2/s[3] (net)           2        0.005               0.000      0.388 f
  add1/cla2/s[3] (CLA_Adder_6)                                0.000      0.388 f
  add1/s[7] (net)                         0.005               0.000      0.388 f
  add1/s[7] (CLA_Adder_16BIT_1)                               0.000      0.388 f
  s1[7] (net)                             0.005               0.000      0.388 f
  U304/ZN (CKND4)                                   0.020     0.021      0.409 r
  n160 (net)                     1        0.004               0.000      0.409 r
  U294/ZN (ND2D4)                                   0.033     0.027      0.436 f
  n291 (net)                     3        0.009               0.000      0.436 f
  U293/ZN (ND2D4)                                   0.026     0.023      0.459 r
  n92 (net)                      3        0.006               0.000      0.459 r
  U311/ZN (NR2D3)                                   0.019     0.016      0.475 f
  n147 (net)                     1        0.004               0.000      0.475 f
  U396/ZN (NR2XD2)                                  0.033     0.031      0.506 r
  n146 (net)                     1        0.004               0.000      0.506 r
  U320/ZN (ND2D4)                                   0.035     0.032      0.538 f
  n29 (net)                      5        0.010               0.000      0.538 f
  U317/ZN (CKND2D1)                                 0.044     0.037      0.575 r
  n117 (net)                     2        0.002               0.000      0.575 r
  U116/ZN (NR2D1)                                   0.018     0.021      0.596 f
  n116 (net)                     1        0.001               0.000      0.596 f
  U115/ZN (INVD1)                                   0.019     0.017      0.613 r
  n115 (net)                     1        0.001               0.000      0.613 r
  U88/ZN (ND2D1)                                    0.030     0.026      0.639 f
  n113 (net)                     1        0.002               0.000      0.639 f
  U401/ZN (NR2XD1)                                  0.025     0.022      0.661 r
  N78 (net)                      1        0.001               0.000      0.661 r
  s_reg_11_/D (DFQD1)                               0.025     0.000      0.661 r
  data arrival time                                                      0.661

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_11_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.661
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.191


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc
  CLA_Adder_6        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  ar[3] (net)                    3        0.007               0.000      0.124 f
  add1/a[3] (CLA_Adder_16BIT_1)                               0.000      0.124 f
  add1/a[3] (net)                         0.007               0.000      0.124 f
  add1/cla1/a[3] (CLA_Adder_7)                                0.000      0.124 f
  add1/cla1/a[3] (net)                    0.007               0.000      0.124 f
  add1/cla1/U34/ZN (CKND2)                          0.021     0.021      0.145 r
  add1/cla1/n18 (net)            1        0.003               0.000      0.145 r
  add1/cla1/U22/ZN (NR2D3)                          0.019     0.017      0.161 f
  add1/cla1/n28 (net)            2        0.005               0.000      0.161 f
  add1/cla1/U32/ZN (AOI21D4)                        0.051     0.046      0.208 r
  add1/cla1/n27 (net)            1        0.004               0.000      0.208 r
  add1/cla1/U40/ZN (OAI21D4)                        0.052     0.051      0.259 f
  add1/cla1/cout (net)           6        0.012               0.000      0.259 f
  add1/cla1/cout (CLA_Adder_7)                                0.000      0.259 f
  add1/c[0] (net)                         0.012               0.000      0.259 f
  add1/cla2/cin (CLA_Adder_6)                                 0.000      0.259 f
  add1/cla2/cin (net)                     0.012               0.000      0.259 f
  add1/cla2/U66/ZN (ND2D2)                          0.024     0.024      0.283 r
  add1/cla2/n43 (net)            1        0.002               0.000      0.283 r
  add1/cla2/U64/ZN (CKND2D2)                        0.025     0.022      0.305 f
  add1/cla2/n60 (net)            1        0.003               0.000      0.305 f
  add1/cla2/U54/ZN (XNR2D4)                         0.036     0.083      0.388 r
  add1/cla2/s[3] (net)           2        0.005               0.000      0.388 r
  add1/cla2/s[3] (CLA_Adder_6)                                0.000      0.388 r
  add1/s[7] (net)                         0.005               0.000      0.388 r
  add1/s[7] (CLA_Adder_16BIT_1)                               0.000      0.388 r
  s1[7] (net)                             0.005               0.000      0.388 r
  U465/ZN (ND2D1)                                   0.060     0.047      0.435 f
  n290 (net)                     2        0.005               0.000      0.435 f
  U439/Z (CKAN2D1)                                  0.038     0.079      0.515 f
  n124 (net)                     2        0.003               0.000      0.515 f
  U114/ZN (INVD2)                                   0.023     0.023      0.538 r
  n69 (net)                      3        0.003               0.000      0.538 r
  U243/ZN (CKND2D1)                                 0.025     0.023      0.561 f
  n61 (net)                      1        0.001               0.000      0.561 f
  U346/ZN (IOA21D1)                                 0.031     0.020      0.581 r
  n60 (net)                      1        0.001               0.000      0.581 r
  U240/ZN (ND3D1)                                   0.042     0.043      0.623 f
  n68 (net)                      1        0.001               0.000      0.623 f
  U239/ZN (NR2XD0)                                  0.038     0.034      0.657 r
  N74 (net)                      1        0.001               0.000      0.657 r
  s_reg_7_/D (DFQD1)                                0.038     0.000      0.657 r
  data arrival time                                                      0.657

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_7_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.657
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.190


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc
  CLA_Adder_6        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  ar[3] (net)                    3        0.007               0.000      0.124 f
  add1/a[3] (CLA_Adder_16BIT_1)                               0.000      0.124 f
  add1/a[3] (net)                         0.007               0.000      0.124 f
  add1/cla1/a[3] (CLA_Adder_7)                                0.000      0.124 f
  add1/cla1/a[3] (net)                    0.007               0.000      0.124 f
  add1/cla1/U34/ZN (CKND2)                          0.021     0.021      0.145 r
  add1/cla1/n18 (net)            1        0.003               0.000      0.145 r
  add1/cla1/U22/ZN (NR2D3)                          0.019     0.017      0.161 f
  add1/cla1/n28 (net)            2        0.005               0.000      0.161 f
  add1/cla1/U32/ZN (AOI21D4)                        0.051     0.046      0.208 r
  add1/cla1/n27 (net)            1        0.004               0.000      0.208 r
  add1/cla1/U40/ZN (OAI21D4)                        0.052     0.051      0.259 f
  add1/cla1/cout (net)           6        0.012               0.000      0.259 f
  add1/cla1/cout (CLA_Adder_7)                                0.000      0.259 f
  add1/c[0] (net)                         0.012               0.000      0.259 f
  add1/cla2/cin (CLA_Adder_6)                                 0.000      0.259 f
  add1/cla2/cin (net)                     0.012               0.000      0.259 f
  add1/cla2/U63/ZN (XNR2D2)                         0.054     0.107      0.366 f
  add1/cla2/s[0] (net)           3        0.006               0.000      0.366 f
  add1/cla2/s[0] (CLA_Adder_6)                                0.000      0.366 f
  add1/s[4] (net)                         0.006               0.000      0.366 f
  add1/s[4] (CLA_Adder_16BIT_1)                               0.000      0.366 f
  s1[4] (net)                             0.006               0.000      0.366 f
  U461/ZN (ND2D2)                                   0.033     0.032      0.399 r
  n284 (net)                     4        0.005               0.000      0.399 r
  U485/ZN (OAI21D1)                                 0.032     0.026      0.425 f
  n286 (net)                     1        0.001               0.000      0.425 f
  U143/ZN (NR2D1)                                   0.071     0.050      0.475 r
  n320 (net)                     2        0.003               0.000      0.475 r
  U342/ZN (OAI21D2)                                 0.044     0.051      0.526 f
  n289 (net)                     3        0.004               0.000      0.526 f
  U340/Z (CKXOR2D1)                                 0.035     0.085      0.611 f
  n288 (net)                     1        0.001               0.000      0.611 f
  U488/ZN (NR2D1)                                   0.041     0.034      0.645 r
  N73 (net)                      1        0.001               0.000      0.645 r
  s_reg_6_/D (DFQD1)                                0.041     0.000      0.645 r
  data arrival time                                                      0.645

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_6_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.645
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.179


  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD4)                               0.042     0.122      0.122 r
  ar[1] (net)                    3        0.013               0.000      0.122 r
  add1/a[1] (CLA_Adder_16BIT_1)                               0.000      0.122 r
  add1/a[1] (net)                         0.013               0.000      0.122 r
  add1/cla1/a[1] (CLA_Adder_7)                                0.000      0.122 r
  add1/cla1/a[1] (net)                    0.013               0.000      0.122 r
  add1/cla1/U12/ZN (ND2D4)                          0.022     0.027      0.149 f
  add1/cla1/n3 (net)             2        0.004               0.000      0.149 f
  add1/cla1/U14/ZN (CKND2)                          0.022     0.020      0.169 r
  add1/cla1/n7 (net)             2        0.004               0.000      0.169 r
  add1/cla1/U18/ZN (INVD2)                          0.013     0.015      0.184 f
  add1/cla1/n4 (net)             2        0.003               0.000      0.184 f
  add1/cla1/U16/ZN (NR2D2)                          0.033     0.025      0.209 r
  add1/cla1/n8 (net)             1        0.002               0.000      0.209 r
  add1/cla1/U25/ZN (NR2XD1)                         0.025     0.023      0.232 f
  add1/cla1/n19 (net)            1        0.002               0.000      0.232 f
  add1/cla1/U35/ZN (ND2D2)                          0.021     0.017      0.250 r
  add1/cla1/n25 (net)            1        0.002               0.000      0.250 r
  add1/cla1/U39/ZN (XNR2D1)                         0.056     0.096      0.346 r
  add1/cla1/s[3] (net)           2        0.004               0.000      0.346 r
  add1/cla1/s[3] (CLA_Adder_7)                                0.000      0.346 r
  add1/s[3] (net)                         0.004               0.000      0.346 r
  add1/s[3] (CLA_Adder_16BIT_1)                               0.000      0.346 r
  s1[3] (net)                             0.004               0.000      0.346 r
  U131/ZN (ND2D1)                                   0.044     0.042      0.387 f
  n263 (net)                     2        0.003               0.000      0.387 f
  U297/ZN (OAI21D2)                                 0.062     0.037      0.424 r
  n270 (net)                     2        0.004               0.000      0.424 r
  U344/ZN (NR2XD1)                                  0.041     0.044      0.468 f
  n287 (net)                     3        0.005               0.000      0.468 f
  U481/ZN (OAI21D1)                                 0.055     0.043      0.511 r
  n278 (net)                     1        0.002               0.000      0.511 r
  U482/Z (CKXOR2D1)                                 0.035     0.088      0.599 f
  n279 (net)                     1        0.001               0.000      0.599 f
  U483/ZN (NR2D1)                                   0.041     0.034      0.633 r
  N72 (net)                      1        0.001               0.000      0.633 r
  s_reg_5_/D (DFQD1)                                0.041     0.000      0.633 r
  data arrival time                                                      0.633

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_5_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.633
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.168


  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD4)                               0.042     0.122      0.122 r
  ar[1] (net)                    3        0.013               0.000      0.122 r
  add1/a[1] (CLA_Adder_16BIT_1)                               0.000      0.122 r
  add1/a[1] (net)                         0.013               0.000      0.122 r
  add1/cla1/a[1] (CLA_Adder_7)                                0.000      0.122 r
  add1/cla1/a[1] (net)                    0.013               0.000      0.122 r
  add1/cla1/U12/ZN (ND2D4)                          0.022     0.027      0.149 f
  add1/cla1/n3 (net)             2        0.004               0.000      0.149 f
  add1/cla1/U14/ZN (CKND2)                          0.022     0.020      0.169 r
  add1/cla1/n7 (net)             2        0.004               0.000      0.169 r
  add1/cla1/U18/ZN (INVD2)                          0.013     0.015      0.184 f
  add1/cla1/n4 (net)             2        0.003               0.000      0.184 f
  add1/cla1/U16/ZN (NR2D2)                          0.033     0.025      0.209 r
  add1/cla1/n8 (net)             1        0.002               0.000      0.209 r
  add1/cla1/U25/ZN (NR2XD1)                         0.025     0.023      0.232 f
  add1/cla1/n19 (net)            1        0.002               0.000      0.232 f
  add1/cla1/U35/ZN (ND2D2)                          0.021     0.017      0.250 r
  add1/cla1/n25 (net)            1        0.002               0.000      0.250 r
  add1/cla1/U39/ZN (XNR2D1)                         0.051     0.085      0.334 f
  add1/cla1/s[3] (net)           2        0.004               0.000      0.334 f
  add1/cla1/s[3] (CLA_Adder_7)                                0.000      0.334 f
  add1/s[3] (net)                         0.004               0.000      0.334 f
  add1/s[3] (CLA_Adder_16BIT_1)                               0.000      0.334 f
  s1[3] (net)                             0.004               0.000      0.334 f
  U321/ZN (NR2D3)                                   0.059     0.052      0.386 r
  n108 (net)                     3        0.007               0.000      0.386 r
  U297/ZN (OAI21D2)                                 0.041     0.038      0.424 f
  n270 (net)                     2        0.004               0.000      0.424 f
  U344/ZN (NR2XD1)                                  0.056     0.049      0.473 r
  n287 (net)                     3        0.005               0.000      0.473 r
  U479/ZN (XNR2D1)                                  0.034     0.099      0.573 f
  n274 (net)                     1        0.001               0.000      0.573 f
  U480/ZN (NR2D1)                                   0.041     0.034      0.607 r
  N71 (net)                      1        0.001               0.000      0.607 r
  s_reg_4_/D (DFQD1)                                0.041     0.000      0.607 r
  data arrival time                                                      0.607

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_4_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.607
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.141


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_3        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_0  ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.030     0.125      0.125 f
  dr[3] (net)                    2        0.007               0.000      0.125 f
  add2/b[3] (CLA_Adder_16BIT_0)                               0.000      0.125 f
  add2/b[3] (net)                         0.007               0.000      0.125 f
  add2/cla1/b[3] (CLA_Adder_3)                                0.000      0.125 f
  add2/cla1/b[3] (net)                    0.007               0.000      0.125 f
  add2/cla1/U20/ZN (CKND4)                          0.018     0.019      0.143 r
  add2/cla1/n4 (net)             1        0.005               0.000      0.143 r
  add2/cla1/U19/ZN (ND2D4)                          0.027     0.026      0.169 f
  add2/cla1/n7 (net)             3        0.007               0.000      0.169 f
  add2/cla1/U21/Z (CKAN2D1)                         0.026     0.057      0.226 f
  add2/cla1/n6 (net)             1        0.001               0.000      0.226 f
  add2/cla1/U26/ZN (XNR2D1)                         0.050     0.109      0.335 f
  add2/cla1/s[3] (net)           2        0.004               0.000      0.335 f
  add2/cla1/s[3] (CLA_Adder_3)                                0.000      0.335 f
  add2/s[3] (net)                         0.004               0.000      0.335 f
  add2/s[3] (CLA_Adder_16BIT_0)                               0.000      0.335 f
  s2[3] (net)                             0.004               0.000      0.335 f
  U131/ZN (ND2D1)                                   0.040     0.037      0.372 r
  n263 (net)                     2        0.003               0.000      0.372 r
  U163/ZN (INVD0)                                   0.019     0.023      0.395 f
  n264 (net)                     1        0.001               0.000      0.395 f
  U397/ZN (NR2D0)                                   0.088     0.060      0.455 r
  n268 (net)                     1        0.002               0.000      0.455 r
  U476/ZN (XNR2D1)                                  0.034     0.085      0.540 f
  n269 (net)                     1        0.001               0.000      0.540 f
  U477/ZN (NR2D1)                                   0.041     0.034      0.574 r
  N70 (net)                      1        0.001               0.000      0.574 r
  s_reg_3_/D (DFQD1)                                0.041     0.000      0.574 r
  data arrival time                                                      0.574

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_3_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.574
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.108


  Startpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_3        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_0  ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_0_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_0_/Q (DFQD4)                               0.030     0.113      0.113 r
  dr[0] (net)                    2        0.006               0.000      0.113 r
  add2/b[0] (CLA_Adder_16BIT_0)                               0.000      0.113 r
  add2/b[0] (net)                         0.006               0.000      0.113 r
  add2/cla1/b[0] (CLA_Adder_3)                                0.000      0.113 r
  add2/cla1/b[0] (net)                    0.006               0.000      0.113 r
  add2/cla1/U7/ZN (ND2D4)                           0.034     0.032      0.146 f
  add2/cla1/n20 (net)            3        0.009               0.000      0.146 f
  add2/cla1/U5/ZN (AOI21D4)                         0.060     0.046      0.192 r
  add2/cla1/n17 (net)            2        0.006               0.000      0.192 r
  add2/cla1/U31/ZN (XNR2D1)                         0.047     0.113      0.305 f
  add2/cla1/s[2] (net)           2        0.004               0.000      0.305 f
  add2/cla1/s[2] (CLA_Adder_3)                                0.000      0.305 f
  add2/s[2] (net)                         0.004               0.000      0.305 f
  add2/s[2] (CLA_Adder_16BIT_0)                               0.000      0.305 f
  s2[2] (net)                             0.004               0.000      0.305 f
  U112/ZN (INVD1)                                   0.031     0.030      0.335 r
  n30 (net)                      1        0.002               0.000      0.335 r
  U306/ZN (ND2D2)                                   0.028     0.029      0.365 f
  n259 (net)                     2        0.004               0.000      0.365 f
  U252/ZN (CKND2D1)                                 0.036     0.031      0.395 r
  n261 (net)                     1        0.002               0.000      0.395 r
  U473/Z (CKXOR2D1)                                 0.035     0.082      0.478 f
  n262 (net)                     1        0.001               0.000      0.478 f
  U474/ZN (NR2D1)                                   0.041     0.034      0.512 r
  N69 (net)                      1        0.001               0.000      0.512 r
  s_reg_2_/D (DFQD1)                                0.041     0.000      0.512 r
  data arrival time                                                      0.512

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_2_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.512
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.046


  Startpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_17_/CP (DFD1)                               0.000     0.000      0.000 r
  s_reg_17_/Q (DFD1)                                0.441     0.335      0.335 r
  s[17] (net)                    1        0.050               0.000      0.335 r
  s[17] (out)                                       0.441     0.000      0.335 r
  data arrival time                                                      0.335

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.335
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.035


  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD4)                               0.037     0.131      0.131 f
  ar[1] (net)                    3        0.013               0.000      0.131 f
  add1/a[1] (CLA_Adder_16BIT_1)                               0.000      0.131 f
  add1/a[1] (net)                         0.013               0.000      0.131 f
  add1/cla1/a[1] (CLA_Adder_7)                                0.000      0.131 f
  add1/cla1/a[1] (net)                    0.013               0.000      0.131 f
  add1/cla1/U6/ZN (INVD6)                           0.022     0.023      0.153 r
  add1/cla1/n10 (net)            1        0.009               0.000      0.153 r
  add1/cla1/U7/ZN (ND2D8)                           0.022     0.024      0.177 f
  add1/cla1/n1 (net)             4        0.007               0.000      0.177 f
  add1/cla1/U9/ZN (INVD2)                           0.015     0.016      0.193 r
  add1/cla1/n2 (net)             1        0.002               0.000      0.193 r
  add1/cla1/U13/ZN (NR2XD1)                         0.029     0.020      0.213 f
  add1/cla1/n35 (net)            1        0.003               0.000      0.213 f
  add1/cla1/U27/ZN (XNR2D4)                         0.039     0.082      0.295 f
  add1/cla1/s[1] (net)           2        0.004               0.000      0.295 f
  add1/cla1/s[1] (CLA_Adder_7)                                0.000      0.295 f
  add1/s[1] (net)                         0.004               0.000      0.295 f
  add1/s[1] (CLA_Adder_16BIT_1)                               0.000      0.295 f
  s1[1] (net)                             0.004               0.000      0.295 f
  U323/ZN (CKND2D2)                                 0.033     0.029      0.324 r
  n253 (net)                     2        0.003               0.000      0.324 r
  U253/ZN (INVD1)                                   0.015     0.017      0.342 f
  n255 (net)                     1        0.001               0.000      0.342 f
  U472/ZN (NR2D1)                                   0.051     0.036      0.377 r
  n257 (net)                     1        0.002               0.000      0.377 r
  U250/Z (XOR2D0)                                   0.036     0.088      0.465 f
  n258 (net)                     1        0.001               0.000      0.465 f
  U249/ZN (NR2XD0)                                  0.038     0.032      0.497 r
  N68 (net)                      1        0.001               0.000      0.497 r
  s_reg_1_/D (DFQD1)                                0.038     0.000      0.497 r
  data arrival time                                                      0.497

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_1_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.497
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.030


  Startpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_16_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_16_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[16] (net)                    1        0.050               0.000      0.318 r
  s[16] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_14_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_14_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[14] (net)                    1        0.050               0.000      0.318 r
  s[14] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_13_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_13_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[13] (net)                    1        0.050               0.000      0.318 r
  s[13] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_11_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_11_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[11] (net)                    1        0.050               0.000      0.318 r
  s[11] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_9_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_9_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[9] (net)                     1        0.050               0.000      0.318 r
  s[9] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_8_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_8_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[8] (net)                     1        0.050               0.000      0.318 r
  s[8] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_7_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_7_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[7] (net)                     1        0.050               0.000      0.318 r
  s[7] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_6_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_6_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[6] (net)                     1        0.050               0.000      0.318 r
  s[6] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_5_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_5_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[5] (net)                     1        0.050               0.000      0.318 r
  s[5] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_4_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_4_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[4] (net)                     1        0.050               0.000      0.318 r
  s[4] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_3_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_3_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[3] (net)                     1        0.050               0.000      0.318 r
  s[3] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_2_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_2_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[2] (net)                     1        0.050               0.000      0.318 r
  s[2] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_1_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_1_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[1] (net)                     1        0.050               0.000      0.318 r
  s[1] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_15_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_15_/Q (DFD2)                                0.220     0.235      0.235 r
  s[15] (net)                    1        0.050               0.000      0.235 r
  s[15] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_12_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_12_/Q (DFD2)                                0.220     0.235      0.235 r
  s[12] (net)                    1        0.050               0.000      0.235 r
  s[12] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_10_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_10_/Q (DFD2)                                0.220     0.235      0.235 r
  s[10] (net)                    1        0.050               0.000      0.235 r
  s[10] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_0_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_0_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[0] (net)                     1        0.050               0.000      0.215 r
  s[0] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: br_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc
  CLA_Adder_7        ZeroWireload          tcbn65gpluswc
  CLA_Adder_16BIT_1  ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_0_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_0_/Q (DFQD4)                               0.030     0.125      0.125 f
  br[0] (net)                    3        0.007               0.000      0.125 f
  add1/b[0] (CLA_Adder_16BIT_1)                               0.000      0.125 f
  add1/b[0] (net)                         0.007               0.000      0.125 f
  add1/cla1/b[0] (CLA_Adder_7)                                0.000      0.125 f
  add1/cla1/b[0] (net)                    0.007               0.000      0.125 f
  add1/cla1/U43/ZN (XNR2D1)                         0.040     0.100      0.225 f
  add1/cla1/s[0] (net)           2        0.002               0.000      0.225 f
  add1/cla1/s[0] (CLA_Adder_7)                                0.000      0.225 f
  add1/s[0] (net)                         0.002               0.000      0.225 f
  add1/s[0] (CLA_Adder_16BIT_1)                               0.000      0.225 f
  s1[0] (net)                             0.002               0.000      0.225 f
  U466/ZN (ND2D1)                                   0.045     0.036      0.261 r
  n256 (net)                     3        0.004               0.000      0.261 r
  U409/ZN (INVD0)                                   0.023     0.027      0.288 f
  n252 (net)                     1        0.001               0.000      0.288 f
  U164/ZN (NR2D1)                                   0.041     0.032      0.320 r
  N67 (net)                      1        0.001               0.000      0.320 r
  s_reg_0_/D (DFQD2)                                0.041     0.000      0.320 r
  data arrival time                                                      0.320

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_0_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.320
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.146


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: ar_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     1        0.001               0.000      0.200 r
  U147/ZN (INVD0)                                   0.016     0.012      0.212 f
  n246 (net)                     1        0.001               0.000      0.212 f
  U152/ZN (NR2D0)                                   0.068     0.048      0.259 r
  N3 (net)                       1        0.001               0.000      0.259 r
  ar_reg_0_/D (DFQD4)                               0.068     0.000      0.259 r
  data arrival time                                                      0.259

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.259
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.196


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: ar_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[7] (in)                                         0.000     0.000      0.200 r
  a[7] (net)                     1        0.001               0.000      0.200 r
  U263/ZN (INVD1)                                   0.009     0.007      0.207 f
  n239 (net)                     1        0.001               0.000      0.207 f
  U150/ZN (NR2D0)                                   0.068     0.047      0.254 r
  N10 (net)                      1        0.001               0.000      0.254 r
  ar_reg_7_/D (DFQD4)                               0.068     0.000      0.254 r
  data arrival time                                                      0.254

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.254
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.201


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U153/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N38 (net)                      1        0.001               0.000      0.245 r
  cr_reg_3_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U151/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N27 (net)                      1        0.001               0.000      0.245 r
  br_reg_8_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U154/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N47 (net)                      1        0.001               0.000      0.245 r
  cr_reg_12_/D (DFQD1)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.040      0.460
  data required time                                                     0.460
  -------------------------------------------------------------------------------
  data required time                                                     0.460
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.215


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[3] (in)                                         0.000     0.000      0.200 r
  a[3] (net)                     1        0.001               0.000      0.200 r
  U266/ZN (INVD1)                                   0.011     0.008      0.208 f
  n243 (net)                     1        0.001               0.000      0.208 f
  U223/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N6 (net)                       1        0.001               0.000      0.238 r
  ar_reg_3_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[2] (input port clocked by clk)
  Endpoint: ar_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[2] (in)                                         0.000     0.000      0.200 r
  a[2] (net)                     1        0.001               0.000      0.200 r
  U264/ZN (INVD1)                                   0.011     0.008      0.208 f
  n245 (net)                     1        0.001               0.000      0.208 f
  U226/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N5 (net)                       1        0.001               0.000      0.238 r
  ar_reg_2_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     1        0.001               0.000      0.200 r
  U265/ZN (INVD1)                                   0.011     0.008      0.208 f
  n242 (net)                     1        0.001               0.000      0.208 f
  U224/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N4 (net)                       1        0.001               0.000      0.238 r
  ar_reg_1_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: ar_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[5] (in)                                         0.000     0.000      0.200 r
  a[5] (net)                     1        0.001               0.000      0.200 r
  U267/ZN (INVD1)                                   0.011     0.008      0.208 f
  n247 (net)                     1        0.001               0.000      0.208 f
  U235/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N8 (net)                       1        0.001               0.000      0.238 r
  ar_reg_5_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[6] (input port clocked by clk)
  Endpoint: ar_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[6] (in)                                         0.000     0.000      0.200 r
  a[6] (net)                     1        0.001               0.000      0.200 r
  U268/ZN (INVD1)                                   0.011     0.008      0.208 f
  n248 (net)                     1        0.001               0.000      0.208 f
  U234/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N9 (net)                       1        0.001               0.000      0.238 r
  ar_reg_6_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[4] (input port clocked by clk)
  Endpoint: ar_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[4] (in)                                         0.000     0.000      0.200 r
  a[4] (net)                     1        0.001               0.000      0.200 r
  U269/ZN (INVD1)                                   0.011     0.008      0.208 f
  n244 (net)                     1        0.001               0.000      0.208 f
  U233/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N7 (net)                       1        0.001               0.000      0.238 r
  ar_reg_4_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: ar_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[8] (in)                                         0.000     0.000      0.200 r
  a[8] (net)                     1        0.001               0.000      0.200 r
  U270/ZN (INVD1)                                   0.011     0.008      0.208 f
  n249 (net)                     1        0.001               0.000      0.208 f
  U228/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N11 (net)                      1        0.001               0.000      0.238 r
  ar_reg_8_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: ar_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.000     0.000      0.200 r
  a[10] (net)                    1        0.001               0.000      0.200 r
  U272/ZN (INVD1)                                   0.011     0.008      0.208 f
  n237 (net)                     1        0.001               0.000      0.208 f
  U227/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N13 (net)                      1        0.001               0.000      0.238 r
  ar_reg_10_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[9] (input port clocked by clk)
  Endpoint: ar_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[9] (in)                                         0.000     0.000      0.200 r
  a[9] (net)                     1        0.001               0.000      0.200 r
  U257/ZN (INVD1)                                   0.011     0.008      0.208 f
  n235 (net)                     1        0.001               0.000      0.208 f
  U225/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N12 (net)                      1        0.001               0.000      0.238 r
  ar_reg_9_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[15] (input port clocked by clk)
  Endpoint: ar_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[15] (in)                                        0.000     0.000      0.200 r
  a[15] (net)                    1        0.001               0.000      0.200 r
  U258/ZN (INVD1)                                   0.011     0.008      0.208 f
  n234 (net)                     1        0.001               0.000      0.208 f
  U229/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N18 (net)                      1        0.001               0.000      0.238 r
  ar_reg_15_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[14] (input port clocked by clk)
  Endpoint: ar_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[14] (in)                                        0.000     0.000      0.200 r
  a[14] (net)                    1        0.001               0.000      0.200 r
  U261/ZN (INVD1)                                   0.011     0.008      0.208 f
  n236 (net)                     1        0.001               0.000      0.208 f
  U231/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N17 (net)                      1        0.001               0.000      0.238 r
  ar_reg_14_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[13] (input port clocked by clk)
  Endpoint: ar_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[13] (in)                                        0.000     0.000      0.200 r
  a[13] (net)                    1        0.001               0.000      0.200 r
  U262/ZN (INVD1)                                   0.011     0.008      0.208 f
  n240 (net)                     1        0.001               0.000      0.208 f
  U232/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N16 (net)                      1        0.001               0.000      0.238 r
  ar_reg_13_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[12] (input port clocked by clk)
  Endpoint: ar_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[12] (in)                                        0.000     0.000      0.200 r
  a[12] (net)                    1        0.001               0.000      0.200 r
  U260/ZN (INVD1)                                   0.011     0.008      0.208 f
  n241 (net)                     1        0.001               0.000      0.208 f
  U230/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N15 (net)                      1        0.001               0.000      0.238 r
  ar_reg_12_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: ar_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[11] (in)                                        0.000     0.000      0.200 r
  a[11] (net)                    1        0.001               0.000      0.200 r
  U259/ZN (INVD1)                                   0.011     0.008      0.208 f
  n238 (net)                     1        0.001               0.000      0.208 f
  U222/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N14 (net)                      1        0.001               0.000      0.238 r
  ar_reg_11_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U201/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N46 (net)                      1        0.001               0.000      0.228 r
  cr_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U194/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N45 (net)                      1        0.001               0.000      0.228 r
  cr_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U176/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N62 (net)                      1        0.001               0.000      0.228 r
  dr_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U186/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N61 (net)                      1        0.001               0.000      0.228 r
  dr_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U203/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N54 (net)                      1        0.001               0.000      0.228 r
  dr_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U175/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N37 (net)                      1        0.001               0.000      0.228 r
  cr_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U181/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N21 (net)                      1        0.001               0.000      0.228 r
  br_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U195/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N53 (net)                      1        0.001               0.000      0.228 r
  dr_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U190/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N36 (net)                      1        0.001               0.000      0.228 r
  cr_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U170/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N35 (net)                      1        0.001               0.000      0.228 r
  cr_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U180/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N52 (net)                      1        0.001               0.000      0.228 r
  dr_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U172/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N51 (net)                      1        0.001               0.000      0.228 r
  dr_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U169/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N20 (net)                      1        0.001               0.000      0.228 r
  br_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U179/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N41 (net)                      1        0.001               0.000      0.228 r
  cr_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U209/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N57 (net)                      1        0.001               0.000      0.228 r
  dr_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U208/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N19 (net)                      1        0.001               0.000      0.228 r
  br_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U197/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N24 (net)                      1        0.001               0.000      0.228 r
  br_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U188/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N60 (net)                      1        0.001               0.000      0.228 r
  dr_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U168/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N40 (net)                      1        0.001               0.000      0.228 r
  cr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U192/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N23 (net)                      1        0.001               0.000      0.228 r
  br_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U210/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N55 (net)                      1        0.001               0.000      0.228 r
  dr_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U185/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N39 (net)                      1        0.001               0.000      0.228 r
  cr_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U198/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N56 (net)                      1        0.001               0.000      0.228 r
  dr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U189/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N25 (net)                      1        0.001               0.000      0.228 r
  br_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U187/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N29 (net)                      1        0.001               0.000      0.228 r
  br_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U205/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N26 (net)                      1        0.001               0.000      0.228 r
  br_reg_7_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U167/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N22 (net)                      1        0.001               0.000      0.228 r
  br_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U174/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N44 (net)                      1        0.001               0.000      0.228 r
  cr_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U200/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N34 (net)                      1        0.001               0.000      0.228 r
  br_reg_15_/D (DFQD2)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_15_/CP (DFQD2)                                       0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.237


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U183/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N58 (net)                      1        0.001               0.000      0.228 r
  dr_reg_7_/D (DFQD2)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_7_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.237


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U178/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N33 (net)                      1        0.001               0.000      0.228 r
  br_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U184/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N28 (net)                      1        0.001               0.000      0.228 r
  br_reg_9_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_9_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U193/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N50 (net)                      1        0.001               0.000      0.228 r
  cr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U199/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N49 (net)                      1        0.001               0.000      0.228 r
  cr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U191/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N43 (net)                      1        0.001               0.000      0.228 r
  cr_reg_8_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_8_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U207/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N42 (net)                      1        0.001               0.000      0.228 r
  cr_reg_7_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_7_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U202/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N66 (net)                      1        0.001               0.000      0.228 r
  dr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U196/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N65 (net)                      1        0.001               0.000      0.228 r
  dr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U177/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N32 (net)                      1        0.001               0.000      0.228 r
  br_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U173/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N31 (net)                      1        0.001               0.000      0.228 r
  br_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U166/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N30 (net)                      1        0.001               0.000      0.228 r
  br_reg_11_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U206/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N48 (net)                      1        0.001               0.000      0.228 r
  cr_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U204/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N64 (net)                      1        0.001               0.000      0.228 r
  dr_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U182/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N63 (net)                      1        0.001               0.000      0.228 r
  dr_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_carrylookahead ZeroWireload         tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.089               0.000      0.200 f
  U171/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N59 (net)                      1        0.001               0.000      0.228 r
  dr_reg_8_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_8_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


1
