# üíª ECE411 Computer Organization and Design

Computer Organization and Design Materials

## üìù Assignments
- [Environment Setup](https://github.com/hongbozheng/computer-organization-and-design/tree/main/mp0)

- [Introduction to SystemVerilog HDL and HVL](https://github.com/hongbozheng/computer-organization-and-design/tree/main/mp1)

- [The RV32I Processor](https://github.com/hongbozheng/computer-organization-and-design/tree/main/mp2)

- [The RV32I Processor with a Unified 2-Way Set-Associative Cache](https://github.com/hongbozheng/computer-organization-and-design/tree/main/mp3)

- [A Piplined Implementation of the RV32I Processor](https://github.com/hongbozheng/computer-organization-and-design/tree/main/mp4)

## ‚öñÔ∏è Academic Integrity Disclaimer

This repository contains original work completed by Hongbo Zheng as part of academic coursework. It is published **solely for archival**, **professional demonstration**, and **educational transparency**.

> **‚ö†Ô∏è Unauthorized use of this code in any academic context is strictly prohibited. ‚ö†Ô∏è**

Any reproduction, redistribution, or use of this material‚Äîwhether in part or in whole‚Äîfor the purpose of fulfilling course requirements at any academic institution **may constitute a violation of academic integrity policies**, including but not limited to plagiarism and unauthorized collaboration.

I, the author, **explicitly disclaim any responsibility** for academic code of conduct violations resulting from the misuse of this repository. It is your responsibility to adhere to your institution‚Äôs policies regarding academic honesty and original work.

If you are currently enrolled in a course that includes similar assignments or projects:

- Do **not copy**, **fork**, **or adapt** this repository for coursework submission.
- Use this repository only as a high-level learning reference after completing your own work.

By viewing or interacting with this repository, you acknowledge that you understand and agree to these terms.