// Seed: 2838008745
module module_0;
  assign id_1 = id_1[1];
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6 :
  assert property (@(posedge "" - -1) -1 - !id_3) begin : LABEL_0
    begin : LABEL_0
      @((id_6) or posedge id_1) $display;
    end
  end
  parameter id_7 = -1;
  always begin : LABEL_0
  end
  nor primCall (id_1, id_3, id_6, id_7);
  module_0 modCall_1 ();
  assign id_6 = id_7;
  assign id_4 = {id_6{id_7, -1'b0}};
endmodule
