Analysis & Synthesis report for Lab3
Tue Nov 12 13:22:58 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Nov 12 13:22:58 2013            ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; Lab3                                         ;
; Top-level Entity Name              ; Lab3                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; Lab3               ; Lab3               ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 12 13:22:58 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Warning: Can't analyze file -- file C:/Users/Diego/Google Drive/GitHub/BaLuGa/lab3_control/control_unit.v is missing
Warning: Can't analyze file -- file C:/Users/Diego/Google Drive/GitHub/BaLuGa/lab2_regfile/register_file.v is missing
Warning: Can't analyze file -- file C:/Users/Diego/Google Drive/GitHub/BaLuGa/lab2_fetch/fetch_unit.v is missing
Warning: Can't analyze file -- file C:/Users/Diego/Google Drive/GitHub/BaLuGa/lab2_alu/alu.v is missing
Info: Found 1 design units, including 1 entities, in source file Lab3.bdf
    Info: Found entity 1: Lab3
Info: Found 1 design units, including 1 entities, in source file Instruction_rom_sample.v
    Info: Found entity 1: Instruction_rom_sample
Info: Found 1 design units, including 1 entities, in source file fetch_unit.v
    Info: Found entity 1: fetch_unit
Info: Found 1 design units, including 1 entities, in source file mux_alu.v
    Info: Found entity 1: mux_alu
Info: Found 1 design units, including 1 entities, in source file test_sample.v
    Info: Found entity 1: test_sample
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(41): created implicit net for "instruction"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(42): created implicit net for "SYNTHESIZED_WIRE_14"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(45): created implicit net for "SYNTHESIZED_WIRE_4"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(46): created implicit net for "SYNTHESIZED_WIRE_0"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(47): created implicit net for "SYNTHESIZED_WIRE_1"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(48): created implicit net for "SYNTHESIZED_WIRE_10"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(49): created implicit net for "SYNTHESIZED_WIRE_12"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(50): created implicit net for "SYNTHESIZED_WIRE_6"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(51): created implicit net for "SYNTHESIZED_WIRE_9"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(52): created implicit net for "SYNTHESIZED_WIRE_2"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(62): created implicit net for "SYNTHESIZED_WIRE_3"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(63): created implicit net for "SYNTHESIZED_WIRE_7"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(64): created implicit net for "SYNTHESIZED_WIRE_15"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(66): created implicit net for "SYNTHESIZED_WIRE_11"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(73): created implicit net for "SYNTHESIZED_WIRE_8"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(75): created implicit net for "SYNTHESIZED_WIRE_5"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(84): created implicit net for "SYNTHESIZED_WIRE_13"
Error (10053): Verilog HDL error at test_sample.v(59): can't index object "instruction" with zero packed or unpacked array dimensions File: C:/Users/Diego/Google Drive/cse141-lab/test_sample.v Line: 59
Error (10053): Verilog HDL error at test_sample.v(60): can't index object "instruction" with zero packed or unpacked array dimensions File: C:/Users/Diego/Google Drive/cse141-lab/test_sample.v Line: 60
Error (10053): Verilog HDL error at test_sample.v(94): can't index object "instruction" with zero packed or unpacked array dimensions File: C:/Users/Diego/Google Drive/cse141-lab/test_sample.v Line: 94
Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 21 warnings
    Error: Peak virtual memory: 211 megabytes
    Error: Processing ended: Tue Nov 12 13:22:59 2013
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


