TimeQuest Timing Analyzer report for FinalProject
Thu Dec 14 16:34:19 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_clk_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'main_clk_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'main_clk_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'main_clk_50'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'main_clk_50'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'main_clk_50'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'main_clk_50'
 63. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Hold: 'main_clk_50'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 67. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Removal: 'main_clk_50'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Signal Integrity Metrics (Slow 1200mv 0c Model)
 89. Signal Integrity Metrics (Slow 1200mv 85c Model)
 90. Signal Integrity Metrics (Fast 1200mv 0c Model)
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; FinalProject                                       ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------+
; SDC File List                                                                            ;
+------------------------------------------------------+--------+--------------------------+
; SDC File Path                                        ; Status ; Read at                  ;
+------------------------------------------------------+--------+--------------------------+
; SOC/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Dec 14 16:34:07 2017 ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0.sdc        ; OK     ; Thu Dec 14 16:34:07 2017 ;
; time_constraint_kb.sdc                               ; OK     ; Thu Dec 14 16:34:07 2017 ;
+------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; main_clk_50         ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 49.35 MHz  ; 49.35 MHz       ; main_clk_50         ;      ;
; 167.11 MHz ; 167.11 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; -0.263 ; -0.526        ;
; altera_reserved_tck ; 47.008 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; -0.646 ; -0.646        ;
; altera_reserved_tck ; 0.403  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 12.673 ; 0.000         ;
; altera_reserved_tck ; 47.752 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.002 ; 0.000         ;
; main_clk_50         ; 1.051 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; main_clk_50         ; 9.548  ; 0.000              ;
; altera_reserved_tck ; 49.719 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                      ;
+--------+----------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.263 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 20.106     ;
; -0.263 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 20.106     ;
; -0.172 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 20.015     ;
; -0.172 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 20.015     ;
; -0.162 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 20.005     ;
; -0.162 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 20.005     ;
; -0.109 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.176     ; 19.951     ;
; -0.109 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.176     ; 19.951     ;
; -0.051 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.894     ;
; -0.051 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.894     ;
; 0.016  ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.827     ;
; 0.016  ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.827     ;
; 0.081  ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.762     ;
; 0.081  ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.762     ;
; 0.105  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 20.119     ;
; 0.105  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 20.119     ;
; 0.184  ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.638     ;
; 0.184  ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.638     ;
; 0.196  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 20.028     ;
; 0.196  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 20.028     ;
; 0.205  ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.638     ;
; 0.205  ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.638     ;
; 0.206  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 20.018     ;
; 0.206  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 20.018     ;
; 0.240  ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.582     ;
; 0.240  ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.582     ;
; 0.259  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.205      ; 19.964     ;
; 0.259  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.205      ; 19.964     ;
; 0.265  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 20.024     ;
; 0.266  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 20.023     ;
; 0.316  ; print:printer|v_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.506     ;
; 0.316  ; print:printer|v_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.506     ;
; 0.317  ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 19.907     ;
; 0.317  ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 19.907     ;
; 0.323  ; print:printer|h_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.520     ;
; 0.323  ; print:printer|h_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.520     ;
; 0.332  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.955     ;
; 0.352  ; print:printer|v_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.470     ;
; 0.352  ; print:printer|v_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.470     ;
; 0.356  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 19.933     ;
; 0.357  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 19.932     ;
; 0.366  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 19.923     ;
; 0.367  ; print:printer|h_counter[8] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.476     ;
; 0.367  ; print:printer|h_counter[8] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 19.476     ;
; 0.367  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 19.922     ;
; 0.368  ; print:printer|v_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.179     ; 19.471     ;
; 0.368  ; print:printer|v_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.179     ; 19.471     ;
; 0.384  ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 19.840     ;
; 0.384  ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 19.840     ;
; 0.397  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 19.891     ;
; 0.398  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 19.890     ;
; 0.419  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 19.869     ;
; 0.420  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 19.868     ;
; 0.423  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.864     ;
; 0.433  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.854     ;
; 0.435  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.208      ; 19.791     ;
; 0.444  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 19.817     ;
; 0.446  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 19.815     ;
; 0.449  ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 19.775     ;
; 0.449  ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 19.775     ;
; 0.449  ; print:printer|v_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.373     ;
; 0.449  ; print:printer|v_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.373     ;
; 0.477  ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 19.812     ;
; 0.478  ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 19.811     ;
; 0.486  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.268      ; 19.800     ;
; 0.488  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 19.800     ;
; 0.489  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.798     ;
; 0.489  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 19.799     ;
; 0.490  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.797     ;
; 0.494  ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.793     ;
; 0.498  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 19.790     ;
; 0.499  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 19.789     ;
; 0.506  ; print:printer|v_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.316     ;
; 0.506  ; print:printer|v_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.196     ; 19.316     ;
; 0.526  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.208      ; 19.700     ;
; 0.535  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 19.726     ;
; 0.536  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.208      ; 19.690     ;
; 0.537  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 19.724     ;
; 0.544  ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 19.745     ;
; 0.544  ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.743     ;
; 0.545  ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.271      ; 19.744     ;
; 0.545  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 19.716     ;
; 0.547  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 19.714     ;
; 0.551  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.736     ;
; 0.552  ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.185      ; 19.651     ;
; 0.552  ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.185      ; 19.651     ;
; 0.552  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.735     ;
; 0.573  ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 19.651     ;
; 0.573  ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 19.651     ;
; 0.580  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.707     ;
; 0.581  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.706     ;
; 0.585  ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.702     ;
; 0.589  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 19.636     ;
; 0.590  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.697     ;
; 0.591  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.696     ;
; 0.595  ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 19.692     ;
; 0.598  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 19.662     ;
; 0.600  ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 19.660     ;
; 0.608  ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.185      ; 19.595     ;
; 0.608  ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.185      ; 19.595     ;
+--------+----------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.008 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.009      ; 3.019      ;
; 47.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.015      ; 2.999      ;
; 47.137 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.009     ; 2.872      ;
; 47.375 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.010      ; 2.653      ;
; 47.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.002      ; 2.588      ;
; 47.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.004     ; 2.560      ;
; 47.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.006     ; 2.552      ;
; 47.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.011     ; 2.439      ;
; 47.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.006     ; 2.434      ;
; 47.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.011     ; 2.406      ;
; 47.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.004      ; 2.383      ;
; 47.691 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.015     ; 2.312      ;
; 47.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.002     ; 2.277      ;
; 47.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.006     ; 2.246      ;
; 47.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.002      ; 2.185      ;
; 47.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.004      ; 2.028      ;
; 48.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.011     ; 1.645      ;
; 48.741 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                               ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.001     ; 1.276      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.026      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.026      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.888      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.888      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.834      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.697      ;
; 95.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.620      ;
; 95.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.620      ;
; 95.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.529      ;
; 95.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.529      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.467      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.467      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.467      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.467      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.467      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.467      ;
; 95.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.434      ;
; 95.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.434      ;
; 95.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.434      ;
; 95.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.434      ;
; 95.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.420      ;
; 95.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.420      ;
; 95.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.420      ;
; 95.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.420      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.419      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.419      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.419      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.419      ;
; 95.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.405      ;
; 95.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.405      ;
; 95.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.405      ;
; 95.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.405      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.338      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.330      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.330      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.330      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.330      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.330      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.330      ;
; 95.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.245      ;
; 95.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.245      ;
; 95.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.122      ;
; 95.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.122      ;
; 95.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.122      ;
; 95.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.122      ;
; 95.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.122      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.107      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.107      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.107      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                       ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.646 ; CLOCK_50                                                                                                                                                                                        ; SRAM_interface:sram_intf|state                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.217      ; -0.243     ;
; 0.403  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty   ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty   ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; SOC:system|SOC_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                              ; SOC:system|SOC_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; SOC:system|SOC_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                              ; SOC:system|SOC_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; SOC:system|SOC_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                               ; SOC:system|SOC_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; SOC:system|SOC_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                               ; SOC:system|SOC_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; SOC:system|SOC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                               ; SOC:system|SOC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; SOC:system|SOC_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                               ; SOC:system|SOC_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Flash_control:flash|curr_state.start                                                                                                                                                            ; Flash_control:flash|curr_state.start                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.404  ; audio_interface:audio|flag1                                                                                                                                                                     ; audio_interface:audio|flag1                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; sdram_buffer:queue|status                                                                                                                                                                       ; sdram_buffer:queue|status                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; audio_interface:audio|state.start                                                                                                                                                               ; audio_interface:audio|state.start                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; audio_interface:audio|state.initialize                                                                                                                                                          ; audio_interface:audio|state.initialize                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; audio_interface:audio|state.b_stop0                                                                                                                                                             ; audio_interface:audio|state.b_stop0                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; audio_interface:audio|state.b_end                                                                                                                                                               ; audio_interface:audio|state.b_end                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                            ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem_used[1]                                                                          ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem_used[1]                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                               ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                               ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0]                                                                                                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0]                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                               ; SOC:system|SOC_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Flash_control:flash|wholeData[15]                                                                                                                                                               ; Flash_control:flash|wholeData[15]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Flash_control:flash|wholeData[12]                                                                                                                                                               ; Flash_control:flash|wholeData[12]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Flash_control:flash|wholeData[14]                                                                                                                                                               ; Flash_control:flash|wholeData[14]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Flash_control:flash|wholeData[13]                                                                                                                                                               ; Flash_control:flash|wholeData[13]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Flash_control:flash|wholeData[11]                                                                                                                                                               ; Flash_control:flash|wholeData[11]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Flash_control:flash|wholeData[8]                                                                                                                                                                ; Flash_control:flash|wholeData[8]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Flash_control:flash|wholeData[9]                                                                                                                                                                ; Flash_control:flash|wholeData[9]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Flash_control:flash|wholeData[10]                                                                                                                                                               ; Flash_control:flash|wholeData[10]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|monitor_go             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|monitor_go             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.405  ; print:printer|v_counter[0]                                                                                                                                                                      ; print:printer|v_counter[0]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|v_counter[4]                                                                                                                                                                      ; print:printer|v_counter[4]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|v_counter[9]                                                                                                                                                                      ; print:printer|v_counter[9]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|v_counter[1]                                                                                                                                                                      ; print:printer|v_counter[1]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|v_counter[3]                                                                                                                                                                      ; print:printer|v_counter[3]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|v_counter[5]                                                                                                                                                                      ; print:printer|v_counter[5]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|v_counter[8]                                                                                                                                                                      ; print:printer|v_counter[8]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[9]                                                                                                                                                                      ; print:printer|h_counter[9]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[7]                                                                                                                                                                      ; print:printer|h_counter[7]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[8]                                                                                                                                                                      ; print:printer|h_counter[8]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[6]                                                                                                                                                                      ; print:printer|h_counter[6]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[5]                                                                                                                                                                      ; print:printer|h_counter[5]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[4]                                                                                                                                                                      ; print:printer|h_counter[4]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[3]                                                                                                                                                                      ; print:printer|h_counter[3]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[2]                                                                                                                                                                      ; print:printer|h_counter[2]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[1]                                                                                                                                                                      ; print:printer|h_counter[1]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; print:printer|h_counter[0]                                                                                                                                                                      ; print:printer|h_counter[0]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; sdram_buffer:queue|full_state                                                                                                                                                                   ; sdram_buffer:queue|full_state                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                        ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                          ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                         ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                     ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                   ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                            ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; VGA_controller:vga0|v_counter[2]                                                                                                                                                                ; VGA_controller:vga0|v_counter[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; VGA_controller:vga0|v_counter[4]                                                                                                                                                                ; VGA_controller:vga0|v_counter[4]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; VGA_controller:vga0|v_counter[1]                                                                                                                                                                ; VGA_controller:vga0|v_counter[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 0.669      ;
; 0.406  ; print:printer|state.normal                                                                                                                                                                      ; print:printer|state.normal                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; print:printer|state.reset                                                                                                                                                                       ; print:printer|state.reset                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; print:printer|state.initialization                                                                                                                                                              ; print:printer|state.initialization                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; print:printer|counter[2]                                                                                                                                                                        ; print:printer|counter[2]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; print:printer|counter[1]                                                                                                                                                                        ; print:printer|counter[1]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; print:printer|counter[0]                                                                                                                                                                        ; print:printer|counter[0]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|monitor_error          ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|monitor_error          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; VGA_controller:vga0|v_counter[0]                                                                                                                                                                ; VGA_controller:vga0|v_counter[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; VGA_controller:vga0|v_counter[8]                                                                                                                                                                ; VGA_controller:vga0|v_counter[8]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; VGA_controller:vga0|v_counter[7]                                                                                                                                                                ; VGA_controller:vga0|v_counter[7]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; VGA_controller:vga0|v_counter[6]                                                                                                                                                                ; VGA_controller:vga0|v_counter[6]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; VGA_controller:vga0|v_counter[5]                                                                                                                                                                ; VGA_controller:vga0|v_counter[5]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                                                                             ; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|active_cs_n                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|active_cs_n                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|ack_refresh_request                                                                                                                                                  ; SOC:system|SOC_sdram:sdram|ack_refresh_request                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|m_next.010000000                                                                                                                                                     ; SOC:system|SOC_sdram:sdram|m_next.010000000                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|m_state.100000000                                                                                                                                                    ; SOC:system|SOC_sdram:sdram|m_state.100000000                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[0]                                                                                             ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[1]                                                                                             ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[1]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|m_state.000100000                                                                                                                                                    ; SOC:system|SOC_sdram:sdram|m_state.000100000                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|rd_address                                                                                             ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|rd_address                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|wr_address                                                                                             ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|wr_address                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                                                                             ; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                                                                             ; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|refresh_request                                                                                                                                                      ; SOC:system|SOC_sdram:sdram|refresh_request                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                                                                             ; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|init_done                                                                                                                                                            ; SOC:system|SOC_sdram:sdram|init_done                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|i_next.101                                                                                                                                                           ; SOC:system|SOC_sdram:sdram|i_next.101                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; SOC:system|SOC_sdram:sdram|i_state.101                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|i_state.101                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 0.669      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.413 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.696      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.701      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.717      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.718      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.455 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.719      ;
; 0.456 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.721      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.462 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.727      ;
; 0.467 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.731      ;
; 0.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.740      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.767      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.823      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.823      ;
; 0.562 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.565 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.830      ;
; 0.575 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.577 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.577 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.577 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
; 0.582 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.848      ;
; 0.584 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.866      ;
; 0.586 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.852      ;
; 0.587 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.869      ;
; 0.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.853      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.856      ;
; 0.595 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.862      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.869      ;
; 0.605 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.868      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.870      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.873      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.885      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.887      ;
; 0.623 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.624 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.889      ;
; 0.626 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.890      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.905      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.906      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.673 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|bck0                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.264     ; 4.081      ;
; 12.691 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[3]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.262     ; 4.065      ;
; 12.691 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[2]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.262     ; 4.065      ;
; 12.691 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.262     ; 4.065      ;
; 12.691 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.262     ; 4.065      ;
; 12.691 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|dack1                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.262     ; 4.065      ;
; 12.691 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|dack0                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.262     ; 4.065      ;
; 12.691 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|bck1                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.262     ; 4.065      ;
; 12.717 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[19]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.260     ; 4.041      ;
; 12.717 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.260     ; 4.041      ;
; 12.717 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[17]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.260     ; 4.041      ;
; 12.717 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[18]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.260     ; 4.041      ;
; 12.717 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[23]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.260     ; 4.041      ;
; 12.717 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[20]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.260     ; 4.041      ;
; 12.717 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[22]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.260     ; 4.041      ;
; 12.717 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[21]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.260     ; 4.041      ;
; 12.838 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[15]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.248     ; 3.932      ;
; 12.838 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[12]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.248     ; 3.932      ;
; 12.838 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[14]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.248     ; 3.932      ;
; 12.838 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[13]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.248     ; 3.932      ;
; 12.838 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[11]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.248     ; 3.932      ;
; 12.838 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[24]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.248     ; 3.932      ;
; 12.838 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[25]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.248     ; 3.932      ;
; 12.838 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[10]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.248     ; 3.932      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b2                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b1                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b0                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.start                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d0                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a_ack                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a7                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a2                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a1                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a0                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b_ack                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b7                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b6                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b5                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b4                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.445 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b3                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.266     ; 3.307      ;
; 13.448 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_writedata[21]                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.452      ;
; 13.448 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_writedata[18]                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.452      ;
; 13.448 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.452      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d_ack                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d7                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d6                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d5                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d4                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d3                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d2                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d1                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a6                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a5                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a4                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.509 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a3                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.267     ; 3.242      ;
; 13.568 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_addr[3]                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 6.246      ;
; 13.592 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|za_data[18]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.204     ; 6.099      ;
; 13.649 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 6.545      ;
; 13.649 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 6.545      ;
; 13.649 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 6.545      ;
; 13.649 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 6.545      ;
; 13.649 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 6.545      ;
; 13.649 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 6.545      ;
; 13.649 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 6.545      ;
; 13.649 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 6.545      ;
; 13.803 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.initialize                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.265     ; 2.950      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator|av_readdata_pre[1]                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.074      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[1]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.085      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.085      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[3]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.085      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[4]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.085      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[5]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.085      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.086      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.086      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[2]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.086      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[3]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.086      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.089      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.089      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.089      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[17]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.089      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.086      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[2]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.086      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.086      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.088      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.087      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.086      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.088      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.087      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.087      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.087      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.087      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.088      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.085      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.085      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.088      ;
; 13.812 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.085      ;
; 13.813 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 6.069      ;
; 13.813 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 6.069      ;
; 13.813 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|packet_in_progress                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 6.069      ;
; 13.814 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 6.067      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.013      ; 2.279      ;
; 47.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.013      ; 2.279      ;
; 48.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.011     ; 1.608      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.234      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.234      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.234      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.234      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.234      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.234      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.234      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.234      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.234      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.909      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.657      ;
; 97.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.279      ;
; 97.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.279      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.970      ;
; 98.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.812      ;
; 98.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.812      ;
; 98.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.812      ;
; 98.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.812      ;
; 98.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.812      ;
; 98.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.812      ;
; 98.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.787      ;
; 98.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.751      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.745      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.745      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.745      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.649      ;
; 98.532 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.407      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.002  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.267      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.501      ;
; 1.372  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.641      ;
; 1.372  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.641      ;
; 1.372  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.641      ;
; 1.373  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.647      ;
; 1.373  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.647      ;
; 1.373  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.647      ;
; 1.402  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.669      ;
; 1.402  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.669      ;
; 1.402  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.669      ;
; 1.402  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.669      ;
; 1.425  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.696      ;
; 1.425  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.696      ;
; 1.425  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.696      ;
; 1.425  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.696      ;
; 1.425  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.696      ;
; 1.425  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.696      ;
; 1.551  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.824      ;
; 1.875  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.162      ;
; 1.875  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.162      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.244  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.523      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.776      ;
; 2.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.103      ;
; 2.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.103      ;
; 2.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.103      ;
; 2.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.103      ;
; 2.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.103      ;
; 2.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.103      ;
; 2.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.103      ;
; 2.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.103      ;
; 2.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.103      ;
; 51.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.148      ; 1.476      ;
; 51.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.172      ; 2.162      ;
; 51.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.172      ; 2.162      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.051 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_next.000000001                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 1.315      ;
; 1.051 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 1.315      ;
; 1.051 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 1.315      ;
; 1.051 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 1.315      ;
; 1.051 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|rd_valid[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 1.315      ;
; 1.266 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000000001                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 1.527      ;
; 1.266 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_next.000001000                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 1.527      ;
; 1.266 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_count[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 1.527      ;
; 1.266 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_count[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 1.527      ;
; 1.266 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_next.010000000                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 1.527      ;
; 1.266 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000000100                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 1.527      ;
; 1.266 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.010000000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 1.527      ;
; 1.574 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 1.836      ;
; 1.574 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 1.836      ;
; 1.574 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 1.836      ;
; 1.574 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.101                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 1.836      ;
; 1.574 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.101                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 1.836      ;
; 1.574 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.000                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 1.836      ;
; 1.574 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.000                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 1.836      ;
; 1.574 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.001                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 1.836      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[13]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[0]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[3]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[4]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[5]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[6]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[9]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[10]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[11]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.577 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[12]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.826      ;
; 1.586 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.842      ;
; 1.586 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000000010                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.842      ;
; 1.586 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|ack_refresh_request                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.842      ;
; 1.586 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_request                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.842      ;
; 1.586 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|init_done                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.842      ;
; 1.816 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.111                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.076      ;
; 1.816 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.010                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.076      ;
; 1.816 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_count[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.076      ;
; 1.816 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_count[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.076      ;
; 1.816 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_count[2]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.076      ;
; 1.816 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.011                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.076      ;
; 1.816 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.111                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.076      ;
; 1.816 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.010                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 2.076      ;
; 2.168 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.100000000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.420      ;
; 2.168 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[0]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.420      ;
; 2.168 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[1]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.420      ;
; 2.168 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|rd_address                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.420      ;
; 2.175 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.001000000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.434      ;
; 2.175 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|f_pop                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.434      ;
; 2.175 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000001000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.434      ;
; 2.175 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000100000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.434      ;
; 2.194 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[8]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.441      ;
; 2.194 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[7]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.441      ;
; 2.194 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[2]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.441      ;
; 2.194 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[1]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.441      ;
; 2.839 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.083      ;
; 2.839 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[11]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.083      ;
; 2.839 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[12]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.083      ;
; 2.839 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[13]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.083      ;
; 2.839 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[14]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.083      ;
; 2.839 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.083      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 3.054      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 3.054      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 3.054      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 3.063      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 3.063      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 3.063      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 3.061      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 3.063      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 3.054      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 3.054      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 3.054      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_cs:otg_hpi_r|data_out                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 3.071      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 3.063      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 3.063      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 3.063      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_cs:otg_hpi_cs|data_out                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 3.071      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 3.063      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 3.063      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 3.061      ;
; 2.840 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 3.061      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[12]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.081      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.081      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 3.060      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 3.060      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 3.060      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 3.060      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[6]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[7]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.841 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[9]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.097      ;
; 2.842 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[30]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.085      ;
; 2.842 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[7]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.090      ;
; 2.842 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[23]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.075      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a104~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a104~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a110~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a110~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a115~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a115~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a142~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a142~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a144~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a144~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a172~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a172~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a174~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a174~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a179~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a179~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a192~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a192~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a194~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a194~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a195~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a195~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                      ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a205~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a205~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a206~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a206~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a209~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a209~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a212~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a212~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a231~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a231~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a237~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a237~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a243~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a243~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a244~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a244~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a245~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a245~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a249~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a249~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a251~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a251~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a252~porta_address_reg0                                                                                              ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a252~porta_we_reg                                                                                                    ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a35~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a35~porta_we_reg                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a52~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a52~porta_we_reg                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a69~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a69~porta_we_reg                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a77~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a77~porta_we_reg                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a87~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a87~porta_we_reg                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a93~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a93~porta_we_reg                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a97~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a97~porta_we_reg                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a98~porta_address_reg0                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a98~porta_we_reg                                                                                                     ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7jg1:auto_generated|ram_block1a0~portb_address_reg0                               ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                               ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                     ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a125~porta_address_reg0                                                                                              ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a125~porta_we_reg                                                                                                    ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a126~porta_address_reg0                                                                                              ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a126~porta_we_reg                                                                                                    ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a149~porta_address_reg0                                                                                              ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a149~porta_we_reg                                                                                                    ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a162~porta_address_reg0                                                                                              ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a162~porta_we_reg                                                                                                    ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a173~porta_address_reg0                                                                                              ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a173~porta_we_reg                                                                                                    ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a185~porta_address_reg0                                                                                              ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a185~porta_we_reg                                                                                                    ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a196~porta_address_reg0                                                                                              ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a196~porta_we_reg                                                                                                    ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a217~porta_address_reg0                                                                                              ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a217~porta_we_reg                                                                                                    ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                      ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a88~porta_address_reg0                                                                                               ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a88~porta_we_reg                                                                                                     ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a91~porta_address_reg0                                                                                               ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a91~porta_we_reg                                                                                                     ;
; 9.550 ; 9.785        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.550 ; 9.785        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7jg1:auto_generated|ram_block1a0~porta_address_reg0                               ;
; 9.550 ; 9.785        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7jg1:auto_generated|ram_block1a0~porta_we_reg                                     ;
; 9.550 ; 9.785        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a104~porta_bytena_reg0                                                                                               ;
; 9.550 ; 9.785        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a104~porta_datain_reg0                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                               ;
; 49.773 ; 49.961       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ;
; 49.773 ; 49.961       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ;
; 49.773 ; 49.961       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ;
; 49.773 ; 49.961       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ;
; 49.773 ; 49.961       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ;
; 49.773 ; 49.961       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ;
; 49.773 ; 49.961       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ;
; 49.773 ; 49.961       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ;
; 49.773 ; 49.961       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                              ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                              ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                              ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                              ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                     ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                           ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                           ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                           ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                           ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                           ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ;
; 49.774 ; 49.962       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                           ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                   ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                   ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                   ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                     ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                     ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                     ;
; 49.775 ; 49.963       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.561 ; 1.880 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.097 ; 6.167 ; Rise       ; altera_reserved_tck ;
; AUD_BCLK            ; main_clk_50         ; 6.616 ; 7.184 ; Rise       ; main_clk_50         ;
; AUD_DACLRCK         ; main_clk_50         ; 6.464 ; 7.048 ; Rise       ; main_clk_50         ;
; CLOCK_50            ; main_clk_50         ; 0.499 ; 0.633 ; Rise       ; main_clk_50         ;
; DRAM_DQ[*]          ; main_clk_50         ; 3.819 ; 4.315 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[16]        ; main_clk_50         ; 3.778 ; 4.274 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[17]        ; main_clk_50         ; 3.788 ; 4.284 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[18]        ; main_clk_50         ; 3.793 ; 4.289 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[19]        ; main_clk_50         ; 3.801 ; 4.297 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[20]        ; main_clk_50         ; 3.791 ; 4.287 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[21]        ; main_clk_50         ; 3.819 ; 4.315 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[22]        ; main_clk_50         ; 3.788 ; 4.284 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[23]        ; main_clk_50         ; 3.774 ; 4.270 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[24]        ; main_clk_50         ; 3.769 ; 4.265 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[25]        ; main_clk_50         ; 3.744 ; 4.240 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[26]        ; main_clk_50         ; 3.774 ; 4.270 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[27]        ; main_clk_50         ; 3.774 ; 4.270 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[28]        ; main_clk_50         ; 3.755 ; 4.251 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[29]        ; main_clk_50         ; 3.755 ; 4.251 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[30]        ; main_clk_50         ; 3.785 ; 4.281 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[31]        ; main_clk_50         ; 3.799 ; 4.295 ; Rise       ; main_clk_50         ;
; FL_DQ[*]            ; main_clk_50         ; 4.321 ; 4.699 ; Rise       ; main_clk_50         ;
;  FL_DQ[0]           ; main_clk_50         ; 4.002 ; 4.447 ; Rise       ; main_clk_50         ;
;  FL_DQ[1]           ; main_clk_50         ; 4.321 ; 4.699 ; Rise       ; main_clk_50         ;
;  FL_DQ[2]           ; main_clk_50         ; 4.039 ; 4.429 ; Rise       ; main_clk_50         ;
;  FL_DQ[3]           ; main_clk_50         ; 4.009 ; 4.403 ; Rise       ; main_clk_50         ;
;  FL_DQ[4]           ; main_clk_50         ; 3.766 ; 4.168 ; Rise       ; main_clk_50         ;
;  FL_DQ[5]           ; main_clk_50         ; 3.528 ; 3.960 ; Rise       ; main_clk_50         ;
;  FL_DQ[6]           ; main_clk_50         ; 3.788 ; 4.272 ; Rise       ; main_clk_50         ;
;  FL_DQ[7]           ; main_clk_50         ; 3.763 ; 4.175 ; Rise       ; main_clk_50         ;
; KEY[*]              ; main_clk_50         ; 3.126 ; 3.607 ; Rise       ; main_clk_50         ;
;  KEY[1]             ; main_clk_50         ; 3.126 ; 3.607 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]         ; main_clk_50         ; 5.272 ; 5.696 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; 4.770 ; 5.196 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; 4.708 ; 5.136 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; 5.087 ; 5.503 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; 4.675 ; 5.094 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; 5.126 ; 5.562 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; 4.718 ; 5.143 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; 4.753 ; 5.180 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; 5.272 ; 5.696 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; 5.130 ; 5.606 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; 5.075 ; 5.502 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; 4.632 ; 5.021 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; 4.742 ; 5.166 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; 5.202 ; 5.672 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; 4.915 ; 5.359 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; 5.222 ; 5.694 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; 5.026 ; 5.488 ; Rise       ; main_clk_50         ;
; SRAM_DQ[*]          ; main_clk_50         ; 7.662 ; 8.363 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[0]         ; main_clk_50         ; 7.242 ; 7.920 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[1]         ; main_clk_50         ; 7.662 ; 8.363 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[2]         ; main_clk_50         ; 7.357 ; 8.043 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[3]         ; main_clk_50         ; 7.489 ; 8.207 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[4]         ; main_clk_50         ; 7.071 ; 7.786 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[5]         ; main_clk_50         ; 7.159 ; 7.867 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[6]         ; main_clk_50         ; 7.036 ; 7.737 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[7]         ; main_clk_50         ; 7.379 ; 8.056 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[8]         ; main_clk_50         ; 3.906 ; 4.327 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[9]         ; main_clk_50         ; 3.914 ; 4.334 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[10]        ; main_clk_50         ; 3.933 ; 4.354 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[11]        ; main_clk_50         ; 3.924 ; 4.344 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[12]        ; main_clk_50         ; 3.880 ; 4.299 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[13]        ; main_clk_50         ; 4.143 ; 4.564 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[14]        ; main_clk_50         ; 4.113 ; 4.540 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[15]        ; main_clk_50         ; 4.152 ; 4.578 ; Rise       ; main_clk_50         ;
; SW[*]               ; main_clk_50         ; 7.252 ; 7.737 ; Rise       ; main_clk_50         ;
;  SW[2]              ; main_clk_50         ; 7.252 ; 7.737 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.451  ; 2.276  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.094  ; 0.023  ; Rise       ; altera_reserved_tck ;
; AUD_BCLK            ; main_clk_50         ; -5.730 ; -6.278 ; Rise       ; main_clk_50         ;
; AUD_DACLRCK         ; main_clk_50         ; -5.568 ; -6.123 ; Rise       ; main_clk_50         ;
; CLOCK_50            ; main_clk_50         ; 0.646  ; 0.503  ; Rise       ; main_clk_50         ;
; DRAM_DQ[*]          ; main_clk_50         ; -3.013 ; -3.497 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[16]        ; main_clk_50         ; -3.048 ; -3.532 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[17]        ; main_clk_50         ; -3.059 ; -3.543 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[18]        ; main_clk_50         ; -3.064 ; -3.548 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[19]        ; main_clk_50         ; -3.072 ; -3.556 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[20]        ; main_clk_50         ; -3.062 ; -3.546 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[21]        ; main_clk_50         ; -3.091 ; -3.575 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[22]        ; main_clk_50         ; -3.058 ; -3.542 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[23]        ; main_clk_50         ; -3.045 ; -3.529 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[24]        ; main_clk_50         ; -3.039 ; -3.523 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[25]        ; main_clk_50         ; -3.013 ; -3.497 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[26]        ; main_clk_50         ; -3.043 ; -3.527 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[27]        ; main_clk_50         ; -3.043 ; -3.527 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[28]        ; main_clk_50         ; -3.025 ; -3.509 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[29]        ; main_clk_50         ; -3.025 ; -3.509 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[30]        ; main_clk_50         ; -3.055 ; -3.539 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[31]        ; main_clk_50         ; -3.069 ; -3.553 ; Rise       ; main_clk_50         ;
; FL_DQ[*]            ; main_clk_50         ; -2.685 ; -3.099 ; Rise       ; main_clk_50         ;
;  FL_DQ[0]           ; main_clk_50         ; -3.142 ; -3.569 ; Rise       ; main_clk_50         ;
;  FL_DQ[1]           ; main_clk_50         ; -3.444 ; -3.807 ; Rise       ; main_clk_50         ;
;  FL_DQ[2]           ; main_clk_50         ; -3.177 ; -3.550 ; Rise       ; main_clk_50         ;
;  FL_DQ[3]           ; main_clk_50         ; -3.146 ; -3.524 ; Rise       ; main_clk_50         ;
;  FL_DQ[4]           ; main_clk_50         ; -2.913 ; -3.299 ; Rise       ; main_clk_50         ;
;  FL_DQ[5]           ; main_clk_50         ; -2.685 ; -3.099 ; Rise       ; main_clk_50         ;
;  FL_DQ[6]           ; main_clk_50         ; -2.786 ; -3.229 ; Rise       ; main_clk_50         ;
;  FL_DQ[7]           ; main_clk_50         ; -2.912 ; -3.306 ; Rise       ; main_clk_50         ;
; KEY[*]              ; main_clk_50         ; -2.601 ; -3.073 ; Rise       ; main_clk_50         ;
;  KEY[1]             ; main_clk_50         ; -2.601 ; -3.073 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]         ; main_clk_50         ; -3.829 ; -4.206 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; -3.960 ; -4.373 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; -3.899 ; -4.313 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; -4.265 ; -4.668 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; -3.869 ; -4.274 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; -4.300 ; -4.722 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; -3.910 ; -4.322 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; -3.942 ; -4.356 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; -4.442 ; -4.853 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; -4.304 ; -4.764 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; -4.253 ; -4.667 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; -3.829 ; -4.206 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; -3.935 ; -4.346 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; -4.374 ; -4.829 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; -4.101 ; -4.531 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; -4.395 ; -4.852 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; -4.205 ; -4.651 ; Rise       ; main_clk_50         ;
; SRAM_DQ[*]          ; main_clk_50         ; -3.086 ; -3.483 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[0]         ; main_clk_50         ; -6.312 ; -6.963 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[1]         ; main_clk_50         ; -6.728 ; -7.410 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[2]         ; main_clk_50         ; -6.437 ; -7.104 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[3]         ; main_clk_50         ; -6.564 ; -7.262 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[4]         ; main_clk_50         ; -6.146 ; -6.832 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[5]         ; main_clk_50         ; -6.247 ; -6.935 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[6]         ; main_clk_50         ; -6.114 ; -6.787 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[7]         ; main_clk_50         ; -6.457 ; -7.116 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[8]         ; main_clk_50         ; -3.114 ; -3.512 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[9]         ; main_clk_50         ; -3.121 ; -3.518 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[10]        ; main_clk_50         ; -3.142 ; -3.541 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[11]        ; main_clk_50         ; -3.133 ; -3.531 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[12]        ; main_clk_50         ; -3.086 ; -3.483 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[13]        ; main_clk_50         ; -3.332 ; -3.736 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[14]        ; main_clk_50         ; -3.304 ; -3.713 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[15]        ; main_clk_50         ; -3.340 ; -3.749 ; Rise       ; main_clk_50         ;
; SW[*]               ; main_clk_50         ; -4.487 ; -4.961 ; Rise       ; main_clk_50         ;
;  SW[2]              ; main_clk_50         ; -4.487 ; -4.961 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 10.490 ; 10.533 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 7.222  ; 7.064  ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 4.102  ; 3.871  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 4.079  ; 3.848  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 4.035  ; 3.804  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.883  ; 3.658  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 4.102  ; 3.871  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 4.045  ; 3.814  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 4.049  ; 3.818  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.908  ; 3.683  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.932  ; 3.707  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 4.053  ; 3.822  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 4.047  ; 3.816  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.944  ; 3.719  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 4.075  ; 3.844  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 4.059  ; 3.828  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 4.079  ; 3.848  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.893  ; 3.668  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 4.079  ; 3.848  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 4.052  ; 3.821  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.640  ; 0.741  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 4.099  ; 3.868  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 4.130  ; 3.899  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 4.057  ; 3.826  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 4.113  ; 3.882  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 4.130  ; 3.899  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 4.085  ; 3.854  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 4.095  ; 3.864  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 4.129  ; 3.898  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 4.066  ; 3.835  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 4.057  ; 3.826  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 4.048  ; 3.817  ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 8.435  ; 7.988  ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 5.232  ; 5.087  ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 5.793  ; 5.694  ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 4.886  ; 4.774  ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 5.082  ; 4.953  ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 4.878  ; 4.767  ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 4.866  ; 4.758  ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 4.909  ; 4.798  ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 7.281  ; 6.840  ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 5.037  ; 4.912  ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 5.096  ; 4.963  ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 5.575  ; 5.470  ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 5.536  ; 5.441  ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 6.458  ; 6.318  ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 5.923  ; 5.855  ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 6.086  ; 5.987  ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 8.435  ; 7.988  ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 5.753  ; 5.648  ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 5.180  ; 5.041  ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 4.868  ; 4.742  ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 4.829  ; 4.703  ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 5.653  ; 5.511  ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 7.106  ; 6.920  ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 4.939  ; 4.815  ; Rise       ; main_clk_50     ;
; FL_CE_N        ; main_clk_50 ; 6.679  ; 6.890  ; Rise       ; main_clk_50     ;
; FL_OE_N        ; main_clk_50 ; 6.507  ; 6.714  ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 8.325  ; 8.330  ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 7.860  ; 7.833  ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 8.325  ; 8.330  ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 7.530  ; 7.505  ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 6.498  ; 6.407  ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 6.017  ; 5.955  ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 8.274  ; 8.290  ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 6.557  ; 6.630  ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 8.227  ; 8.245  ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 5.755  ; 5.691  ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 6.825  ; 6.773  ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 7.163  ; 7.130  ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 6.868  ; 6.801  ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 7.352  ; 7.292  ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 8.142  ; 8.245  ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 8.227  ; 8.165  ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 11.448 ; 11.518 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 11.098 ; 11.018 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 10.876 ; 10.443 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 11.234 ; 11.165 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 11.219 ; 11.161 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 11.207 ; 11.149 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 11.222 ; 11.162 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 11.448 ; 11.518 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 13.778 ; 13.661 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 12.878 ; 12.789 ; Rise       ; main_clk_50     ;
;  HEX3[1]       ; main_clk_50 ; 13.778 ; 13.661 ; Rise       ; main_clk_50     ;
;  HEX3[2]       ; main_clk_50 ; 12.345 ; 12.797 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 11.748 ; 11.626 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 11.513 ; 10.961 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 11.508 ; 10.955 ; Rise       ; main_clk_50     ;
;  HEX3[6]       ; main_clk_50 ; 11.364 ; 11.476 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 5.673  ; 5.571  ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 8.453  ; 8.379  ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 7.616  ; 7.247  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 7.616  ; 7.247  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 3.902  ; 3.804  ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 5.225  ; 5.175  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 4.856  ; 4.786  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 4.458  ; 4.350  ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 4.504  ; 4.402  ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 4.459  ; 4.367  ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 4.435  ; 4.341  ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 4.766  ; 4.663  ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 4.565  ; 4.486  ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 4.250  ; 4.171  ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 4.705  ; 4.633  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 4.769  ; 4.696  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 4.844  ; 4.765  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 4.291  ; 4.213  ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 4.563  ; 4.462  ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 4.650  ; 4.604  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 4.850  ; 4.745  ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 4.814  ; 4.742  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 4.856  ; 4.786  ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 5.582  ; 5.526  ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 4.288  ; 4.192  ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 14.908 ; 14.424 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 11.130 ; 11.208 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 11.473 ; 11.572 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 11.854 ; 11.937 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 11.548 ; 11.518 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 11.888 ; 11.953 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 11.689 ; 11.744 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 11.838 ; 11.928 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 11.659 ; 11.737 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 11.641 ; 11.671 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 14.043 ; 13.803 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 11.008 ; 11.079 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 11.669 ; 11.714 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 13.122 ; 12.874 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 11.352 ; 11.414 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 11.331 ; 11.341 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 14.908 ; 14.424 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 13.053 ; 12.885 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 13.716 ; 13.490 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 12.113 ; 11.948 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 6.552  ; 6.953  ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]     ; main_clk_50 ; 6.408  ; 6.269  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]    ; main_clk_50 ; 5.983  ; 5.851  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]    ; main_clk_50 ; 6.408  ; 6.269  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]    ; main_clk_50 ; 5.827  ; 5.721  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]    ; main_clk_50 ; 6.030  ; 6.013  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]    ; main_clk_50 ; 5.482  ; 5.415  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]    ; main_clk_50 ; 5.216  ; 5.144  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]    ; main_clk_50 ; 5.548  ; 5.471  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]    ; main_clk_50 ; 5.725  ; 5.582  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]    ; main_clk_50 ; 4.937  ; 4.869  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]    ; main_clk_50 ; 5.120  ; 5.006  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]   ; main_clk_50 ; 5.410  ; 5.292  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]   ; main_clk_50 ; 5.294  ; 5.231  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]   ; main_clk_50 ; 5.941  ; 5.937  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]   ; main_clk_50 ; 5.453  ; 5.379  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]   ; main_clk_50 ; 5.131  ; 5.058  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]   ; main_clk_50 ; 5.558  ; 5.481  ; Rise       ; main_clk_50     ;
; SRAM_OE_N      ; main_clk_50 ; 6.989  ; 6.854  ; Rise       ; main_clk_50     ;
; SRAM_WE_N      ; main_clk_50 ; 6.299  ; 6.501  ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 9.844  ; 9.717  ; Rise       ; main_clk_50     ;
;  VGA_B[0]      ; main_clk_50 ; 8.349  ; 8.157  ; Rise       ; main_clk_50     ;
;  VGA_B[1]      ; main_clk_50 ; 8.908  ; 8.679  ; Rise       ; main_clk_50     ;
;  VGA_B[2]      ; main_clk_50 ; 6.231  ; 6.232  ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 5.901  ; 5.927  ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 8.410  ; 8.381  ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 8.133  ; 7.929  ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 9.844  ; 9.717  ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 7.848  ; 7.816  ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 6.428  ; 6.529  ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.778  ; 2.809  ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 8.993  ; 8.948  ; Rise       ; main_clk_50     ;
;  VGA_G[0]      ; main_clk_50 ; 8.993  ; 8.948  ; Rise       ; main_clk_50     ;
;  VGA_G[1]      ; main_clk_50 ; 7.028  ; 7.091  ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 7.855  ; 7.966  ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 6.897  ; 6.979  ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 6.704  ; 6.779  ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 7.208  ; 7.192  ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 6.164  ; 6.271  ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 6.471  ; 6.469  ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 6.370  ; 6.412  ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 8.161  ; 8.167  ; Rise       ; main_clk_50     ;
;  VGA_R[0]      ; main_clk_50 ; 7.549  ; 7.540  ; Rise       ; main_clk_50     ;
;  VGA_R[1]      ; main_clk_50 ; 6.112  ; 6.203  ; Rise       ; main_clk_50     ;
;  VGA_R[2]      ; main_clk_50 ; 7.909  ; 7.919  ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 6.839  ; 6.986  ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 7.362  ; 7.499  ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 8.161  ; 8.167  ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 7.184  ; 7.242  ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 6.478  ; 6.567  ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 8.867  ; 8.686  ; Rise       ; main_clk_50     ;
; VGA_test       ; main_clk_50 ; 6.803  ; 6.785  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.640  ; 0.741  ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.778  ; 2.809  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 7.935 ; 7.929 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 6.491 ; 6.336 ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 3.366 ; 3.148 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.560 ; 3.336 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.517 ; 3.293 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.366 ; 3.148 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.584 ; 3.360 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.527 ; 3.303 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.531 ; 3.307 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.390 ; 3.172 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.414 ; 3.196 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.535 ; 3.311 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.529 ; 3.305 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.425 ; 3.207 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.556 ; 3.332 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.541 ; 3.317 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.376 ; 3.158 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.376 ; 3.158 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.559 ; 3.335 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.535 ; 3.311 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.182 ; 0.280 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.579 ; 3.355 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.539 ; 3.315 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.539 ; 3.315 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.594 ; 3.370 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.611 ; 3.387 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.566 ; 3.342 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.576 ; 3.352 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.611 ; 3.387 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.547 ; 3.323 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.539 ; 3.315 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.531 ; 3.307 ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 4.193 ; 4.067 ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 4.581 ; 4.437 ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 5.118 ; 5.020 ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 4.246 ; 4.134 ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 4.433 ; 4.306 ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 4.238 ; 4.127 ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 4.227 ; 4.119 ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 4.268 ; 4.157 ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 6.630 ; 6.190 ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 4.391 ; 4.267 ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 4.448 ; 4.317 ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 4.909 ; 4.804 ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 4.872 ; 4.776 ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 5.756 ; 5.617 ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 5.243 ; 5.174 ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 5.399 ; 5.299 ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 7.738 ; 7.292 ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 5.080 ; 4.975 ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 4.531 ; 4.393 ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 4.229 ; 4.104 ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 4.193 ; 4.067 ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 4.984 ; 4.843 ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 6.377 ; 6.194 ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 4.299 ; 4.176 ; Rise       ; main_clk_50     ;
; FL_CE_N        ; main_clk_50 ; 5.965 ; 6.172 ; Rise       ; main_clk_50     ;
; FL_OE_N        ; main_clk_50 ; 5.800 ; 6.003 ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 4.509 ; 4.412 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 6.632 ; 6.611 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 7.132 ; 7.150 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 6.315 ; 6.391 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 4.509 ; 4.412 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 4.926 ; 4.803 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 7.099 ; 7.104 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 5.382 ; 5.444 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 4.509 ; 4.452 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 4.509 ; 4.452 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 5.553 ; 5.476 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 5.896 ; 5.833 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 5.575 ; 5.517 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 6.047 ; 6.026 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 6.897 ; 6.998 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 6.946 ; 6.892 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 6.816 ; 6.764 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 7.029 ; 6.948 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 6.816 ; 6.764 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 7.158 ; 7.244 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 7.144 ; 7.086 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 7.255 ; 7.075 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 7.146 ; 7.089 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 7.364 ; 7.431 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 6.076 ; 6.107 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 7.529 ; 7.443 ; Rise       ; main_clk_50     ;
;  HEX3[1]       ; main_clk_50 ; 8.389 ; 8.415 ; Rise       ; main_clk_50     ;
;  HEX3[2]       ; main_clk_50 ; 7.529 ; 7.509 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 6.444 ; 6.325 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 6.222 ; 6.111 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 6.219 ; 6.107 ; Rise       ; main_clk_50     ;
;  HEX3[6]       ; main_clk_50 ; 6.076 ; 6.188 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 4.724 ; 4.576 ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 5.257 ; 5.073 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 3.303 ; 3.205 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 6.945 ; 6.575 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 3.303 ; 3.205 ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 4.574 ; 4.522 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 3.636 ; 3.556 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 3.836 ; 3.728 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 3.880 ; 3.778 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 3.839 ; 3.746 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 3.814 ; 3.720 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 4.132 ; 4.029 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 3.939 ; 3.859 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 3.636 ; 3.556 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 4.067 ; 3.995 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 4.135 ; 4.061 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 4.208 ; 4.128 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 3.678 ; 3.599 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 3.940 ; 3.838 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 4.022 ; 3.974 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 4.216 ; 4.110 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 4.179 ; 4.106 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 4.220 ; 4.149 ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 4.917 ; 4.859 ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 3.675 ; 3.578 ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 5.218 ; 5.124 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 5.218 ; 5.124 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 5.488 ; 5.339 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 5.631 ; 5.518 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 5.821 ; 5.648 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 5.499 ; 5.373 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 6.047 ; 5.892 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 6.007 ; 5.857 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 5.892 ; 5.754 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 5.948 ; 5.768 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 8.423 ; 8.003 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 5.515 ; 5.369 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 6.380 ; 6.274 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 7.616 ; 7.180 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 5.931 ; 5.785 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 5.784 ; 5.620 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 9.348 ; 8.911 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 7.511 ; 7.327 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 5.705 ; 5.518 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 5.977 ; 5.827 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 5.763 ; 6.224 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]     ; main_clk_50 ; 4.298 ; 4.229 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]    ; main_clk_50 ; 5.302 ; 5.172 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]    ; main_clk_50 ; 5.709 ; 5.572 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]    ; main_clk_50 ; 5.153 ; 5.047 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]    ; main_clk_50 ; 5.348 ; 5.327 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]    ; main_clk_50 ; 4.820 ; 4.751 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]    ; main_clk_50 ; 4.565 ; 4.492 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]    ; main_clk_50 ; 4.884 ; 4.806 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]    ; main_clk_50 ; 5.054 ; 4.912 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]    ; main_clk_50 ; 4.298 ; 4.229 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]    ; main_clk_50 ; 4.473 ; 4.359 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]   ; main_clk_50 ; 4.752 ; 4.634 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]   ; main_clk_50 ; 4.641 ; 4.577 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]   ; main_clk_50 ; 5.261 ; 5.254 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]   ; main_clk_50 ; 4.794 ; 4.718 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]   ; main_clk_50 ; 4.483 ; 4.409 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]   ; main_clk_50 ; 4.894 ; 4.816 ; Rise       ; main_clk_50     ;
; SRAM_OE_N      ; main_clk_50 ; 6.265 ; 6.132 ; Rise       ; main_clk_50     ;
; SRAM_WE_N      ; main_clk_50 ; 5.599 ; 5.797 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 5.222 ; 5.243 ; Rise       ; main_clk_50     ;
;  VGA_B[0]      ; main_clk_50 ; 7.572 ; 7.384 ; Rise       ; main_clk_50     ;
;  VGA_B[1]      ; main_clk_50 ; 8.109 ; 7.885 ; Rise       ; main_clk_50     ;
;  VGA_B[2]      ; main_clk_50 ; 5.538 ; 5.535 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 5.222 ; 5.243 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 7.631 ; 7.599 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 7.364 ; 7.164 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 9.006 ; 8.880 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 7.091 ; 7.056 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 5.728 ; 5.820 ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.235 ; 2.265 ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 5.473 ; 5.572 ; Rise       ; main_clk_50     ;
;  VGA_G[0]      ; main_clk_50 ; 8.190 ; 8.142 ; Rise       ; main_clk_50     ;
;  VGA_G[1]      ; main_clk_50 ; 6.302 ; 6.359 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 7.097 ; 7.200 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 6.176 ; 6.251 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 5.993 ; 6.061 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 6.477 ; 6.457 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 5.473 ; 5.572 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 5.770 ; 5.763 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 5.671 ; 5.707 ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 5.424 ; 5.507 ; Rise       ; main_clk_50     ;
;  VGA_R[0]      ; main_clk_50 ; 6.803 ; 6.791 ; Rise       ; main_clk_50     ;
;  VGA_R[1]      ; main_clk_50 ; 5.424 ; 5.507 ; Rise       ; main_clk_50     ;
;  VGA_R[2]      ; main_clk_50 ; 7.149 ; 7.155 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 6.121 ; 6.259 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 6.623 ; 6.751 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 7.391 ; 7.392 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 6.453 ; 6.504 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 5.775 ; 5.856 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 8.069 ; 7.892 ; Rise       ; main_clk_50     ;
; VGA_test       ; main_clk_50 ; 6.092 ; 6.073 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.182 ; 0.280 ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.235 ; 2.265 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 5.556 ; 5.403 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 7.706 ; 7.568 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 8.416 ; 8.271 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 8.471 ; 8.326 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 8.416 ; 8.271 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 8.471 ; 8.326 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 8.802 ; 8.657 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 8.802 ; 8.657 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 8.726 ; 8.581 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 7.706 ; 7.568 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 8.710 ; 8.565 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 8.710 ; 8.565 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 8.764 ; 8.619 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 8.764 ; 8.619 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 8.709 ; 8.564 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 9.054 ; 8.909 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 8.402 ; 8.257 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 8.709 ; 8.564 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 5.188 ; 5.043 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 6.700 ; 6.547 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 7.071 ; 6.918 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 7.050 ; 6.897 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 7.050 ; 6.897 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 7.144 ; 6.991 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 7.056 ; 6.903 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 7.056 ; 6.903 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 6.110 ; 5.957 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 5.552 ; 5.407 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 5.843 ; 5.698 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 5.188 ; 5.043 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 5.206 ; 5.061 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 6.958 ; 6.813 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 7.308 ; 7.155 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 7.144 ; 6.991 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 7.308 ; 7.155 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 4.276 ; 4.123 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 7.443 ; 7.305 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 8.130 ; 7.985 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 8.183 ; 8.038 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 8.130 ; 7.985 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 8.183 ; 8.038 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 8.501 ; 8.356 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 8.501 ; 8.356 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 8.428 ; 8.283 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 7.443 ; 7.305 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 8.413 ; 8.268 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 8.413 ; 8.268 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 8.464 ; 8.319 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 8.464 ; 8.319 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 8.411 ; 8.266 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 8.742 ; 8.597 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 8.117 ; 7.972 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 8.411 ; 8.266 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 4.545 ; 4.400 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 5.963 ; 5.810 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 6.318 ; 6.165 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 6.298 ; 6.145 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 6.298 ; 6.145 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 6.388 ; 6.235 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 6.304 ; 6.151 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 6.304 ; 6.151 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 5.396 ; 5.243 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 4.894 ; 4.749 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 5.174 ; 5.029 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 4.545 ; 4.400 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 4.562 ; 4.417 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 6.244 ; 6.099 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 6.546 ; 6.393 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 6.388 ; 6.235 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 6.546 ; 6.393 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 5.350     ; 5.503     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 7.611     ; 7.749     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 8.331     ; 8.476     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 8.380     ; 8.525     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 8.331     ; 8.476     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 8.380     ; 8.525     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 8.717     ; 8.862     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 8.717     ; 8.862     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 8.632     ; 8.777     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 7.611     ; 7.749     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 8.581     ; 8.726     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 8.581     ; 8.726     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 8.676     ; 8.821     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 8.676     ; 8.821     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 8.580     ; 8.725     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 8.921     ; 9.066     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 8.264     ; 8.409     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 8.580     ; 8.725     ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 5.006     ; 5.151     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 6.528     ; 6.681     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 6.888     ; 7.041     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 6.864     ; 7.017     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 6.864     ; 7.017     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 6.919     ; 7.072     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 6.871     ; 7.024     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 6.871     ; 7.024     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 5.912     ; 6.065     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 5.367     ; 5.512     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 5.647     ; 5.792     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 5.006     ; 5.151     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 5.021     ; 5.166     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 6.776     ; 6.921     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 7.097     ; 7.250     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 6.919     ; 7.072     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 7.097     ; 7.250     ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 4.123     ; 4.276     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 7.346     ; 7.484     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 8.043     ; 8.188     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 8.090     ; 8.235     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 8.043     ; 8.188     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 8.090     ; 8.235     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 8.413     ; 8.558     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 8.413     ; 8.558     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 8.332     ; 8.477     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 7.346     ; 7.484     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 8.283     ; 8.428     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 8.283     ; 8.428     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 8.374     ; 8.519     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 8.374     ; 8.519     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 8.282     ; 8.427     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 8.609     ; 8.754     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 7.979     ; 8.124     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 8.282     ; 8.427     ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 4.364     ; 4.509     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 5.791     ; 5.944     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 6.137     ; 6.290     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 6.114     ; 6.267     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 6.114     ; 6.267     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 6.167     ; 6.320     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 6.121     ; 6.274     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 6.121     ; 6.274     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 5.200     ; 5.353     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 4.711     ; 4.856     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 4.980     ; 5.125     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 4.364     ; 4.509     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 4.379     ; 4.524     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 6.064     ; 6.209     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 6.338     ; 6.491     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 6.167     ; 6.320     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 6.338     ; 6.491     ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.400 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 54.09 MHz  ; 54.09 MHz       ; main_clk_50         ;      ;
; 186.99 MHz ; 186.99 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 1.512  ; 0.000         ;
; altera_reserved_tck ; 47.326 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; -0.581 ; -0.581        ;
; altera_reserved_tck ; 0.355  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 13.513 ; 0.000         ;
; altera_reserved_tck ; 48.044 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.907 ; 0.000         ;
; main_clk_50         ; 0.959 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.555  ; 0.000             ;
; altera_reserved_tck ; 49.627 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                      ;
+-------+----------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.512 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.356     ;
; 1.512 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.356     ;
; 1.583 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.285     ;
; 1.583 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.285     ;
; 1.599 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.269     ;
; 1.599 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.269     ;
; 1.644 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.152     ; 18.223     ;
; 1.644 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.152     ; 18.223     ;
; 1.694 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.174     ;
; 1.694 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.174     ;
; 1.755 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.113     ;
; 1.755 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.113     ;
; 1.812 ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.056     ;
; 1.812 ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 18.056     ;
; 1.848 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.368     ;
; 1.848 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.368     ;
; 1.919 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.297     ;
; 1.919 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.297     ;
; 1.922 ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 17.946     ;
; 1.922 ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 17.946     ;
; 1.935 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.281     ;
; 1.935 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.281     ;
; 1.967 ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.880     ;
; 1.967 ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.880     ;
; 1.980 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.196      ; 18.235     ;
; 1.980 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.196      ; 18.235     ;
; 2.015 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.265     ;
; 2.017 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.263     ;
; 2.027 ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.820     ;
; 2.027 ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.820     ;
; 2.030 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.186     ;
; 2.030 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.186     ;
; 2.040 ; print:printer|h_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 17.828     ;
; 2.040 ; print:printer|h_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 17.828     ;
; 2.074 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.258      ; 18.203     ;
; 2.077 ; print:printer|h_counter[8] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 17.791     ;
; 2.077 ; print:printer|h_counter[8] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 17.791     ;
; 2.083 ; print:printer|v_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.764     ;
; 2.083 ; print:printer|v_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.764     ;
; 2.086 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.194     ;
; 2.088 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.192     ;
; 2.091 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.125     ;
; 2.091 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.125     ;
; 2.102 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.178     ;
; 2.104 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.176     ;
; 2.127 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 18.152     ;
; 2.127 ; print:printer|v_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.720     ;
; 2.127 ; print:printer|v_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.720     ;
; 2.128 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 18.151     ;
; 2.133 ; print:printer|v_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.155     ; 17.731     ;
; 2.133 ; print:printer|v_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.155     ; 17.731     ;
; 2.145 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.258      ; 18.132     ;
; 2.147 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 18.132     ;
; 2.148 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 18.073     ;
; 2.148 ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.068     ;
; 2.148 ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 18.068     ;
; 2.149 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 18.130     ;
; 2.161 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.258      ; 18.116     ;
; 2.175 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 18.081     ;
; 2.177 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 18.079     ;
; 2.197 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.083     ;
; 2.198 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 18.081     ;
; 2.199 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.081     ;
; 2.199 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 18.080     ;
; 2.201 ; print:printer|v_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.646     ;
; 2.201 ; print:printer|v_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.646     ;
; 2.206 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.257      ; 18.070     ;
; 2.214 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 18.065     ;
; 2.215 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 18.063     ;
; 2.215 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 18.064     ;
; 2.216 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 18.062     ;
; 2.219 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 18.002     ;
; 2.220 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 18.058     ;
; 2.235 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 17.986     ;
; 2.246 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 18.010     ;
; 2.248 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 18.008     ;
; 2.256 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.258      ; 18.021     ;
; 2.258 ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 17.958     ;
; 2.258 ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.197      ; 17.958     ;
; 2.258 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.022     ;
; 2.259 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 18.019     ;
; 2.260 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.261      ; 18.020     ;
; 2.260 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 18.018     ;
; 2.262 ; print:printer|v_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.585     ;
; 2.262 ; print:printer|v_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 17.585     ;
; 2.262 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 17.994     ;
; 2.264 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 17.992     ;
; 2.280 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.201      ; 17.940     ;
; 2.286 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 17.992     ;
; 2.287 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 17.991     ;
; 2.291 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 17.987     ;
; 2.302 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 17.976     ;
; 2.303 ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 17.892     ;
; 2.303 ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 17.892     ;
; 2.303 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 17.975     ;
; 2.307 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.236      ; 17.948     ;
; 2.307 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 17.971     ;
; 2.309 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.236      ; 17.946     ;
; 2.309 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 17.970     ;
; 2.310 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 17.969     ;
+-------+----------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 2.812      ;
; 47.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.746      ;
; 47.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 2.581      ;
; 47.689 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 2.448      ;
; 47.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.334      ;
; 47.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.315      ;
; 47.814 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.308      ;
; 47.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.206      ;
; 47.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 2.212      ;
; 47.930 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.192      ;
; 47.938 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.179      ;
; 47.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.116      ;
; 48.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.057      ;
; 48.074 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.048      ;
; 48.128 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.003      ;
; 48.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 1.868      ;
; 48.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 1.498      ;
; 48.973 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                               ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 1.155      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.683      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.683      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.508      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.508      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.492      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.317      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.297      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.297      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.151      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.151      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.151      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.151      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.151      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.151      ;
; 95.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.160      ;
; 95.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.160      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.174      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.174      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.174      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.174      ;
; 95.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.159      ;
; 95.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.159      ;
; 95.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.159      ;
; 95.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.159      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.076      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.076      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.076      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.076      ;
; 95.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.061      ;
; 95.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.061      ;
; 95.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.061      ;
; 95.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.061      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.976      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.976      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.976      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.976      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.976      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.976      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.969      ;
; 95.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.943      ;
; 95.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.943      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.868      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.868      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.868      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.868      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.868      ;
; 96.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.752      ;
; 96.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.752      ;
; 96.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.752      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.581 ; CLOCK_50                                                                                                                                                                                      ; SRAM_interface:sram_intf|state                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.290      ; -0.120     ;
; 0.353  ; audio_interface:audio|state.initialize                                                                                                                                                        ; audio_interface:audio|state.initialize                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; SOC:system|SOC_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                            ; SOC:system|SOC_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; SOC:system|SOC_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                            ; SOC:system|SOC_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; SOC:system|SOC_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; SOC:system|SOC_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; SOC:system|SOC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; SOC:system|SOC_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Flash_control:flash|curr_state.start                                                                                                                                                          ; Flash_control:flash|curr_state.start                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; audio_interface:audio|flag1                                                                                                                                                                   ; audio_interface:audio|flag1                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram_buffer:queue|full_state                                                                                                                                                                 ; sdram_buffer:queue|full_state                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram_buffer:queue|status                                                                                                                                                                     ; sdram_buffer:queue|status                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; audio_interface:audio|state.start                                                                                                                                                             ; audio_interface:audio|state.start                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; audio_interface:audio|state.b_stop0                                                                                                                                                           ; audio_interface:audio|state.b_stop0                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; audio_interface:audio|state.b_end                                                                                                                                                             ; audio_interface:audio|state.b_end                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; VGA_controller:vga0|v_counter[0]                                                                                                                                                              ; VGA_controller:vga0|v_counter[0]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; VGA_controller:vga0|v_counter[2]                                                                                                                                                              ; VGA_controller:vga0|v_counter[2]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; VGA_controller:vga0|v_counter[4]                                                                                                                                                              ; VGA_controller:vga0|v_counter[4]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; VGA_controller:vga0|v_counter[8]                                                                                                                                                              ; VGA_controller:vga0|v_counter[8]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; VGA_controller:vga0|v_counter[7]                                                                                                                                                              ; VGA_controller:vga0|v_counter[7]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; VGA_controller:vga0|v_counter[6]                                                                                                                                                              ; VGA_controller:vga0|v_counter[6]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; VGA_controller:vga0|v_counter[5]                                                                                                                                                              ; VGA_controller:vga0|v_counter[5]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; VGA_controller:vga0|v_counter[1]                                                                                                                                                              ; VGA_controller:vga0|v_counter[1]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; SOC:system|SOC_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Flash_control:flash|wholeData[15]                                                                                                                                                             ; Flash_control:flash|wholeData[15]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Flash_control:flash|wholeData[12]                                                                                                                                                             ; Flash_control:flash|wholeData[12]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Flash_control:flash|wholeData[14]                                                                                                                                                             ; Flash_control:flash|wholeData[14]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Flash_control:flash|wholeData[13]                                                                                                                                                             ; Flash_control:flash|wholeData[13]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Flash_control:flash|wholeData[11]                                                                                                                                                             ; Flash_control:flash|wholeData[11]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Flash_control:flash|wholeData[8]                                                                                                                                                              ; Flash_control:flash|wholeData[8]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Flash_control:flash|wholeData[9]                                                                                                                                                              ; Flash_control:flash|wholeData[9]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Flash_control:flash|wholeData[10]                                                                                                                                                             ; Flash_control:flash|wholeData[10]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; print:printer|v_counter[0]                                                                                                                                                                    ; print:printer|v_counter[0]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|v_counter[4]                                                                                                                                                                    ; print:printer|v_counter[4]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|v_counter[9]                                                                                                                                                                    ; print:printer|v_counter[9]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|v_counter[1]                                                                                                                                                                    ; print:printer|v_counter[1]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|v_counter[3]                                                                                                                                                                    ; print:printer|v_counter[3]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|v_counter[5]                                                                                                                                                                    ; print:printer|v_counter[5]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|v_counter[8]                                                                                                                                                                    ; print:printer|v_counter[8]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[9]                                                                                                                                                                    ; print:printer|h_counter[9]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[7]                                                                                                                                                                    ; print:printer|h_counter[7]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[8]                                                                                                                                                                    ; print:printer|h_counter[8]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[6]                                                                                                                                                                    ; print:printer|h_counter[6]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[5]                                                                                                                                                                    ; print:printer|h_counter[5]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[4]                                                                                                                                                                    ; print:printer|h_counter[4]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[3]                                                                                                                                                                    ; print:printer|h_counter[3]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[2]                                                                                                                                                                    ; print:printer|h_counter[2]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[1]                                                                                                                                                                    ; print:printer|h_counter[1]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; print:printer|h_counter[0]                                                                                                                                                                    ; print:printer|h_counter[0]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_rd                    ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_rd                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                                                                           ; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|active_cs_n                                                                                                                                                        ; SOC:system|SOC_sdram:sdram|active_cs_n                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|ack_refresh_request                                                                                                                                                ; SOC:system|SOC_sdram:sdram|ack_refresh_request                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|m_next.010000000                                                                                                                                                   ; SOC:system|SOC_sdram:sdram|m_next.010000000                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|m_state.000100000                                                                                                                                                  ; SOC:system|SOC_sdram:sdram|m_state.000100000                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                                                                           ; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                                                                           ; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|refresh_request                                                                                                                                                    ; SOC:system|SOC_sdram:sdram|refresh_request                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                                                                           ; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|init_done                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|init_done                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_next.101                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_next.101                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_state.101                                                                                                                                                        ; SOC:system|SOC_sdram:sdram|i_state.101                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_count[1]                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_count[1]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_count[0]                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_count[0]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_count[2]                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_count[2]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_next.000                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_next.000                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_state.000                                                                                                                                                        ; SOC:system|SOC_sdram:sdram|i_state.000                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_refs[2]                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|i_refs[2]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_refs[1]                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|i_refs[1]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_sdram:sdram|i_refs[0]                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|i_refs[0]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|monitor_go           ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|monitor_go           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.356  ; print:printer|state.normal                                                                                                                                                                    ; print:printer|state.normal                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; print:printer|state.reset                                                                                                                                                                     ; print:printer|state.reset                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; print:printer|state.initialization                                                                                                                                                            ; print:printer|state.initialization                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; print:printer|counter[2]                                                                                                                                                                      ; print:printer|counter[2]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; print:printer|counter[1]                                                                                                                                                                      ; print:printer|counter[1]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; print:printer|counter[0]                                                                                                                                                                      ; print:printer|counter[0]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                          ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                     ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                              ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem_used[1]                                                                        ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem_used[1]                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                       ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                   ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                               ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                               ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                               ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0]                                                                                                                                     ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_sdram:sdram|m_state.100000000                                                                                                                                                  ; SOC:system|SOC_sdram:sdram|m_state.100000000                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[0]                                                                                           ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[1]                                                                                           ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[1]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 0.597      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.382 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.631      ;
; 0.396 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.643      ;
; 0.404 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.648      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.648      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.416 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.658      ;
; 0.418 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.420 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.661      ;
; 0.421 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.662      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.666      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.670      ;
; 0.428 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.429 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.670      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.694      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.753      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.754      ;
; 0.516 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.757      ;
; 0.518 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.527 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.769      ;
; 0.528 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.529 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.771      ;
; 0.530 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.771      ;
; 0.530 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.771      ;
; 0.531 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.773      ;
; 0.534 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.791      ;
; 0.537 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.785      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.788      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.798      ;
; 0.562 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.801      ;
; 0.563 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.804      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.806      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.813      ;
; 0.570 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.811      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.811      ;
; 0.571 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.812      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.815      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.513 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|bck0                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.848     ; 3.658      ;
; 13.530 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[3]                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.846     ; 3.643      ;
; 13.530 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[2]                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.846     ; 3.643      ;
; 13.530 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[1]                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.846     ; 3.643      ;
; 13.530 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[0]                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.846     ; 3.643      ;
; 13.530 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|dack1                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.846     ; 3.643      ;
; 13.530 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|dack0                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.846     ; 3.643      ;
; 13.530 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|bck1                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.846     ; 3.643      ;
; 13.554 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[19]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.844     ; 3.621      ;
; 13.554 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[0]                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.844     ; 3.621      ;
; 13.554 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[17]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.844     ; 3.621      ;
; 13.554 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[18]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.844     ; 3.621      ;
; 13.554 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[23]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.844     ; 3.621      ;
; 13.554 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[20]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.844     ; 3.621      ;
; 13.554 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[22]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.844     ; 3.621      ;
; 13.554 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[21]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.844     ; 3.621      ;
; 13.670 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[15]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.831     ; 3.518      ;
; 13.670 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[12]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.831     ; 3.518      ;
; 13.670 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[14]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.831     ; 3.518      ;
; 13.670 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[13]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.831     ; 3.518      ;
; 13.670 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[11]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.831     ; 3.518      ;
; 13.670 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[24]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.831     ; 3.518      ;
; 13.670 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[25]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.831     ; 3.518      ;
; 13.670 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[10]                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.831     ; 3.518      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b2                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b1                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b0                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.start                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d0                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a_ack                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a7                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a2                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a1                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a0                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b_ack                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b7                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b6                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b5                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b4                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.108 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b3                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.849     ; 3.062      ;
; 14.150 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|za_data[18]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.182     ; 5.568      ;
; 14.155 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_addr[3]                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 5.681      ;
; 14.161 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_writedata[21]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.749      ;
; 14.161 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_writedata[18]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.749      ;
; 14.161 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.749      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d_ack                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d7                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d6                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d5                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d4                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d3                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d2                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d1                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a6                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a5                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a4                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.167 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a3                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.850     ; 3.002      ;
; 14.321 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 5.850      ;
; 14.321 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 5.850      ;
; 14.321 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 5.850      ;
; 14.321 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 5.850      ;
; 14.321 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 5.850      ;
; 14.321 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 5.850      ;
; 14.321 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 5.850      ;
; 14.321 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 5.850      ;
; 14.430 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_addr[4]                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 5.397      ;
; 14.430 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_addr[1]                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 5.397      ;
; 14.461 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|za_data[23]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.194     ; 5.245      ;
; 14.470 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|za_data[16]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.188     ; 5.242      ;
; 14.470 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|za_data[22]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.188     ; 5.242      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[1]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.426      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.426      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[3]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.426      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[4]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.426      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[5]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.426      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[0]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.427      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.427      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[2]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.427      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[3]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.427      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.430      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.430      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.430      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[17]                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.430      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.427      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[2]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.427      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[0]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.427      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.138     ; 5.401      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.429      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.428      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.427      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.429      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.428      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.428      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.428      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.428      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.429      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.426      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.426      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.429      ;
; 14.480 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.426      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 2.098      ;
; 48.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 2.098      ;
; 48.669 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 1.448      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.013      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.013      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.013      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.013      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.013      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.013      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.013      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.013      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.013      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.701      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.446      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.098      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.098      ;
; 98.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.786      ;
; 98.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.627      ;
; 98.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.627      ;
; 98.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.627      ;
; 98.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.627      ;
; 98.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.627      ;
; 98.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.627      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.603      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.603      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.603      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.603      ;
; 98.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.578      ;
; 98.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.578      ;
; 98.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.578      ;
; 98.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.572      ;
; 98.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.572      ;
; 98.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.572      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.480      ;
; 98.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.272      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.907  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.148      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.258  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.503      ;
; 1.258  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.503      ;
; 1.258  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.503      ;
; 1.260  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.510      ;
; 1.260  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.510      ;
; 1.260  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.510      ;
; 1.294  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.294  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.294  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.294  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.558      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.558      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.558      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.558      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.558      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.558      ;
; 1.419  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.668      ;
; 1.696  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.960      ;
; 1.696  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.960      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.032  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.287      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.503      ;
; 2.523  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.786      ;
; 2.523  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.786      ;
; 2.523  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.786      ;
; 2.523  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.786      ;
; 2.523  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.786      ;
; 2.523  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.786      ;
; 2.523  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.786      ;
; 2.523  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.786      ;
; 2.523  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.786      ;
; 50.938 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.239      ; 1.348      ;
; 51.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.264      ; 1.960      ;
; 51.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.264      ; 1.960      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.959 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_next.000000001                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 1.201      ;
; 0.959 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 1.201      ;
; 0.959 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 1.201      ;
; 0.959 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 1.201      ;
; 0.959 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|rd_valid[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 1.201      ;
; 1.164 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000000001                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 1.404      ;
; 1.164 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_next.000001000                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 1.404      ;
; 1.164 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_count[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 1.404      ;
; 1.164 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_count[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 1.404      ;
; 1.164 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_next.010000000                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 1.404      ;
; 1.164 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000000100                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 1.404      ;
; 1.164 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.010000000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 1.404      ;
; 1.445 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.686      ;
; 1.445 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.686      ;
; 1.445 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.686      ;
; 1.445 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.101                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.686      ;
; 1.445 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.101                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.686      ;
; 1.445 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.000                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.686      ;
; 1.445 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.000                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.686      ;
; 1.445 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.001                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 1.686      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[13]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[0]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[3]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[4]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[5]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[6]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[9]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[10]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[11]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.449 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[12]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 1.676      ;
; 1.450 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 1.685      ;
; 1.450 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000000010                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 1.685      ;
; 1.450 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|ack_refresh_request                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 1.685      ;
; 1.450 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_request                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 1.685      ;
; 1.450 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|init_done                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 1.685      ;
; 1.643 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.111                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 1.882      ;
; 1.643 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.010                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 1.882      ;
; 1.643 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_count[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 1.882      ;
; 1.643 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_count[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 1.882      ;
; 1.643 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_count[2]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 1.882      ;
; 1.643 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.011                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 1.882      ;
; 1.643 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.111                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 1.882      ;
; 1.643 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.010                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 1.882      ;
; 1.960 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.100000000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.190      ;
; 1.960 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[0]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.190      ;
; 1.960 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[1]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.190      ;
; 1.960 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|rd_address                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.190      ;
; 1.964 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.001000000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 2.202      ;
; 1.964 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|f_pop                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 2.202      ;
; 1.964 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000001000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 2.202      ;
; 1.964 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000100000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 2.202      ;
; 1.983 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[8]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.207      ;
; 1.983 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[7]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.207      ;
; 1.983 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[2]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.207      ;
; 1.983 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[1]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.207      ;
; 2.543 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_cs:otg_hpi_r|data_out                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.746      ;
; 2.543 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_cs:otg_hpi_cs|data_out                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.746      ;
; 2.543 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.759      ;
; 2.543 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[11]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.759      ;
; 2.543 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[12]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.759      ;
; 2.543 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[13]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.759      ;
; 2.543 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[14]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.759      ;
; 2.543 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.759      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 2.728      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 2.728      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 2.728      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[30]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[29]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[28]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[27]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[26]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[25]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[25]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[24]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8]           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 2.739      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 2.739      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 2.739      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 2.737      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 2.739      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 2.735      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 2.735      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 2.728      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 2.728      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 2.728      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 2.735      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 2.735      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 2.739      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 2.739      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 2.739      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 2.739      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 2.739      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[31]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 2.761      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 2.737      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 2.737      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 2.774      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 2.774      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 2.774      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 2.774      ;
; 2.545 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 2.774      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a101~porta_address_reg0                                                                                                                                                                                      ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a101~porta_we_reg                                                                                                                                                                                            ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a118~porta_address_reg0                                                                                                                                                                                      ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a118~porta_we_reg                                                                                                                                                                                            ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                               ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8jg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                        ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                              ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a101~porta_bytena_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a101~porta_datain_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a118~porta_bytena_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a118~porta_datain_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a123~porta_address_reg0                                                                                                                                                                                      ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a123~porta_we_reg                                                                                                                                                                                            ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a146~porta_address_reg0                                                                                                                                                                                      ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a146~porta_we_reg                                                                                                                                                                                            ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                             ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a155~porta_address_reg0                                                                                                                                                                                      ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a155~porta_we_reg                                                                                                                                                                                            ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a167~porta_address_reg0                                                                                                                                                                                      ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a167~porta_we_reg                                                                                                                                                                                            ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a182~porta_address_reg0                                                                                                                                                                                      ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a182~porta_we_reg                                                                                                                                                                                            ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a188~porta_address_reg0                                                                                                                                                                                      ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a188~porta_we_reg                                                                                                                                                                                            ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a243~porta_address_reg0                                                                                                                                                                                      ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a243~porta_we_reg                                                                                                                                                                                            ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a247~porta_address_reg0                                                                                                                                                                                      ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a247~porta_we_reg                                                                                                                                                                                            ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                             ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a39~porta_address_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a39~porta_we_reg                                                                                                                                                                                             ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a55~porta_address_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a55~porta_we_reg                                                                                                                                                                                             ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a63~porta_address_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a63~porta_we_reg                                                                                                                                                                                             ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                        ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                                              ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a83~porta_address_reg0                                                                                                                                                                                       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a83~porta_we_reg                                                                                                                                                                                             ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                          ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                         ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a105~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a105~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a109~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a109~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a115~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a115~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a117~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a117~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a119~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a119~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a123~porta_bytena_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a123~porta_datain_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a128~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a128~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                             ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a130~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a130~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a137~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a137~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a145~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a145~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a146~porta_bytena_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a146~porta_datain_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                        ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                        ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a155~porta_bytena_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a155~porta_datain_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a160~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a160~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a163~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a163~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a166~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a166~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a167~porta_bytena_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a167~porta_datain_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a171~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a171~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a182~porta_bytena_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a182~porta_datain_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a185~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a185~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a187~porta_address_reg0                                                                                                                                                                                      ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a187~porta_we_reg                                                                                                                                                                                            ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a188~porta_bytena_reg0                                                                                                                                                                                       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a188~porta_datain_reg0                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.627 ; 49.845       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ;
; 49.627 ; 49.845       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                            ;
; 49.627 ; 49.845       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                      ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                   ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                    ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                       ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ;
; 49.668 ; 49.854       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                           ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                       ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                          ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                       ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                       ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                       ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                       ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                          ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                  ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                    ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[10]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[11]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[12]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[13]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[14]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[1]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[2]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37]     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[3]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[4]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[5]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[6]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[7]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[8]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[9]      ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                         ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                            ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                            ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                            ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                            ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                 ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                 ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                 ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                   ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                   ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                   ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                     ;
; 49.670 ; 49.856       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.649 ; 2.054 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.119 ; 6.186 ; Rise       ; altera_reserved_tck ;
; AUD_BCLK            ; main_clk_50         ; 5.878 ; 6.262 ; Rise       ; main_clk_50         ;
; AUD_DACLRCK         ; main_clk_50         ; 5.749 ; 6.128 ; Rise       ; main_clk_50         ;
; CLOCK_50            ; main_clk_50         ; 0.435 ; 0.584 ; Rise       ; main_clk_50         ;
; DRAM_DQ[*]          ; main_clk_50         ; 3.244 ; 3.691 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[16]        ; main_clk_50         ; 3.203 ; 3.650 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[17]        ; main_clk_50         ; 3.213 ; 3.660 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[18]        ; main_clk_50         ; 3.217 ; 3.664 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[19]        ; main_clk_50         ; 3.226 ; 3.673 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[20]        ; main_clk_50         ; 3.216 ; 3.663 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[21]        ; main_clk_50         ; 3.244 ; 3.691 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[22]        ; main_clk_50         ; 3.213 ; 3.660 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[23]        ; main_clk_50         ; 3.199 ; 3.646 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[24]        ; main_clk_50         ; 3.195 ; 3.642 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[25]        ; main_clk_50         ; 3.168 ; 3.615 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[26]        ; main_clk_50         ; 3.198 ; 3.645 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[27]        ; main_clk_50         ; 3.198 ; 3.645 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[28]        ; main_clk_50         ; 3.179 ; 3.626 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[29]        ; main_clk_50         ; 3.181 ; 3.628 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[30]        ; main_clk_50         ; 3.209 ; 3.656 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[31]        ; main_clk_50         ; 3.225 ; 3.672 ; Rise       ; main_clk_50         ;
; FL_DQ[*]            ; main_clk_50         ; 3.788 ; 4.051 ; Rise       ; main_clk_50         ;
;  FL_DQ[0]           ; main_clk_50         ; 3.504 ; 3.822 ; Rise       ; main_clk_50         ;
;  FL_DQ[1]           ; main_clk_50         ; 3.788 ; 4.051 ; Rise       ; main_clk_50         ;
;  FL_DQ[2]           ; main_clk_50         ; 3.521 ; 3.807 ; Rise       ; main_clk_50         ;
;  FL_DQ[3]           ; main_clk_50         ; 3.500 ; 3.786 ; Rise       ; main_clk_50         ;
;  FL_DQ[4]           ; main_clk_50         ; 3.268 ; 3.574 ; Rise       ; main_clk_50         ;
;  FL_DQ[5]           ; main_clk_50         ; 3.051 ; 3.390 ; Rise       ; main_clk_50         ;
;  FL_DQ[6]           ; main_clk_50         ; 3.287 ; 3.666 ; Rise       ; main_clk_50         ;
;  FL_DQ[7]           ; main_clk_50         ; 3.263 ; 3.580 ; Rise       ; main_clk_50         ;
; KEY[*]              ; main_clk_50         ; 2.820 ; 3.115 ; Rise       ; main_clk_50         ;
;  KEY[1]             ; main_clk_50         ; 2.820 ; 3.115 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]         ; main_clk_50         ; 4.626 ; 4.937 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; 4.154 ; 4.488 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; 4.096 ; 4.433 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; 4.453 ; 4.764 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; 4.074 ; 4.390 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; 4.486 ; 4.818 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; 4.112 ; 4.436 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; 4.137 ; 4.473 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; 4.626 ; 4.928 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; 4.490 ; 4.850 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; 4.444 ; 4.768 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; 4.032 ; 4.328 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; 4.135 ; 4.462 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; 4.552 ; 4.914 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; 4.296 ; 4.642 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; 4.577 ; 4.937 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; 4.404 ; 4.744 ; Rise       ; main_clk_50         ;
; SRAM_DQ[*]          ; main_clk_50         ; 6.864 ; 7.323 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[0]         ; main_clk_50         ; 6.472 ; 6.916 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[1]         ; main_clk_50         ; 6.864 ; 7.323 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[2]         ; main_clk_50         ; 6.573 ; 7.036 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[3]         ; main_clk_50         ; 6.698 ; 7.191 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[4]         ; main_clk_50         ; 6.310 ; 6.803 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[5]         ; main_clk_50         ; 6.391 ; 6.893 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[6]         ; main_clk_50         ; 6.281 ; 6.768 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[7]         ; main_clk_50         ; 6.594 ; 7.052 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[8]         ; main_clk_50         ; 3.357 ; 3.696 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[9]         ; main_clk_50         ; 3.362 ; 3.698 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[10]        ; main_clk_50         ; 3.386 ; 3.725 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[11]        ; main_clk_50         ; 3.376 ; 3.714 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[12]        ; main_clk_50         ; 3.330 ; 3.666 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[13]        ; main_clk_50         ; 3.561 ; 3.895 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[14]        ; main_clk_50         ; 3.536 ; 3.874 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[15]        ; main_clk_50         ; 3.575 ; 3.908 ; Rise       ; main_clk_50         ;
; SW[*]               ; main_clk_50         ; 6.547 ; 6.774 ; Rise       ; main_clk_50         ;
;  SW[2]              ; main_clk_50         ; 6.547 ; 6.774 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.081  ; 1.864  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.230 ; -0.361 ; Rise       ; altera_reserved_tck ;
; AUD_BCLK            ; main_clk_50         ; -5.090 ; -5.460 ; Rise       ; main_clk_50         ;
; AUD_DACLRCK         ; main_clk_50         ; -4.952 ; -5.309 ; Rise       ; main_clk_50         ;
; CLOCK_50            ; main_clk_50         ; 0.581  ; 0.424  ; Rise       ; main_clk_50         ;
; DRAM_DQ[*]          ; main_clk_50         ; -2.521 ; -2.957 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[16]        ; main_clk_50         ; -2.556 ; -2.992 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[17]        ; main_clk_50         ; -2.567 ; -3.003 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[18]        ; main_clk_50         ; -2.570 ; -3.006 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[19]        ; main_clk_50         ; -2.579 ; -3.015 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[20]        ; main_clk_50         ; -2.569 ; -3.005 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[21]        ; main_clk_50         ; -2.599 ; -3.035 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[22]        ; main_clk_50         ; -2.566 ; -3.002 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[23]        ; main_clk_50         ; -2.553 ; -2.989 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[24]        ; main_clk_50         ; -2.548 ; -2.984 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[25]        ; main_clk_50         ; -2.521 ; -2.957 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[26]        ; main_clk_50         ; -2.551 ; -2.987 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[27]        ; main_clk_50         ; -2.551 ; -2.987 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[28]        ; main_clk_50         ; -2.531 ; -2.967 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[29]        ; main_clk_50         ; -2.534 ; -2.970 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[30]        ; main_clk_50         ; -2.561 ; -2.997 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[31]        ; main_clk_50         ; -2.578 ; -3.014 ; Rise       ; main_clk_50         ;
; FL_DQ[*]            ; main_clk_50         ; -2.306 ; -2.628 ; Rise       ; main_clk_50         ;
;  FL_DQ[0]           ; main_clk_50         ; -2.744 ; -3.046 ; Rise       ; main_clk_50         ;
;  FL_DQ[1]           ; main_clk_50         ; -3.012 ; -3.261 ; Rise       ; main_clk_50         ;
;  FL_DQ[2]           ; main_clk_50         ; -2.759 ; -3.030 ; Rise       ; main_clk_50         ;
;  FL_DQ[3]           ; main_clk_50         ; -2.737 ; -3.008 ; Rise       ; main_clk_50         ;
;  FL_DQ[4]           ; main_clk_50         ; -2.516 ; -2.807 ; Rise       ; main_clk_50         ;
;  FL_DQ[5]           ; main_clk_50         ; -2.306 ; -2.628 ; Rise       ; main_clk_50         ;
;  FL_DQ[6]           ; main_clk_50         ; -2.401 ; -2.747 ; Rise       ; main_clk_50         ;
;  FL_DQ[7]           ; main_clk_50         ; -2.512 ; -2.812 ; Rise       ; main_clk_50         ;
; KEY[*]              ; main_clk_50         ; -2.351 ; -2.641 ; Rise       ; main_clk_50         ;
;  KEY[1]             ; main_clk_50         ; -2.351 ; -2.641 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]         ; main_clk_50         ; -3.321 ; -3.608 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; -3.437 ; -3.760 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; -3.380 ; -3.705 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; -3.725 ; -4.025 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; -3.360 ; -3.666 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; -3.754 ; -4.075 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; -3.397 ; -3.710 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; -3.419 ; -3.743 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; -3.891 ; -4.182 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; -3.758 ; -4.106 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; -3.716 ; -4.029 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; -3.321 ; -3.608 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; -3.421 ; -3.737 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; -3.819 ; -4.167 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; -3.577 ; -3.910 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; -3.845 ; -4.192 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; -3.677 ; -4.005 ; Rise       ; main_clk_50         ;
; SRAM_DQ[*]          ; main_clk_50         ; -2.628 ; -2.944 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[0]         ; main_clk_50         ; -5.644 ; -6.067 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[1]         ; main_clk_50         ; -6.033 ; -6.480 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[2]         ; main_clk_50         ; -5.754 ; -6.203 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[3]         ; main_clk_50         ; -5.874 ; -6.353 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[4]         ; main_clk_50         ; -5.485 ; -5.956 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[5]         ; main_clk_50         ; -5.579 ; -6.066 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[6]         ; main_clk_50         ; -5.460 ; -5.925 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[7]         ; main_clk_50         ; -5.773 ; -6.218 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[8]         ; main_clk_50         ; -2.655 ; -2.975 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[9]         ; main_clk_50         ; -2.661 ; -2.977 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[10]        ; main_clk_50         ; -2.686 ; -3.006 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[11]        ; main_clk_50         ; -2.676 ; -2.995 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[12]        ; main_clk_50         ; -2.628 ; -2.944 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[13]        ; main_clk_50         ; -2.844 ; -3.162 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[14]        ; main_clk_50         ; -2.820 ; -3.141 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[15]        ; main_clk_50         ; -2.857 ; -3.175 ; Rise       ; main_clk_50         ;
; SW[*]               ; main_clk_50         ; -3.996 ; -4.289 ; Rise       ; main_clk_50         ;
;  SW[2]              ; main_clk_50         ; -3.996 ; -4.289 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 9.734  ; 9.491  ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 6.734  ; 6.373  ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 3.673  ; 3.480  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.650  ; 3.457  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.603  ; 3.410  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.502  ; 3.340  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.673  ; 3.480  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.613  ; 3.420  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.618  ; 3.425  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.528  ; 3.366  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.554  ; 3.392  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.621  ; 3.428  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.615  ; 3.422  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.564  ; 3.402  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.643  ; 3.450  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.628  ; 3.435  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.649  ; 3.456  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.512  ; 3.350  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.649  ; 3.456  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.620  ; 3.427  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.710  ; 0.836  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.669  ; 3.476  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.698  ; 3.505  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.625  ; 3.432  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.681  ; 3.488  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.698  ; 3.505  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.653  ; 3.460  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.663  ; 3.470  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.698  ; 3.505  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.635  ; 3.442  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.627  ; 3.434  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.615  ; 3.422  ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 7.698  ; 7.106  ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 4.809  ; 4.631  ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 5.359  ; 5.165  ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 4.482  ; 4.346  ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 4.669  ; 4.501  ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 4.476  ; 4.338  ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 4.468  ; 4.330  ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 4.502  ; 4.367  ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 6.586  ; 6.079  ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 4.642  ; 4.460  ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 4.697  ; 4.509  ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 5.134  ; 4.966  ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 5.109  ; 4.939  ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 5.999  ; 5.714  ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 5.472  ; 5.313  ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 5.627  ; 5.421  ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 7.698  ; 7.106  ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 5.323  ; 5.122  ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 4.762  ; 4.586  ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 4.478  ; 4.310  ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 4.439  ; 4.278  ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 5.237  ; 5.000  ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 6.614  ; 6.256  ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 4.535  ; 4.383  ; Rise       ; main_clk_50     ;
; FL_CE_N        ; main_clk_50 ; 6.041  ; 6.428  ; Rise       ; main_clk_50     ;
; FL_OE_N        ; main_clk_50 ; 5.891  ; 6.254  ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 7.620  ; 7.531  ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 7.273  ; 7.159  ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 7.620  ; 7.531  ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 6.899  ; 6.874  ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 5.966  ; 5.873  ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 5.556  ; 5.435  ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 7.583  ; 7.449  ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 6.000  ; 6.106  ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 7.452  ; 7.452  ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 5.233  ; 5.241  ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 6.283  ; 6.196  ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 6.642  ; 6.475  ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 6.294  ; 6.245  ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 6.756  ; 6.679  ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 7.452  ; 7.423  ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 7.452  ; 7.452  ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 10.600 ; 10.717 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 10.330 ; 10.209 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 10.115 ; 9.417  ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 10.451 ; 10.345 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 10.434 ; 10.343 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 10.425 ; 10.330 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 10.439 ; 10.342 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 10.600 ; 10.717 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 12.826 ; 12.618 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 12.005 ; 11.816 ; Rise       ; main_clk_50     ;
;  HEX3[1]       ; main_clk_50 ; 12.826 ; 12.618 ; Rise       ; main_clk_50     ;
;  HEX3[2]       ; main_clk_50 ; 11.133 ; 11.763 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 10.930 ; 10.779 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 10.707 ; 9.895  ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 10.705 ; 9.886  ; Rise       ; main_clk_50     ;
;  HEX3[6]       ; main_clk_50 ; 10.549 ; 10.673 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 5.297  ; 5.094  ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 7.886  ; 7.590  ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 6.992  ; 6.468  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 6.992  ; 6.468  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 3.629  ; 3.511  ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 4.867  ; 4.727  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 4.494  ; 4.316  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 4.118  ; 3.926  ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 4.163  ; 3.974  ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 4.122  ; 3.945  ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 4.099  ; 3.918  ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 4.407  ; 4.208  ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 4.217  ; 4.043  ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 3.914  ; 3.767  ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 4.396  ; 4.239  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 4.416  ; 4.234  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 4.486  ; 4.295  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 3.954  ; 3.808  ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 4.221  ; 4.029  ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 4.286  ; 4.154  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 4.494  ; 4.285  ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 4.453  ; 4.273  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 4.492  ; 4.316  ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 5.197  ; 5.047  ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 3.992  ; 3.863  ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 13.563 ; 12.942 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 10.205 ; 10.058 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 10.538 ; 10.370 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 10.886 ; 10.713 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 10.616 ; 10.356 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 10.883 ; 10.653 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 10.743 ; 10.529 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 10.849 ; 10.620 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 10.688 ; 10.458 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 10.698 ; 10.475 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 12.827 ; 12.251 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 10.085 ; 9.872  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 10.702 ; 10.447 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 11.984 ; 11.431 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 10.399 ; 10.185 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 10.428 ; 10.168 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 13.563 ; 12.942 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 12.031 ; 11.723 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 12.572 ; 12.227 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 11.091 ; 10.832 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 5.852  ; 6.326  ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]     ; main_clk_50 ; 5.979  ; 5.728  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]    ; main_clk_50 ; 5.595  ; 5.341  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]    ; main_clk_50 ; 5.979  ; 5.728  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]    ; main_clk_50 ; 5.436  ; 5.235  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]    ; main_clk_50 ; 5.620  ; 5.492  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]    ; main_clk_50 ; 5.118  ; 4.948  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]    ; main_clk_50 ; 4.869  ; 4.709  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]    ; main_clk_50 ; 5.171  ; 5.000  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]    ; main_clk_50 ; 5.328  ; 5.098  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]    ; main_clk_50 ; 4.567  ; 4.400  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]    ; main_clk_50 ; 4.749  ; 4.517  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]   ; main_clk_50 ; 5.029  ; 4.779  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]   ; main_clk_50 ; 4.902  ; 4.721  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]   ; main_clk_50 ; 5.507  ; 5.342  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]   ; main_clk_50 ; 5.095  ; 4.914  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]   ; main_clk_50 ; 4.791  ; 4.627  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]   ; main_clk_50 ; 5.178  ; 5.011  ; Rise       ; main_clk_50     ;
; SRAM_OE_N      ; main_clk_50 ; 6.503  ; 6.241  ; Rise       ; main_clk_50     ;
; SRAM_WE_N      ; main_clk_50 ; 5.742  ; 6.049  ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 9.271  ; 8.787  ; Rise       ; main_clk_50     ;
;  VGA_B[0]      ; main_clk_50 ; 7.853  ; 7.401  ; Rise       ; main_clk_50     ;
;  VGA_B[1]      ; main_clk_50 ; 8.389  ; 7.876  ; Rise       ; main_clk_50     ;
;  VGA_B[2]      ; main_clk_50 ; 5.824  ; 5.673  ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 5.523  ; 5.400  ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 7.897  ; 7.603  ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 7.640  ; 7.202  ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 9.271  ; 8.787  ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 7.370  ; 7.085  ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 5.982  ; 5.942  ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.594  ; 2.643  ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 8.450  ; 8.109  ; Rise       ; main_clk_50     ;
;  VGA_G[0]      ; main_clk_50 ; 8.450  ; 8.109  ; Rise       ; main_clk_50     ;
;  VGA_G[1]      ; main_clk_50 ; 6.584  ; 6.425  ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 7.366  ; 7.219  ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 6.445  ; 6.335  ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 6.269  ; 6.170  ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 6.776  ; 6.530  ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 5.739  ; 5.713  ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 6.052  ; 5.886  ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 5.925  ; 5.833  ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 7.631  ; 7.418  ; Rise       ; main_clk_50     ;
;  VGA_R[0]      ; main_clk_50 ; 7.057  ; 6.864  ; Rise       ; main_clk_50     ;
;  VGA_R[1]      ; main_clk_50 ; 5.709  ; 5.650  ; Rise       ; main_clk_50     ;
;  VGA_R[2]      ; main_clk_50 ; 7.386  ; 7.191  ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 6.387  ; 6.347  ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 6.859  ; 6.831  ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 7.631  ; 7.418  ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 6.695  ; 6.605  ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 6.047  ; 5.977  ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 8.279  ; 7.882  ; Rise       ; main_clk_50     ;
; VGA_test       ; main_clk_50 ; 6.291  ; 6.163  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.710  ; 0.836  ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.594  ; 2.643  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 7.418 ; 7.139 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 6.064 ; 5.713 ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 3.047 ; 2.887 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.193 ; 3.002 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.148 ; 2.957 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.047 ; 2.887 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.217 ; 3.026 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.158 ; 2.967 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.162 ; 2.971 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.073 ; 2.913 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.098 ; 2.938 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.166 ; 2.975 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.160 ; 2.969 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.108 ; 2.948 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.187 ; 2.996 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.172 ; 2.981 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.057 ; 2.897 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.057 ; 2.897 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.192 ; 3.001 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.165 ; 2.974 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.286 ; 0.410 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.212 ; 3.021 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.170 ; 2.979 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.170 ; 2.979 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.225 ; 3.034 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.242 ; 3.051 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.197 ; 3.006 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.207 ; 3.016 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.242 ; 3.051 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.179 ; 2.988 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.171 ; 2.980 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.160 ; 2.969 ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 3.855 ; 3.697 ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 4.214 ; 4.038 ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 4.742 ; 4.551 ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 3.897 ; 3.763 ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 4.076 ; 3.912 ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 3.891 ; 3.755 ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 3.884 ; 3.748 ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 3.916 ; 3.782 ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 5.989 ; 5.485 ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 4.051 ; 3.872 ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 4.104 ; 3.919 ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 4.524 ; 4.359 ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 4.500 ; 4.333 ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 5.354 ; 5.076 ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 4.849 ; 4.692 ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 4.996 ; 4.795 ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 7.058 ; 6.472 ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 4.705 ; 4.508 ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 4.168 ; 3.995 ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 3.892 ; 3.727 ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 3.855 ; 3.697 ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 4.623 ; 4.391 ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 5.944 ; 5.597 ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 3.948 ; 3.799 ; Rise       ; main_clk_50     ;
; FL_CE_N        ; main_clk_50 ; 5.392 ; 5.767 ; Rise       ; main_clk_50     ;
; FL_OE_N        ; main_clk_50 ; 5.249 ; 5.600 ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 4.165 ; 4.048 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 6.147 ; 6.050 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 6.525 ; 6.457 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 5.849 ; 5.792 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 4.165 ; 4.048 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 4.496 ; 4.422 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 6.487 ; 6.429 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 4.936 ; 5.023 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 4.106 ; 4.081 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 4.106 ; 4.081 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 5.105 ; 5.003 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 5.424 ; 5.355 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 5.122 ; 5.043 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 5.629 ; 5.463 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 6.311 ; 6.273 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 6.258 ; 6.252 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 6.349 ; 6.274 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 6.555 ; 6.436 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 6.349 ; 6.274 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 6.670 ; 6.603 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 6.654 ; 6.565 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 6.650 ; 6.554 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 6.658 ; 6.566 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 6.814 ; 6.925 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 5.626 ; 5.652 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 7.025 ; 6.842 ; Rise       ; main_clk_50     ;
;  HEX3[1]       ; main_clk_50 ; 7.808 ; 7.626 ; Rise       ; main_clk_50     ;
;  HEX3[2]       ; main_clk_50 ; 6.926 ; 6.838 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 5.989 ; 5.842 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 5.779 ; 5.660 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 5.777 ; 5.652 ; Rise       ; main_clk_50     ;
;  HEX3[6]       ; main_clk_50 ; 5.626 ; 5.747 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 4.428 ; 4.191 ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 4.921 ; 4.622 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 3.081 ; 2.963 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 6.378 ; 5.859 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 3.081 ; 2.963 ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 4.270 ; 4.132 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 3.354 ; 3.208 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 3.550 ; 3.361 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 3.593 ; 3.407 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 3.555 ; 3.380 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 3.531 ; 3.353 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 3.827 ; 3.631 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 3.645 ; 3.473 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 3.354 ; 3.208 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 3.814 ; 3.659 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 3.836 ; 3.657 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 3.904 ; 3.717 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 3.394 ; 3.249 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 3.650 ; 3.462 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 3.712 ; 3.581 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 3.913 ; 3.708 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 3.873 ; 3.695 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 3.910 ; 3.737 ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 4.587 ; 4.439 ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 3.431 ; 3.303 ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 4.863 ; 4.666 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 4.863 ; 4.666 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 5.139 ; 4.861 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 5.260 ; 5.026 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 5.437 ; 5.149 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 5.101 ; 4.837 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 5.658 ; 5.347 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 5.593 ; 5.265 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 5.482 ; 5.177 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 5.554 ; 5.253 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 7.757 ; 7.130 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 5.071 ; 4.865 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 5.913 ; 5.656 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 6.959 ; 6.433 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 5.502 ; 5.213 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 5.321 ; 5.096 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 8.546 ; 7.972 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 6.965 ; 6.674 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 5.294 ; 5.074 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 5.492 ; 5.299 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 5.152 ; 5.677 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]     ; main_clk_50 ; 3.984 ; 3.819 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]    ; main_clk_50 ; 4.968 ; 4.720 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]    ; main_clk_50 ; 5.336 ; 5.091 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]    ; main_clk_50 ; 4.816 ; 4.619 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]    ; main_clk_50 ; 4.993 ; 4.866 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]    ; main_clk_50 ; 4.509 ; 4.342 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]    ; main_clk_50 ; 4.270 ; 4.113 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]    ; main_clk_50 ; 4.560 ; 4.393 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]    ; main_clk_50 ; 4.711 ; 4.487 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]    ; main_clk_50 ; 3.984 ; 3.819 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]    ; main_clk_50 ; 4.158 ; 3.931 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]   ; main_clk_50 ; 4.427 ; 4.182 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]   ; main_clk_50 ; 4.304 ; 4.126 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]   ; main_clk_50 ; 4.884 ; 4.721 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]   ; main_clk_50 ; 4.488 ; 4.309 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]   ; main_clk_50 ; 4.195 ; 4.034 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]   ; main_clk_50 ; 4.567 ; 4.403 ; Rise       ; main_clk_50     ;
; SRAM_OE_N      ; main_clk_50 ; 5.839 ; 5.583 ; Rise       ; main_clk_50     ;
; SRAM_WE_N      ; main_clk_50 ; 5.104 ; 5.403 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 4.899 ; 4.776 ; Rise       ; main_clk_50     ;
;  VGA_B[0]      ; main_clk_50 ; 7.135 ; 6.697 ; Rise       ; main_clk_50     ;
;  VGA_B[1]      ; main_clk_50 ; 7.650 ; 7.154 ; Rise       ; main_clk_50     ;
;  VGA_B[2]      ; main_clk_50 ; 5.186 ; 5.038 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 4.899 ; 4.776 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 7.177 ; 6.891 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 6.930 ; 6.505 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 8.494 ; 8.027 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 6.671 ; 6.393 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 5.337 ; 5.294 ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.094 ; 2.144 ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 5.104 ; 5.075 ; Rise       ; main_clk_50     ;
;  VGA_G[0]      ; main_clk_50 ; 7.707 ; 7.375 ; Rise       ; main_clk_50     ;
;  VGA_G[1]      ; main_clk_50 ; 5.914 ; 5.759 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 6.666 ; 6.521 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 5.781 ; 5.672 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 5.614 ; 5.515 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 6.101 ; 5.862 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 5.104 ; 5.075 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 5.406 ; 5.243 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 5.282 ; 5.190 ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 5.075 ; 5.015 ; Rise       ; main_clk_50     ;
;  VGA_R[0]      ; main_clk_50 ; 6.369 ; 6.179 ; Rise       ; main_clk_50     ;
;  VGA_R[1]      ; main_clk_50 ; 5.075 ; 5.015 ; Rise       ; main_clk_50     ;
;  VGA_R[2]      ; main_clk_50 ; 6.686 ; 6.496 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 5.726 ; 5.684 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 6.180 ; 6.148 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 6.921 ; 6.712 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 6.022 ; 5.932 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 5.400 ; 5.329 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 7.544 ; 7.158 ; Rise       ; main_clk_50     ;
; VGA_test       ; main_clk_50 ; 5.635 ; 5.512 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.286 ; 0.410 ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.094 ; 2.144 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 5.123 ; 4.978 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 6.986 ; 6.856 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 7.620 ; 7.455 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 7.673 ; 7.508 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 7.620 ; 7.455 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 7.673 ; 7.508 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 7.978 ; 7.813 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 7.978 ; 7.813 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 7.913 ; 7.748 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 6.986 ; 6.856 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 7.894 ; 7.729 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 7.894 ; 7.729 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 7.942 ; 7.777 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 7.942 ; 7.777 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 7.893 ; 7.728 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 8.215 ; 8.050 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 7.610 ; 7.445 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 7.893 ; 7.728 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 4.780 ; 4.615 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 6.219 ; 6.074 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 6.561 ; 6.416 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 6.542 ; 6.397 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 6.542 ; 6.397 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 6.637 ; 6.492 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 6.547 ; 6.402 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 6.547 ; 6.402 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 5.665 ; 5.520 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 5.113 ; 4.948 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 5.384 ; 5.219 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 4.780 ; 4.615 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 4.800 ; 4.635 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 6.427 ; 6.262 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 6.781 ; 6.636 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 6.637 ; 6.492 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 6.781 ; 6.636 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 3.974 ; 3.829 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 6.749 ; 6.619 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 7.360 ; 7.195 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 7.411 ; 7.246 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 7.360 ; 7.195 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 7.411 ; 7.246 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 7.704 ; 7.539 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 7.704 ; 7.539 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 7.642 ; 7.477 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 6.749 ; 6.619 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 7.624 ; 7.459 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 7.624 ; 7.459 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 7.670 ; 7.505 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 7.670 ; 7.505 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 7.623 ; 7.458 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 7.932 ; 7.767 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 7.351 ; 7.186 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 7.623 ; 7.458 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 4.206 ; 4.041 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 5.550 ; 5.405 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 5.879 ; 5.734 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 5.860 ; 5.715 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 5.860 ; 5.715 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 5.952 ; 5.807 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 5.865 ; 5.720 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 5.865 ; 5.720 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 5.018 ; 4.873 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 4.526 ; 4.361 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 4.786 ; 4.621 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 4.206 ; 4.041 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 4.225 ; 4.060 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 5.787 ; 5.622 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 6.090 ; 5.945 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 5.952 ; 5.807 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 6.090 ; 5.945 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 4.905     ; 5.050     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 6.827     ; 6.957     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 7.410     ; 7.575     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 7.453     ; 7.618     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 7.410     ; 7.575     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 7.453     ; 7.618     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 7.758     ; 7.923     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 7.758     ; 7.923     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 7.680     ; 7.845     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 6.827     ; 6.957     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 7.640     ; 7.805     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 7.640     ; 7.805     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 7.721     ; 7.886     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 7.721     ; 7.886     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 7.638     ; 7.803     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 7.949     ; 8.114     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 7.351     ; 7.516     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 7.638     ; 7.803     ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 4.496     ; 4.661     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 5.918     ; 6.063     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 6.251     ; 6.396     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 6.228     ; 6.373     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 6.228     ; 6.373     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 6.265     ; 6.410     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 6.235     ; 6.380     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 6.235     ; 6.380     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 5.375     ; 5.520     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 4.824     ; 4.989     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 5.075     ; 5.240     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 4.496     ; 4.661     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 4.511     ; 4.676     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 6.080     ; 6.245     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 6.437     ; 6.582     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 6.265     ; 6.410     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 6.437     ; 6.582     ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 3.777     ; 3.922     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 6.590     ; 6.720     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 7.153     ; 7.318     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 7.194     ; 7.359     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 7.153     ; 7.318     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 7.194     ; 7.359     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 7.487     ; 7.652     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 7.487     ; 7.652     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 7.411     ; 7.576     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 6.590     ; 6.720     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 7.373     ; 7.538     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 7.373     ; 7.538     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 7.451     ; 7.616     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 7.451     ; 7.616     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 7.372     ; 7.537     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 7.670     ; 7.835     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 7.095     ; 7.260     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 7.372     ; 7.537     ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 3.927     ; 4.092     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 5.255     ; 5.400     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 5.575     ; 5.720     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 5.553     ; 5.698     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 5.553     ; 5.698     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 5.589     ; 5.734     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 5.560     ; 5.705     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 5.560     ; 5.705     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 4.734     ; 4.879     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 4.242     ; 4.407     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 4.483     ; 4.648     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 3.927     ; 4.092     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 3.941     ; 4.106     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 5.448     ; 5.613     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 5.753     ; 5.898     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 5.589     ; 5.734     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 5.753     ; 5.898     ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.656 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 7.107  ; 0.000         ;
; altera_reserved_tck ; 48.845 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; -0.340 ; -0.340        ;
; altera_reserved_tck ; 0.182  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 16.036 ; 0.000         ;
; altera_reserved_tck ; 49.170 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.489 ; 0.000         ;
; main_clk_50         ; 0.500 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.189  ; 0.000             ;
; altera_reserved_tck ; 49.433 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                       ;
+--------+----------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.107  ; CLOCK_50                   ; DRAM_CLK                                                            ; main_clk_50  ; main_clk_50 ; 10.000       ; 0.000      ; 0.893      ;
; 9.133  ; CLOCK_50                   ; SRAM_interface:sram_intf|state                                      ; main_clk_50  ; main_clk_50 ; 10.000       ; -0.277     ; 0.597      ;
; 10.246 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.675      ;
; 10.246 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.675      ;
; 10.269 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.652      ;
; 10.269 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.652      ;
; 10.296 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.625      ;
; 10.296 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.625      ;
; 10.315 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 9.605      ;
; 10.315 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 9.605      ;
; 10.333 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.588      ;
; 10.333 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.588      ;
; 10.359 ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.543      ;
; 10.359 ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.543      ;
; 10.387 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.534      ;
; 10.387 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.534      ;
; 10.394 ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.508      ;
; 10.394 ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.508      ;
; 10.415 ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.506      ;
; 10.415 ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.506      ;
; 10.418 ; print:printer|v_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.484      ;
; 10.418 ; print:printer|v_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.484      ;
; 10.424 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.677      ;
; 10.424 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.677      ;
; 10.447 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.654      ;
; 10.447 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.654      ;
; 10.462 ; print:printer|v_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.440      ;
; 10.462 ; print:printer|v_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.440      ;
; 10.474 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.627      ;
; 10.474 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.627      ;
; 10.483 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.124      ; 9.648      ;
; 10.484 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.124      ; 9.647      ;
; 10.484 ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.437      ;
; 10.484 ; print:printer|h_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.437      ;
; 10.493 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.093      ; 9.607      ;
; 10.493 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.093      ; 9.607      ;
; 10.495 ; print:printer|v_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 9.420      ;
; 10.495 ; print:printer|v_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 9.420      ;
; 10.496 ; print:printer|v_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.406      ;
; 10.496 ; print:printer|v_counter[6] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.406      ;
; 10.505 ; print:printer|v_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 9.410      ;
; 10.505 ; print:printer|v_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 9.410      ;
; 10.506 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.124      ; 9.625      ;
; 10.507 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.124      ; 9.624      ;
; 10.511 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.590      ;
; 10.511 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.590      ;
; 10.516 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.121      ; 9.612      ;
; 10.532 ; print:printer|v_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.370      ;
; 10.532 ; print:printer|v_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.370      ;
; 10.533 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.124      ; 9.598      ;
; 10.534 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.124      ; 9.597      ;
; 10.537 ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 9.545      ;
; 10.537 ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 9.545      ;
; 10.539 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.121      ; 9.589      ;
; 10.540 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.123      ; 9.590      ;
; 10.540 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.123      ; 9.590      ;
; 10.542 ; print:printer|h_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.379      ;
; 10.542 ; print:printer|h_counter[9] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.379      ;
; 10.552 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.123      ; 9.578      ;
; 10.553 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.123      ; 9.577      ;
; 10.563 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.123      ; 9.567      ;
; 10.563 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.123      ; 9.567      ;
; 10.564 ; print:printer|h_counter[8] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.357      ;
; 10.564 ; print:printer|h_counter[8] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 9.357      ;
; 10.565 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.536      ;
; 10.565 ; print:printer|h_counter[5] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.536      ;
; 10.566 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.121      ; 9.562      ;
; 10.570 ; print:printer|v_counter[0] ; stage1:first_stage|address_selector:address_selection|Address[1]    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 9.343      ;
; 10.570 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.119      ; 9.556      ;
; 10.570 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.124      ; 9.561      ;
; 10.571 ; print:printer|v_counter[0] ; stage1:first_stage|address_selector:address_selection|Address[8]    ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 9.543      ;
; 10.571 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.124      ; 9.560      ;
; 10.572 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.119      ; 9.554      ;
; 10.572 ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 9.510      ;
; 10.572 ; print:printer|v_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 9.510      ;
; 10.573 ; print:printer|v_counter[0] ; stage1:first_stage|address_selector:address_selection|Address[7]    ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.101      ; 9.535      ;
; 10.576 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 9.533      ;
; 10.577 ; print:printer|v_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.325      ;
; 10.577 ; print:printer|v_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.325      ;
; 10.585 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.120      ; 9.542      ;
; 10.587 ; print:printer|v_counter[8] ; stage2:second_stage|address_selector2:address_selection|Address[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.315      ;
; 10.587 ; print:printer|v_counter[8] ; stage2:second_stage|address_selector2:address_selection|Address[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.315      ;
; 10.590 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.122      ; 9.539      ;
; 10.590 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.123      ; 9.540      ;
; 10.590 ; print:printer|h_counter[3] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.123      ; 9.540      ;
; 10.591 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.122      ; 9.538      ;
; 10.593 ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.508      ;
; 10.593 ; print:printer|h_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 9.508      ;
; 10.593 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.119      ; 9.533      ;
; 10.594 ; print:printer|v_counter[0] ; stage1:first_stage|address_selector:address_selection|Address[10]   ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.116      ; 9.529      ;
; 10.595 ; print:printer|h_counter[1] ; stage2:second_stage|address_selector2:address_selection|Address[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.122      ; 9.534      ;
; 10.595 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.119      ; 9.531      ;
; 10.596 ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.105      ; 9.516      ;
; 10.596 ; print:printer|v_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 9.486      ;
; 10.596 ; print:printer|v_counter[4] ; stage2:second_stage|address_selector2:address_selection|Address[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 9.486      ;
; 10.597 ; print:printer|v_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.105      ; 9.515      ;
; 10.599 ; print:printer|h_counter[0] ; stage2:second_stage|address_selector2:address_selection|Address[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 9.510      ;
; 10.603 ; print:printer|h_counter[2] ; stage2:second_stage|address_selector2:address_selection|Address[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.121      ; 9.525      ;
; 10.609 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.122      ; 9.520      ;
; 10.609 ; print:printer|h_counter[7] ; stage2:second_stage|address_selector2:address_selection|Address[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.122      ; 9.520      ;
+--------+----------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 1.488      ;
; 48.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 1.473      ;
; 48.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.401      ;
; 48.985 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 1.345      ;
; 49.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.277      ;
; 49.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.247      ;
; 49.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.218      ;
; 49.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 1.190      ;
; 49.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.181      ;
; 49.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.183      ;
; 49.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.177      ;
; 49.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 1.129      ;
; 49.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.118      ;
; 49.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.094      ;
; 49.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 1.075      ;
; 49.325 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 1.004      ;
; 49.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 0.791      ;
; 49.677 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                               ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 0.646      ;
; 97.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.579      ;
; 97.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.579      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.490      ;
; 97.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.487      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.485      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.480      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.480      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.384      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.296      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.296      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.305      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.305      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.278      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.278      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.278      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.278      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.278      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.278      ;
; 97.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.232      ;
; 97.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.232      ;
; 97.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.232      ;
; 97.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.232      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.210      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.220      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.220      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.220      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.220      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.180      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.180      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.166      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.166      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.134      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.134      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.134      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.134      ;
; 97.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.122      ;
; 97.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.122      ;
; 97.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.122      ;
; 97.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.122      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.077      ;
; 97.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.074      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.072      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.069      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.069      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.069      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.069      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.069      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.340 ; CLOCK_50                                                                                                                                                                                      ; SRAM_interface:sram_intf|state                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.020     ; -0.276     ;
; 0.181  ; SOC:system|SOC_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                            ; SOC:system|SOC_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; SOC:system|SOC_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                            ; SOC:system|SOC_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; SOC:system|SOC_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; SOC:system|SOC_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; SOC:system|SOC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; SOC:system|SOC_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Flash_control:flash|wholeData[15]                                                                                                                                                             ; Flash_control:flash|wholeData[15]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Flash_control:flash|wholeData[12]                                                                                                                                                             ; Flash_control:flash|wholeData[12]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Flash_control:flash|wholeData[14]                                                                                                                                                             ; Flash_control:flash|wholeData[14]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Flash_control:flash|wholeData[13]                                                                                                                                                             ; Flash_control:flash|wholeData[13]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Flash_control:flash|wholeData[11]                                                                                                                                                             ; Flash_control:flash|wholeData[11]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Flash_control:flash|wholeData[8]                                                                                                                                                              ; Flash_control:flash|wholeData[8]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Flash_control:flash|wholeData[9]                                                                                                                                                              ; Flash_control:flash|wholeData[9]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Flash_control:flash|wholeData[10]                                                                                                                                                             ; Flash_control:flash|wholeData[10]                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Flash_control:flash|curr_state.start                                                                                                                                                          ; Flash_control:flash|curr_state.start                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; audio_interface:audio|flag1                                                                                                                                                                   ; audio_interface:audio|flag1                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; audio_interface:audio|state.start                                                                                                                                                             ; audio_interface:audio|state.start                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; audio_interface:audio|state.initialize                                                                                                                                                        ; audio_interface:audio|state.initialize                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; audio_interface:audio|state.b_stop0                                                                                                                                                           ; audio_interface:audio|state.b_stop0                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; audio_interface:audio|state.b_end                                                                                                                                                             ; audio_interface:audio|state.b_end                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; VGA_controller:vga0|v_counter[2]                                                                                                                                                              ; VGA_controller:vga0|v_counter[2]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; VGA_controller:vga0|v_counter[4]                                                                                                                                                              ; VGA_controller:vga0|v_counter[4]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; VGA_controller:vga0|v_counter[1]                                                                                                                                                              ; VGA_controller:vga0|v_counter[1]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; print:printer|v_counter[0]                                                                                                                                                                    ; print:printer|v_counter[0]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; print:printer|v_counter[4]                                                                                                                                                                    ; print:printer|v_counter[4]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; print:printer|v_counter[9]                                                                                                                                                                    ; print:printer|v_counter[9]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; print:printer|v_counter[1]                                                                                                                                                                    ; print:printer|v_counter[1]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; print:printer|v_counter[3]                                                                                                                                                                    ; print:printer|v_counter[3]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; print:printer|v_counter[5]                                                                                                                                                                    ; print:printer|v_counter[5]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; print:printer|v_counter[8]                                                                                                                                                                    ; print:printer|v_counter[8]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; sdram_buffer:queue|full_state                                                                                                                                                                 ; sdram_buffer:queue|full_state                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; sdram_buffer:queue|status                                                                                                                                                                     ; sdram_buffer:queue|status                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                              ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_rd                    ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_rd                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; VGA_controller:vga0|v_counter[0]                                                                                                                                                              ; VGA_controller:vga0|v_counter[0]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; VGA_controller:vga0|v_counter[8]                                                                                                                                                              ; VGA_controller:vga0|v_counter[8]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; VGA_controller:vga0|v_counter[7]                                                                                                                                                              ; VGA_controller:vga0|v_counter[7]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; VGA_controller:vga0|v_counter[6]                                                                                                                                                              ; VGA_controller:vga0|v_counter[6]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; VGA_controller:vga0|v_counter[5]                                                                                                                                                              ; VGA_controller:vga0|v_counter[5]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                             ; SOC:system|SOC_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|monitor_go           ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|monitor_go           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.184  ; print:printer|h_counter[9]                                                                                                                                                                    ; print:printer|h_counter[9]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; print:printer|h_counter[7]                                                                                                                                                                    ; print:printer|h_counter[7]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; print:printer|h_counter[8]                                                                                                                                                                    ; print:printer|h_counter[8]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; print:printer|h_counter[6]                                                                                                                                                                    ; print:printer|h_counter[6]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; print:printer|h_counter[5]                                                                                                                                                                    ; print:printer|h_counter[5]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; print:printer|h_counter[4]                                                                                                                                                                    ; print:printer|h_counter[4]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; print:printer|h_counter[3]                                                                                                                                                                    ; print:printer|h_counter[3]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; print:printer|h_counter[2]                                                                                                                                                                    ; print:printer|h_counter[2]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; print:printer|h_counter[1]                                                                                                                                                                    ; print:printer|h_counter[1]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; print:printer|h_counter[0]                                                                                                                                                                    ; print:printer|h_counter[0]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                          ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                     ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                        ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem_used[1]                                                                        ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem_used[1]                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                       ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                   ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                               ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                               ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                          ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                               ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0]                                                                                                                                     ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                                                                           ; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|active_cs_n                                                                                                                                                        ; SOC:system|SOC_sdram:sdram|active_cs_n                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|ack_refresh_request                                                                                                                                                ; SOC:system|SOC_sdram:sdram|ack_refresh_request                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|m_next.010000000                                                                                                                                                   ; SOC:system|SOC_sdram:sdram|m_next.010000000                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|m_state.000100000                                                                                                                                                  ; SOC:system|SOC_sdram:sdram|m_state.000100000                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                                                                           ; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                                                                           ; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|refresh_request                                                                                                                                                    ; SOC:system|SOC_sdram:sdram|refresh_request                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                                                                           ; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|init_done                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|init_done                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_next.101                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_next.101                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_state.101                                                                                                                                                        ; SOC:system|SOC_sdram:sdram|i_state.101                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_count[1]                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_count[1]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_count[0]                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_count[0]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_count[2]                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_count[2]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_next.000                                                                                                                                                         ; SOC:system|SOC_sdram:sdram|i_next.000                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_state.000                                                                                                                                                        ; SOC:system|SOC_sdram:sdram|i_state.000                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_refs[2]                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|i_refs[2]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_refs[1]                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|i_refs[1]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; SOC:system|SOC_sdram:sdram|i_refs[0]                                                                                                                                                          ; SOC:system|SOC_sdram:sdram|i_refs[0]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.307      ;
; 0.185  ; print:printer|state.normal                                                                                                                                                                    ; print:printer|state.normal                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; print:printer|state.reset                                                                                                                                                                     ; print:printer|state.reset                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; print:printer|state.initialization                                                                                                                                                            ; print:printer|state.initialization                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; print:printer|counter[2]                                                                                                                                                                      ; print:printer|counter[2]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; print:printer|counter[1]                                                                                                                                                                      ; print:printer|counter[1]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; print:printer|counter[0]                                                                                                                                                                      ; print:printer|counter[0]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                         ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 0.307      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.182 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.200 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.328      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.329      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.331      ;
; 0.208 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.332      ;
; 0.208 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.332      ;
; 0.219 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.343      ;
; 0.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.360      ;
; 0.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.375      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.377      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.378      ;
; 0.255 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.387      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.380      ;
; 0.256 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.380      ;
; 0.258 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.390      ;
; 0.260 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.261 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.262 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.386      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.272 ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.398      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.398      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.398      ;
; 0.276 ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.400      ;
; 0.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.407      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.415      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.036 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|bck0                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.785     ; 2.186      ;
; 16.048 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[3]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.783     ; 2.176      ;
; 16.048 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[2]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.783     ; 2.176      ;
; 16.048 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.783     ; 2.176      ;
; 16.048 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|Bcount[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.783     ; 2.176      ;
; 16.048 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|dack1                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.783     ; 2.176      ;
; 16.048 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|dack0                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.783     ; 2.176      ;
; 16.048 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|bck1                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.783     ; 2.176      ;
; 16.062 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[19]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.781     ; 2.164      ;
; 16.062 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.781     ; 2.164      ;
; 16.062 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[17]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.781     ; 2.164      ;
; 16.062 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[18]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.781     ; 2.164      ;
; 16.062 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[23]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.781     ; 2.164      ;
; 16.062 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[20]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.781     ; 2.164      ;
; 16.062 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[22]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.781     ; 2.164      ;
; 16.062 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[21]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.781     ; 2.164      ;
; 16.154 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[15]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.768     ; 2.085      ;
; 16.154 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[12]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.768     ; 2.085      ;
; 16.154 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[14]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.768     ; 2.085      ;
; 16.154 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[13]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.768     ; 2.085      ;
; 16.154 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[11]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.768     ; 2.085      ;
; 16.154 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[24]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.768     ; 2.085      ;
; 16.154 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[25]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.768     ; 2.085      ;
; 16.154 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|LRDATA[10]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.768     ; 2.085      ;
; 16.452 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_writedata[21]                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.476      ;
; 16.452 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_writedata[18]                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.476      ;
; 16.452 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.476      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b2                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b1                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b0                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.start                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d0                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a_ack                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a7                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a2                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a1                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a0                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b_ack                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b7                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b6                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b5                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b4                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.462 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.b3                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.778     ; 1.767      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d_ack                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d7                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d6                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d5                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d4                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d3                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d2                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.d1                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a6                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a5                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a4                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.500 ; sync:key_sync|q[0]                                                                                                                       ; audio_interface:audio|state.a3                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.779     ; 1.728      ;
; 16.547 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_addr[3]                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.014     ; 3.399      ;
; 16.566 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|za_data[18]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.322      ;
; 16.573 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 3.532      ;
; 16.573 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 3.532      ;
; 16.573 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 3.532      ;
; 16.573 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 3.532      ;
; 16.573 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 3.532      ;
; 16.573 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 3.532      ;
; 16.573 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 3.532      ;
; 16.573 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 3.532      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.293      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.293      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[2]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.293      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[3]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.293      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.296      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.296      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.296      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[17]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.296      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.293      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[2]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.293      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.293      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 3.295      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.293      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 3.295      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 3.295      ;
; 16.634 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 3.295      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[1]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.291      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.291      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[3]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.291      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[4]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.291      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[5]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.291      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.293      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.293      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.293      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.293      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.293      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.291      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.291      ;
; 16.635 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.291      ;
; 16.636 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 3.275      ;
; 16.636 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 3.275      ;
; 16.636 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator|av_readdata_pre[1]                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 3.279      ;
; 16.636 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 3.273      ;
; 16.636 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 3.273      ;
; 16.636 ; SOC:system|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 3.273      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 1.167      ;
; 49.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 1.167      ;
; 49.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 0.795      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.703      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.703      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.703      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.703      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.703      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.703      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.703      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.703      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.703      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.523      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.382      ;
; 98.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.167      ;
; 98.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.167      ;
; 98.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.003      ;
; 99.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.907      ;
; 99.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.907      ;
; 99.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.907      ;
; 99.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.907      ;
; 99.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.907      ;
; 99.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.907      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.875      ;
; 99.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.875      ;
; 99.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.875      ;
; 99.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.869      ;
; 99.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.869      ;
; 99.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.869      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.823      ;
; 99.281 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.686      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.489  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.613      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.779      ;
; 0.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.779      ;
; 0.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.779      ;
; 0.652  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.784      ;
; 0.652  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.784      ;
; 0.652  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.784      ;
; 0.662  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.788      ;
; 0.662  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.788      ;
; 0.662  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.788      ;
; 0.662  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.788      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.802      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.802      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.802      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.802      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.802      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.802      ;
; 0.729  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.024      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.024      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.059  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.197      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.313      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.469      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.469      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.469      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.469      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.469      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.469      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.469      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.469      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.469      ;
; 50.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.397      ; 0.703      ;
; 50.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.422      ; 1.024      ;
; 50.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.422      ; 1.024      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.500 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_next.000000001                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.623      ;
; 0.500 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.623      ;
; 0.500 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.623      ;
; 0.500 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.623      ;
; 0.500 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|rd_valid[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 0.623      ;
; 0.591 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000000001                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_next.000001000                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_count[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_count[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_next.010000000                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000000100                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.010000000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.712      ;
; 0.741 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.101                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.101                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.000                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.000                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.001                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.868      ;
; 0.746 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.867      ;
; 0.746 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000000010                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.867      ;
; 0.746 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|ack_refresh_request                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.867      ;
; 0.746 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_request                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.867      ;
; 0.746 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|init_done                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 0.867      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[13]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[0]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[3]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[4]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[5]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[6]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[9]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[10]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[11]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.754 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[12]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 0.862      ;
; 0.853 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.111                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.978      ;
; 0.853 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_next.010                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.978      ;
; 0.853 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_count[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.978      ;
; 0.853 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_count[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.978      ;
; 0.853 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_count[2]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.978      ;
; 0.853 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.011                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.978      ;
; 0.853 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.111                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.978      ;
; 0.853 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|i_state.010                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.978      ;
; 1.027 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.001000000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.146      ;
; 1.027 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|f_pop                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.146      ;
; 1.027 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000001000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.146      ;
; 1.027 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.000100000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.146      ;
; 1.038 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|m_state.100000000                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.029      ; 1.151      ;
; 1.038 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[0]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.029      ; 1.151      ;
; 1.038 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[1]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.029      ; 1.151      ;
; 1.038 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|rd_address                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.029      ; 1.151      ;
; 1.048 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[8]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.022      ; 1.154      ;
; 1.048 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[7]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.022      ; 1.154      ;
; 1.048 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[2]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.022      ; 1.154      ;
; 1.048 ; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_sdram:sdram|refresh_counter[1]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.022      ; 1.154      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                       ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.024     ; 1.537      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                       ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.024     ; 1.537      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.024     ; 1.537      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[12]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.565      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.565      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.017     ; 1.544      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.024     ; 1.537      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.024     ; 1.537      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.024     ; 1.537      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.017     ; 1.544      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.017     ; 1.544      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.008      ; 1.569      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[11]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.008      ; 1.569      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[12]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.008      ; 1.569      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[13]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.008      ; 1.569      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[14]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.008      ; 1.569      ;
; 1.477 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.008      ; 1.569      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.015     ; 1.547      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.015     ; 1.547      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.015     ; 1.547      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.015     ; 1.547      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.020     ; 1.542      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.020     ; 1.542      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_cs:otg_hpi_r|data_out                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.007     ; 1.555      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]   ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.020     ; 1.542      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]   ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.020     ; 1.542      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.015     ; 1.547      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                    ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.015     ; 1.547      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                    ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.015     ; 1.547      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_cs:otg_hpi_cs|data_out                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.007     ; 1.555      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.015     ; 1.547      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]   ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.015     ; 1.547      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[6]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[7]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.478 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_otg_hpi_data:otg_hpi_data|data_out[9]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.583      ;
; 1.479 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[30]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.006      ; 1.569      ;
; 1.479 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[7]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.011      ; 1.574      ;
; 1.479 ; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SOC:system|SOC_keycode:keycode|data_out[29]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.006      ; 1.569      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 9.189 ; 9.344        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[16]                                                                                                      ;
; 9.189 ; 9.344        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[22]                                                                                                      ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[17]                                                                                                      ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[18]                                                                                                      ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[19]                                                                                                      ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[20]                                                                                                      ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[23]                                                                                                      ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[24]                                                                                                      ;
; 9.190 ; 9.374        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[14]                                                                         ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[21]                                                                                                      ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[28]                                                                                                      ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[29]                                                                                                      ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[30]                                                                                                      ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[31]                                                                                                      ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[7]                                                                            ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[10]                                                                         ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[11]                                                                         ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[13]                                                                         ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[6]                                                                          ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[7]                                                                          ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[8]                                                                          ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[9]                                                                          ;
; 9.192 ; 9.347        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[25]                                                                                                      ;
; 9.192 ; 9.347        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[26]                                                                                                      ;
; 9.192 ; 9.347        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_sdram:sdram|za_data[27]                                                                                                      ;
; 9.193 ; 9.377        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[16]                                                                         ;
; 9.194 ; 9.378        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[12]                                                                         ;
; 9.194 ; 9.378        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[15]                                                                         ;
; 9.194 ; 9.378        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[17]                                                                         ;
; 9.194 ; 9.378        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[18]                                                                         ;
; 9.194 ; 9.378        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[19]                                                                         ;
; 9.194 ; 9.378        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[20]                                                                         ;
; 9.194 ; 9.378        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[21]                                                                         ;
; 9.194 ; 9.378        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[22]                                                                         ;
; 9.194 ; 9.378        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage2:second_stage|address_selector2:address_selection|Address[23]                                                                         ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[10]                                                                           ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[12]                                                                           ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[13]                                                                           ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[15]                                                                           ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[19]                                                                           ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[20]                                                                           ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[21]                                                                           ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[4]                                                                            ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[5]                                                                            ;
; 9.195 ; 9.379        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[6]                                                                            ;
; 9.196 ; 9.380        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[11]                                                                           ;
; 9.196 ; 9.380        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[14]                                                                           ;
; 9.196 ; 9.380        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[16]                                                                           ;
; 9.196 ; 9.380        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[17]                                                                           ;
; 9.196 ; 9.380        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[3]                                                                            ;
; 9.196 ; 9.380        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[9]                                                                            ;
; 9.197 ; 9.381        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[18]                                                                           ;
; 9.197 ; 9.381        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; stage1:first_stage|address_selector:address_selection|Address[8]                                                                            ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a104~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a104~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a110~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a110~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a115~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a115~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a126~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a126~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a128~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a128~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a133~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a133~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a146~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a146~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a172~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a172~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a176~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a176~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a179~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a179~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a195~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a195~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a1~porta_address_reg0   ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a1~porta_we_reg         ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a205~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a205~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a206~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a206~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a231~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a231~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a243~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a243~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a252~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a252~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a35~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a35~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a50~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a50~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a51~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a51~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a52~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a52~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a61~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a61~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ram_block1a97~porta_address_reg0  ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.433 ; 49.649       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ;
; 49.433 ; 49.649       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ;
; 49.434 ; 49.650       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                               ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tck                                                                                                                                                                                                                                                                                                                    ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tckutap                                                                                                                                                                                                                                                                                                                ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                                                                 ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                           ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                   ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                   ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                   ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.400 ; 0.796 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.162 ; 2.654 ; Rise       ; altera_reserved_tck ;
; AUD_BCLK            ; main_clk_50         ; 3.441 ; 4.370 ; Rise       ; main_clk_50         ;
; AUD_DACLRCK         ; main_clk_50         ; 3.382 ; 4.323 ; Rise       ; main_clk_50         ;
; CLOCK_50            ; main_clk_50         ; 0.253 ; 0.867 ; Rise       ; main_clk_50         ;
; DRAM_DQ[*]          ; main_clk_50         ; 2.052 ; 2.767 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[16]        ; main_clk_50         ; 2.011 ; 2.726 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[17]        ; main_clk_50         ; 2.022 ; 2.737 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[18]        ; main_clk_50         ; 2.025 ; 2.740 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[19]        ; main_clk_50         ; 2.034 ; 2.749 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[20]        ; main_clk_50         ; 2.024 ; 2.739 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[21]        ; main_clk_50         ; 2.052 ; 2.767 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[22]        ; main_clk_50         ; 2.021 ; 2.736 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[23]        ; main_clk_50         ; 2.007 ; 2.722 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[24]        ; main_clk_50         ; 2.008 ; 2.723 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[25]        ; main_clk_50         ; 1.980 ; 2.695 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[26]        ; main_clk_50         ; 2.010 ; 2.725 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[27]        ; main_clk_50         ; 2.010 ; 2.725 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[28]        ; main_clk_50         ; 1.991 ; 2.706 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[29]        ; main_clk_50         ; 1.993 ; 2.708 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[30]        ; main_clk_50         ; 2.021 ; 2.736 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[31]        ; main_clk_50         ; 2.037 ; 2.752 ; Rise       ; main_clk_50         ;
; FL_DQ[*]            ; main_clk_50         ; 2.191 ; 2.976 ; Rise       ; main_clk_50         ;
;  FL_DQ[0]           ; main_clk_50         ; 2.039 ; 2.827 ; Rise       ; main_clk_50         ;
;  FL_DQ[1]           ; main_clk_50         ; 2.191 ; 2.976 ; Rise       ; main_clk_50         ;
;  FL_DQ[2]           ; main_clk_50         ; 2.058 ; 2.825 ; Rise       ; main_clk_50         ;
;  FL_DQ[3]           ; main_clk_50         ; 2.049 ; 2.814 ; Rise       ; main_clk_50         ;
;  FL_DQ[4]           ; main_clk_50         ; 1.923 ; 2.675 ; Rise       ; main_clk_50         ;
;  FL_DQ[5]           ; main_clk_50         ; 1.814 ; 2.564 ; Rise       ; main_clk_50         ;
;  FL_DQ[6]           ; main_clk_50         ; 1.942 ; 2.715 ; Rise       ; main_clk_50         ;
;  FL_DQ[7]           ; main_clk_50         ; 1.927 ; 2.683 ; Rise       ; main_clk_50         ;
; KEY[*]              ; main_clk_50         ; 1.621 ; 2.351 ; Rise       ; main_clk_50         ;
;  KEY[1]             ; main_clk_50         ; 1.621 ; 2.351 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]         ; main_clk_50         ; 2.743 ; 3.549 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; 2.498 ; 3.254 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; 2.456 ; 3.208 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; 2.648 ; 3.431 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; 2.433 ; 3.187 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; 2.666 ; 3.458 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; 2.463 ; 3.220 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; 2.479 ; 3.235 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; 2.725 ; 3.521 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; 2.670 ; 3.473 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; 2.655 ; 3.433 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; 2.417 ; 3.153 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; 2.502 ; 3.253 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; 2.714 ; 3.526 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; 2.605 ; 3.379 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; 2.743 ; 3.549 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; 2.629 ; 3.412 ; Rise       ; main_clk_50         ;
; SRAM_DQ[*]          ; main_clk_50         ; 3.999 ; 5.035 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[0]         ; main_clk_50         ; 3.812 ; 4.840 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[1]         ; main_clk_50         ; 3.999 ; 5.035 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[2]         ; main_clk_50         ; 3.853 ; 4.864 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[3]         ; main_clk_50         ; 3.941 ; 4.976 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[4]         ; main_clk_50         ; 3.745 ; 4.784 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[5]         ; main_clk_50         ; 3.771 ; 4.787 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[6]         ; main_clk_50         ; 3.730 ; 4.759 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[7]         ; main_clk_50         ; 3.847 ; 4.870 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[8]         ; main_clk_50         ; 2.086 ; 2.805 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[9]         ; main_clk_50         ; 2.074 ; 2.797 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[10]        ; main_clk_50         ; 2.109 ; 2.828 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[11]        ; main_clk_50         ; 2.101 ; 2.820 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[12]        ; main_clk_50         ; 2.042 ; 2.764 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[13]        ; main_clk_50         ; 2.180 ; 2.920 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[14]        ; main_clk_50         ; 2.167 ; 2.901 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[15]        ; main_clk_50         ; 2.184 ; 2.929 ; Rise       ; main_clk_50         ;
; SW[*]               ; main_clk_50         ; 3.698 ; 4.510 ; Rise       ; main_clk_50         ;
;  SW[2]              ; main_clk_50         ; 3.698 ; 4.510 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.586  ; 1.148  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.574  ; 0.179  ; Rise       ; altera_reserved_tck ;
; AUD_BCLK            ; main_clk_50         ; -2.984 ; -3.900 ; Rise       ; main_clk_50         ;
; AUD_DACLRCK         ; main_clk_50         ; -2.922 ; -3.842 ; Rise       ; main_clk_50         ;
; CLOCK_50            ; main_clk_50         ; 0.340  ; -0.279 ; Rise       ; main_clk_50         ;
; DRAM_DQ[*]          ; main_clk_50         ; -1.606 ; -2.315 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[16]        ; main_clk_50         ; -1.638 ; -2.347 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[17]        ; main_clk_50         ; -1.649 ; -2.358 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[18]        ; main_clk_50         ; -1.652 ; -2.361 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[19]        ; main_clk_50         ; -1.661 ; -2.370 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[20]        ; main_clk_50         ; -1.651 ; -2.360 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[21]        ; main_clk_50         ; -1.680 ; -2.389 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[22]        ; main_clk_50         ; -1.648 ; -2.357 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[23]        ; main_clk_50         ; -1.635 ; -2.344 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[24]        ; main_clk_50         ; -1.635 ; -2.344 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[25]        ; main_clk_50         ; -1.606 ; -2.315 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[26]        ; main_clk_50         ; -1.636 ; -2.345 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[27]        ; main_clk_50         ; -1.636 ; -2.345 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[28]        ; main_clk_50         ; -1.617 ; -2.326 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[29]        ; main_clk_50         ; -1.619 ; -2.328 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[30]        ; main_clk_50         ; -1.647 ; -2.356 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[31]        ; main_clk_50         ; -1.663 ; -2.372 ; Rise       ; main_clk_50         ;
; FL_DQ[*]            ; main_clk_50         ; -1.380 ; -2.115 ; Rise       ; main_clk_50         ;
;  FL_DQ[0]           ; main_clk_50         ; -1.599 ; -2.370 ; Rise       ; main_clk_50         ;
;  FL_DQ[1]           ; main_clk_50         ; -1.743 ; -2.512 ; Rise       ; main_clk_50         ;
;  FL_DQ[2]           ; main_clk_50         ; -1.616 ; -2.367 ; Rise       ; main_clk_50         ;
;  FL_DQ[3]           ; main_clk_50         ; -1.605 ; -2.354 ; Rise       ; main_clk_50         ;
;  FL_DQ[4]           ; main_clk_50         ; -1.486 ; -2.223 ; Rise       ; main_clk_50         ;
;  FL_DQ[5]           ; main_clk_50         ; -1.380 ; -2.115 ; Rise       ; main_clk_50         ;
;  FL_DQ[6]           ; main_clk_50         ; -1.433 ; -2.175 ; Rise       ; main_clk_50         ;
;  FL_DQ[7]           ; main_clk_50         ; -1.490 ; -2.231 ; Rise       ; main_clk_50         ;
; KEY[*]              ; main_clk_50         ; -1.354 ; -2.079 ; Rise       ; main_clk_50         ;
;  KEY[1]             ; main_clk_50         ; -1.354 ; -2.079 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]         ; main_clk_50         ; -2.004 ; -2.735 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; -2.082 ; -2.830 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; -2.039 ; -2.784 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; -2.226 ; -3.001 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; -2.019 ; -2.766 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; -2.241 ; -3.024 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; -2.048 ; -2.798 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; -2.062 ; -2.810 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; -2.299 ; -3.087 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; -2.245 ; -3.040 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; -2.232 ; -3.003 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; -2.004 ; -2.735 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; -2.087 ; -2.832 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; -2.288 ; -3.090 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; -2.186 ; -2.953 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; -2.318 ; -3.115 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; -2.206 ; -2.981 ; Rise       ; main_clk_50         ;
; SRAM_DQ[*]          ; main_clk_50         ; -1.635 ; -2.345 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[0]         ; main_clk_50         ; -3.338 ; -4.340 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[1]         ; main_clk_50         ; -3.522 ; -4.539 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[2]         ; main_clk_50         ; -3.381 ; -4.374 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[3]         ; main_clk_50         ; -3.467 ; -4.482 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[4]         ; main_clk_50         ; -3.271 ; -4.283 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[5]         ; main_clk_50         ; -3.303 ; -4.300 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[6]         ; main_clk_50         ; -3.258 ; -4.262 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[7]         ; main_clk_50         ; -3.375 ; -4.379 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[8]         ; main_clk_50         ; -1.680 ; -2.388 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[9]         ; main_clk_50         ; -1.667 ; -2.378 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[10]        ; main_clk_50         ; -1.704 ; -2.412 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[11]        ; main_clk_50         ; -1.696 ; -2.403 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[12]        ; main_clk_50         ; -1.635 ; -2.345 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[13]        ; main_clk_50         ; -1.768 ; -2.493 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[14]        ; main_clk_50         ; -1.755 ; -2.475 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[15]        ; main_clk_50         ; -1.772 ; -2.502 ; Rise       ; main_clk_50         ;
; SW[*]               ; main_clk_50         ; -2.368 ; -3.095 ; Rise       ; main_clk_50         ;
;  SW[2]              ; main_clk_50         ; -2.368 ; -3.095 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 5.289 ; 5.598 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 3.664 ; 3.854 ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 2.222 ; 2.085 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 2.195 ; 2.058 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.144 ; 2.007 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.057 ; 1.941 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 2.222 ; 2.085 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 2.154 ; 2.017 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 2.162 ; 2.025 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.087 ; 1.971 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.113 ; 1.997 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 2.167 ; 2.030 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 2.162 ; 2.025 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.123 ; 2.007 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 2.187 ; 2.050 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 2.172 ; 2.035 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 2.194 ; 2.057 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.067 ; 1.951 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 2.194 ; 2.057 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 2.161 ; 2.024 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.346 ; 0.893 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 2.214 ; 2.077 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 2.244 ; 2.107 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 2.172 ; 2.035 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 2.227 ; 2.090 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 2.244 ; 2.107 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 2.197 ; 2.060 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 2.207 ; 2.070 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 2.242 ; 2.105 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 2.184 ; 2.047 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 2.173 ; 2.036 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 2.157 ; 2.020 ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 4.810 ; 4.667 ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 2.771 ; 2.783 ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 3.058 ; 3.122 ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 2.587 ; 2.589 ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 2.677 ; 2.684 ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 2.585 ; 2.582 ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 2.584 ; 2.581 ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 2.599 ; 2.603 ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 4.236 ; 4.015 ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 2.646 ; 2.653 ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 2.681 ; 2.686 ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 2.929 ; 2.979 ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 2.915 ; 2.965 ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 3.341 ; 3.438 ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 3.121 ; 3.202 ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 3.163 ; 3.251 ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 4.810 ; 4.667 ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 3.015 ; 3.081 ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 2.751 ; 2.759 ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 2.558 ; 2.556 ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 2.554 ; 2.543 ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 2.964 ; 3.006 ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 3.627 ; 3.774 ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 2.618 ; 2.614 ; Rise       ; main_clk_50     ;
; FL_CE_N        ; main_clk_50 ; 3.661 ; 3.548 ; Rise       ; main_clk_50     ;
; FL_OE_N        ; main_clk_50 ; 3.570 ; 3.466 ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 4.491 ; 4.629 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 4.051 ; 4.215 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 4.491 ; 4.629 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 3.875 ; 3.984 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 3.314 ; 3.344 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 3.081 ; 3.136 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 4.416 ; 4.613 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 3.464 ; 3.395 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 4.539 ; 4.549 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 2.938 ; 2.906 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 3.485 ; 3.587 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 3.633 ; 3.791 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 3.518 ; 3.611 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 3.748 ; 3.819 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 4.379 ; 4.549 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 4.539 ; 4.391 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 5.995 ; 5.919 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 5.696 ; 5.735 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 5.225 ; 5.635 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 5.776 ; 5.831 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 5.769 ; 5.828 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 5.757 ; 5.818 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 5.771 ; 5.831 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 5.995 ; 5.919 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 6.984 ; 7.183 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 6.526 ; 6.691 ; Rise       ; main_clk_50     ;
;  HEX3[1]       ; main_clk_50 ; 6.984 ; 7.183 ; Rise       ; main_clk_50     ;
;  HEX3[2]       ; main_clk_50 ; 6.725 ; 6.503 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 5.938 ; 5.999 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 5.544 ; 5.899 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 5.543 ; 5.894 ; Rise       ; main_clk_50     ;
;  HEX3[6]       ; main_clk_50 ; 5.865 ; 5.817 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 2.898 ; 2.983 ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 4.149 ; 4.366 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 4.292 ; 4.210 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 4.292 ; 4.210 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 2.054 ; 2.040 ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 2.680 ; 2.773 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 2.501 ; 2.532 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 2.276 ; 2.286 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 2.297 ; 2.317 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 2.296 ; 2.307 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 2.272 ; 2.283 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 2.433 ; 2.469 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 2.338 ; 2.353 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 2.188 ; 2.191 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 2.390 ; 2.463 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 2.437 ; 2.482 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 2.473 ; 2.521 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 2.222 ; 2.228 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 2.345 ; 2.366 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 2.395 ; 2.434 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 2.501 ; 2.532 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 2.458 ; 2.504 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 2.488 ; 2.531 ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 2.877 ; 2.990 ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 2.261 ; 2.275 ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 7.892 ; 7.801 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 5.755 ; 6.084 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 5.912 ; 6.274 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 6.112 ; 6.498 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 5.959 ; 6.294 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 6.113 ; 6.470 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 6.020 ; 6.382 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 6.076 ; 6.448 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 6.002 ; 6.350 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 6.015 ; 6.361 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 7.613 ; 7.801 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 5.700 ; 5.993 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 6.019 ; 6.357 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 7.188 ; 7.290 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 5.873 ; 6.193 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 5.823 ; 6.141 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 7.892 ; 7.784 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 6.468 ; 6.809 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 6.818 ; 6.981 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 5.964 ; 6.042 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 3.774 ; 3.980 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]     ; main_clk_50 ; 3.285 ; 3.439 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]    ; main_clk_50 ; 3.061 ; 3.183 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]    ; main_clk_50 ; 3.285 ; 3.439 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]    ; main_clk_50 ; 3.012 ; 3.133 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]    ; main_clk_50 ; 3.127 ; 3.281 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]    ; main_clk_50 ; 2.827 ; 2.938 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]    ; main_clk_50 ; 2.709 ; 2.791 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]    ; main_clk_50 ; 2.866 ; 2.961 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]    ; main_clk_50 ; 2.908 ; 3.010 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]    ; main_clk_50 ; 2.566 ; 2.611 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]    ; main_clk_50 ; 2.632 ; 2.678 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]   ; main_clk_50 ; 2.780 ; 2.852 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]   ; main_clk_50 ; 2.749 ; 2.820 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]   ; main_clk_50 ; 3.064 ; 3.192 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]   ; main_clk_50 ; 2.814 ; 2.917 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]   ; main_clk_50 ; 2.658 ; 2.735 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]   ; main_clk_50 ; 2.866 ; 2.973 ; Rise       ; main_clk_50     ;
; SRAM_OE_N      ; main_clk_50 ; 3.544 ; 3.727 ; Rise       ; main_clk_50     ;
; SRAM_WE_N      ; main_clk_50 ; 3.413 ; 3.280 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 4.900 ; 5.301 ; Rise       ; main_clk_50     ;
;  VGA_B[0]      ; main_clk_50 ; 4.182 ; 4.456 ; Rise       ; main_clk_50     ;
;  VGA_B[1]      ; main_clk_50 ; 4.471 ; 4.776 ; Rise       ; main_clk_50     ;
;  VGA_B[2]      ; main_clk_50 ; 3.181 ; 3.363 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 3.042 ; 3.205 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 4.264 ; 4.577 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 4.073 ; 4.329 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 4.900 ; 5.301 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 3.953 ; 4.237 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 3.318 ; 3.539 ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.509 ; 2.082 ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 4.534 ; 4.891 ; Rise       ; main_clk_50     ;
;  VGA_G[0]      ; main_clk_50 ; 4.534 ; 4.891 ; Rise       ; main_clk_50     ;
;  VGA_G[1]      ; main_clk_50 ; 3.560 ; 3.804 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 4.002 ; 4.325 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 3.504 ; 3.754 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 3.451 ; 3.689 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 3.672 ; 3.914 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 3.179 ; 3.390 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 3.293 ; 3.495 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 3.262 ; 3.464 ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 4.153 ; 4.470 ; Rise       ; main_clk_50     ;
;  VGA_R[0]      ; main_clk_50 ; 3.873 ; 4.149 ; Rise       ; main_clk_50     ;
;  VGA_R[1]      ; main_clk_50 ; 3.167 ; 3.365 ; Rise       ; main_clk_50     ;
;  VGA_R[2]      ; main_clk_50 ; 4.037 ; 4.335 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 3.538 ; 3.802 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 3.812 ; 4.122 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 4.153 ; 4.470 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 3.724 ; 3.988 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 3.342 ; 3.555 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 4.476 ; 4.768 ; Rise       ; main_clk_50     ;
; VGA_test       ; main_clk_50 ; 3.380 ; 3.632 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.346 ; 0.893 ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.509 ; 2.082 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 3.989 ; 4.212 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 3.290 ; 3.470 ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 1.784 ; 1.672 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.920 ; 1.787 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.871 ; 1.738 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.784 ; 1.672 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.948 ; 1.815 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.881 ; 1.748 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.889 ; 1.756 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.814 ; 1.702 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.839 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.894 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.889 ; 1.756 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.848 ; 1.736 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.913 ; 1.780 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.899 ; 1.766 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.794 ; 1.682 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.794 ; 1.682 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.919 ; 1.786 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.888 ; 1.755 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.106 ; 0.652 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.939 ; 1.806 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.899 ; 1.766 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.899 ; 1.766 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.952 ; 1.819 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.970 ; 1.837 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.923 ; 1.790 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.933 ; 1.800 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.969 ; 1.836 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.910 ; 1.777 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.899 ; 1.766 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.884 ; 1.751 ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 2.218 ; 2.206 ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 2.427 ; 2.437 ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 2.703 ; 2.762 ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 2.248 ; 2.248 ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 2.335 ; 2.339 ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 2.246 ; 2.242 ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 2.246 ; 2.241 ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 2.260 ; 2.261 ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 3.893 ; 3.669 ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 2.305 ; 2.309 ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 2.339 ; 2.341 ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 2.578 ; 2.624 ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 2.564 ; 2.610 ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 2.972 ; 3.064 ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 2.762 ; 2.838 ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 2.801 ; 2.884 ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 4.443 ; 4.294 ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 2.660 ; 2.721 ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 2.408 ; 2.413 ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 2.221 ; 2.217 ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 2.218 ; 2.206 ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 2.613 ; 2.650 ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 3.247 ; 3.386 ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 2.281 ; 2.275 ; Rise       ; main_clk_50     ;
; FL_CE_N        ; main_clk_50 ; 3.279 ; 3.173 ; Rise       ; main_clk_50     ;
; FL_OE_N        ; main_clk_50 ; 3.192 ; 3.094 ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 2.190 ; 2.229 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 3.281 ; 3.441 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 3.740 ; 3.878 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 3.111 ; 3.375 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 2.190 ; 2.229 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 2.502 ; 2.406 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 3.729 ; 3.863 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 2.721 ; 2.651 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 2.187 ; 2.204 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 2.187 ; 2.204 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 2.719 ; 2.812 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 2.980 ; 3.016 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 2.740 ; 2.844 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 2.965 ; 3.202 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 3.632 ; 3.886 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 3.774 ; 3.624 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 3.394 ; 3.432 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 3.485 ; 3.526 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 3.394 ; 3.432 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 3.564 ; 3.700 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 3.555 ; 3.616 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 3.607 ; 3.608 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 3.558 ; 3.621 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 3.778 ; 3.701 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 3.096 ; 3.065 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 3.747 ; 3.893 ; Rise       ; main_clk_50     ;
;  HEX3[1]       ; main_clk_50 ; 4.185 ; 4.580 ; Rise       ; main_clk_50     ;
;  HEX3[2]       ; main_clk_50 ; 3.970 ; 4.057 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 3.177 ; 3.223 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 3.097 ; 3.129 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 3.096 ; 3.126 ; Rise       ; main_clk_50     ;
;  HEX3[6]       ; main_clk_50 ; 3.097 ; 3.065 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 2.416 ; 2.470 ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 2.649 ; 2.715 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 1.739 ; 1.724 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 3.948 ; 3.858 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 1.739 ; 1.724 ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 2.342 ; 2.429 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 1.871 ; 1.871 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 1.956 ; 1.963 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 1.975 ; 1.992 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 1.976 ; 1.984 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 1.952 ; 1.960 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 2.107 ; 2.139 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 2.015 ; 2.027 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 1.871 ; 1.871 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 2.063 ; 2.130 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 2.111 ; 2.151 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 2.146 ; 2.189 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 1.905 ; 1.908 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 2.024 ; 2.040 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 2.070 ; 2.105 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 2.173 ; 2.201 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 2.130 ; 2.172 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 2.159 ; 2.198 ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 2.531 ; 2.637 ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 1.940 ; 1.951 ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 2.606 ; 2.718 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 2.606 ; 2.718 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 2.735 ; 2.857 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 2.825 ; 2.964 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 2.922 ; 3.020 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 2.738 ; 2.840 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 2.979 ; 3.060 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 2.949 ; 3.014 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 2.909 ; 2.971 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 2.952 ; 3.010 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 4.580 ; 4.482 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 2.781 ; 2.766 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 3.166 ; 3.253 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 4.263 ; 4.073 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 2.987 ; 3.018 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 2.899 ; 2.908 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 5.114 ; 5.020 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 3.695 ; 3.820 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 2.858 ; 2.916 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 2.949 ; 2.964 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 3.354 ; 3.590 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]     ; main_clk_50 ; 2.236 ; 2.276 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]    ; main_clk_50 ; 2.707 ; 2.823 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]    ; main_clk_50 ; 2.922 ; 3.067 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]    ; main_clk_50 ; 2.660 ; 2.774 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]    ; main_clk_50 ; 2.771 ; 2.916 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]    ; main_clk_50 ; 2.481 ; 2.586 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]    ; main_clk_50 ; 2.368 ; 2.445 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]    ; main_clk_50 ; 2.520 ; 2.609 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]    ; main_clk_50 ; 2.560 ; 2.656 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]    ; main_clk_50 ; 2.236 ; 2.276 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]    ; main_clk_50 ; 2.298 ; 2.340 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]   ; main_clk_50 ; 2.441 ; 2.508 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]   ; main_clk_50 ; 2.411 ; 2.477 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]   ; main_clk_50 ; 2.713 ; 2.833 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]   ; main_clk_50 ; 2.470 ; 2.566 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]   ; main_clk_50 ; 2.319 ; 2.391 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]   ; main_clk_50 ; 2.520 ; 2.620 ; Rise       ; main_clk_50     ;
; SRAM_OE_N      ; main_clk_50 ; 3.170 ; 3.343 ; Rise       ; main_clk_50     ;
; SRAM_WE_N      ; main_clk_50 ; 3.042 ; 2.917 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 2.688 ; 2.842 ; Rise       ; main_clk_50     ;
;  VGA_B[0]      ; main_clk_50 ; 3.782 ; 4.042 ; Rise       ; main_clk_50     ;
;  VGA_B[1]      ; main_clk_50 ; 4.059 ; 4.350 ; Rise       ; main_clk_50     ;
;  VGA_B[2]      ; main_clk_50 ; 2.821 ; 2.992 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 2.688 ; 2.842 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 3.861 ; 4.159 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 3.677 ; 3.920 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 4.469 ; 4.853 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 3.561 ; 3.832 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 2.952 ; 3.162 ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.222 ; 1.794 ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 2.817 ; 3.018 ; Rise       ; main_clk_50     ;
;  VGA_G[0]      ; main_clk_50 ; 4.118 ; 4.459 ; Rise       ; main_clk_50     ;
;  VGA_G[1]      ; main_clk_50 ; 3.183 ; 3.415 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 3.608 ; 3.916 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 3.129 ; 3.366 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 3.080 ; 3.306 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 3.293 ; 3.522 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 2.817 ; 3.018 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 2.928 ; 3.120 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 2.898 ; 3.089 ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 2.806 ; 2.994 ; Rise       ; main_clk_50     ;
;  VGA_R[0]      ; main_clk_50 ; 3.484 ; 3.747 ; Rise       ; main_clk_50     ;
;  VGA_R[1]      ; main_clk_50 ; 2.806 ; 2.994 ; Rise       ; main_clk_50     ;
;  VGA_R[2]      ; main_clk_50 ; 3.642 ; 3.927 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 3.162 ; 3.413 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 3.425 ; 3.721 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 3.753 ; 4.055 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 3.341 ; 3.593 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 2.974 ; 3.177 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 4.064 ; 4.341 ; Rise       ; main_clk_50     ;
; VGA_test       ; main_clk_50 ; 3.010 ; 3.252 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.106 ; 0.652 ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.222 ; 1.794 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 2.870 ; 2.796 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 4.069 ; 4.004 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 4.424 ; 4.331 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 4.447 ; 4.354 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 4.424 ; 4.331 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 4.447 ; 4.354 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 4.618 ; 4.525 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 4.618 ; 4.525 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 4.580 ; 4.487 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 4.069 ; 4.004 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 4.568 ; 4.475 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 4.568 ; 4.475 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 4.598 ; 4.505 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 4.598 ; 4.505 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 4.567 ; 4.474 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 4.742 ; 4.649 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 4.404 ; 4.311 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 4.567 ; 4.474 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 2.648 ; 2.555 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 3.393 ; 3.319 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 3.588 ; 3.514 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 3.574 ; 3.500 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 3.574 ; 3.500 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 3.590 ; 3.516 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 3.576 ; 3.502 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 3.576 ; 3.502 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 3.103 ; 3.029 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 2.829 ; 2.736 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 2.977 ; 2.884 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 2.648 ; 2.555 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 2.661 ; 2.568 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 3.521 ; 3.428 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 3.690 ; 3.616 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 3.590 ; 3.516 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 3.690 ; 3.616 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 2.221 ; 2.147 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 3.939 ; 3.874 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 4.284 ; 4.191 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 4.305 ; 4.212 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 4.284 ; 4.191 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 4.305 ; 4.212 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 4.470 ; 4.377 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 4.470 ; 4.377 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 4.433 ; 4.340 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 3.939 ; 3.874 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 4.421 ; 4.328 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 4.421 ; 4.328 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 4.451 ; 4.358 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 4.451 ; 4.358 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 4.420 ; 4.327 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 4.588 ; 4.495 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 4.264 ; 4.171 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 4.420 ; 4.327 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 2.320 ; 2.227 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 3.025 ; 2.951 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 3.212 ; 3.138 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 3.198 ; 3.124 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 3.198 ; 3.124 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 3.213 ; 3.139 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 3.200 ; 3.126 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 3.200 ; 3.126 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 2.746 ; 2.672 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 2.493 ; 2.400 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 2.636 ; 2.543 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 2.320 ; 2.227 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 2.332 ; 2.239 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 3.157 ; 3.064 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 3.309 ; 3.235 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 3.213 ; 3.139 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 3.309 ; 3.235 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 2.816     ; 2.890     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 4.137     ; 4.202     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 4.514     ; 4.607     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 4.539     ; 4.632     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 4.514     ; 4.607     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 4.539     ; 4.632     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 4.741     ; 4.834     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 4.741     ; 4.834     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 4.688     ; 4.781     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 4.137     ; 4.202     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 4.669     ; 4.762     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 4.669     ; 4.762     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 4.714     ; 4.807     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 4.714     ; 4.807     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 4.668     ; 4.761     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 4.864     ; 4.957     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 4.475     ; 4.568     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 4.668     ; 4.761     ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 2.667     ; 2.760     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 3.531     ; 3.605     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 3.752     ; 3.826     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 3.735     ; 3.809     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 3.735     ; 3.809     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 3.745     ; 3.819     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 3.738     ; 3.812     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 3.738     ; 3.812     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 3.203     ; 3.277     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 2.877     ; 2.970     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 3.036     ; 3.129     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 2.667     ; 2.760     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 2.677     ; 2.770     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 3.655     ; 3.748     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 3.863     ; 3.937     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 3.745     ; 3.819     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 3.863     ; 3.937     ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; I2C_SDAT      ; main_clk_50 ; 2.229     ; 2.303     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 4.002     ; 4.067     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 4.366     ; 4.459     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 4.390     ; 4.483     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 4.366     ; 4.459     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 4.390     ; 4.483     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 4.584     ; 4.677     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 4.584     ; 4.677     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 4.533     ; 4.626     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 4.002     ; 4.067     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 4.515     ; 4.608     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 4.515     ; 4.608     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 4.558     ; 4.651     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 4.558     ; 4.651     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 4.514     ; 4.607     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 4.702     ; 4.795     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 4.329     ; 4.422     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 4.514     ; 4.607     ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 2.334     ; 2.427     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 3.154     ; 3.228     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 3.366     ; 3.440     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 3.349     ; 3.423     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 3.349     ; 3.423     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 3.360     ; 3.434     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 3.353     ; 3.427     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 3.353     ; 3.427     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 2.839     ; 2.913     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 2.536     ; 2.629     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 2.688     ; 2.781     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 2.334     ; 2.427     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 2.344     ; 2.437     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 3.282     ; 3.375     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 3.473     ; 3.547     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 3.360     ; 3.434     ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 3.473     ; 3.547     ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.776 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+--------+--------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack     ; -0.263 ; -0.646 ; 12.673   ; 0.489   ; 9.189               ;
;  altera_reserved_tck ; 47.008 ; 0.182  ; 47.752   ; 0.489   ; 49.433              ;
;  main_clk_50         ; -0.263 ; -0.646 ; 12.673   ; 0.500   ; 9.189               ;
; Design-wide TNS      ; -0.526 ; -0.646 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50         ; -0.526 ; -0.646 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.649 ; 2.054 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.119 ; 6.186 ; Rise       ; altera_reserved_tck ;
; AUD_BCLK            ; main_clk_50         ; 6.616 ; 7.184 ; Rise       ; main_clk_50         ;
; AUD_DACLRCK         ; main_clk_50         ; 6.464 ; 7.048 ; Rise       ; main_clk_50         ;
; CLOCK_50            ; main_clk_50         ; 0.499 ; 0.867 ; Rise       ; main_clk_50         ;
; DRAM_DQ[*]          ; main_clk_50         ; 3.819 ; 4.315 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[16]        ; main_clk_50         ; 3.778 ; 4.274 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[17]        ; main_clk_50         ; 3.788 ; 4.284 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[18]        ; main_clk_50         ; 3.793 ; 4.289 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[19]        ; main_clk_50         ; 3.801 ; 4.297 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[20]        ; main_clk_50         ; 3.791 ; 4.287 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[21]        ; main_clk_50         ; 3.819 ; 4.315 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[22]        ; main_clk_50         ; 3.788 ; 4.284 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[23]        ; main_clk_50         ; 3.774 ; 4.270 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[24]        ; main_clk_50         ; 3.769 ; 4.265 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[25]        ; main_clk_50         ; 3.744 ; 4.240 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[26]        ; main_clk_50         ; 3.774 ; 4.270 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[27]        ; main_clk_50         ; 3.774 ; 4.270 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[28]        ; main_clk_50         ; 3.755 ; 4.251 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[29]        ; main_clk_50         ; 3.755 ; 4.251 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[30]        ; main_clk_50         ; 3.785 ; 4.281 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[31]        ; main_clk_50         ; 3.799 ; 4.295 ; Rise       ; main_clk_50         ;
; FL_DQ[*]            ; main_clk_50         ; 4.321 ; 4.699 ; Rise       ; main_clk_50         ;
;  FL_DQ[0]           ; main_clk_50         ; 4.002 ; 4.447 ; Rise       ; main_clk_50         ;
;  FL_DQ[1]           ; main_clk_50         ; 4.321 ; 4.699 ; Rise       ; main_clk_50         ;
;  FL_DQ[2]           ; main_clk_50         ; 4.039 ; 4.429 ; Rise       ; main_clk_50         ;
;  FL_DQ[3]           ; main_clk_50         ; 4.009 ; 4.403 ; Rise       ; main_clk_50         ;
;  FL_DQ[4]           ; main_clk_50         ; 3.766 ; 4.168 ; Rise       ; main_clk_50         ;
;  FL_DQ[5]           ; main_clk_50         ; 3.528 ; 3.960 ; Rise       ; main_clk_50         ;
;  FL_DQ[6]           ; main_clk_50         ; 3.788 ; 4.272 ; Rise       ; main_clk_50         ;
;  FL_DQ[7]           ; main_clk_50         ; 3.763 ; 4.175 ; Rise       ; main_clk_50         ;
; KEY[*]              ; main_clk_50         ; 3.126 ; 3.607 ; Rise       ; main_clk_50         ;
;  KEY[1]             ; main_clk_50         ; 3.126 ; 3.607 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]         ; main_clk_50         ; 5.272 ; 5.696 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; 4.770 ; 5.196 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; 4.708 ; 5.136 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; 5.087 ; 5.503 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; 4.675 ; 5.094 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; 5.126 ; 5.562 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; 4.718 ; 5.143 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; 4.753 ; 5.180 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; 5.272 ; 5.696 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; 5.130 ; 5.606 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; 5.075 ; 5.502 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; 4.632 ; 5.021 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; 4.742 ; 5.166 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; 5.202 ; 5.672 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; 4.915 ; 5.359 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; 5.222 ; 5.694 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; 5.026 ; 5.488 ; Rise       ; main_clk_50         ;
; SRAM_DQ[*]          ; main_clk_50         ; 7.662 ; 8.363 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[0]         ; main_clk_50         ; 7.242 ; 7.920 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[1]         ; main_clk_50         ; 7.662 ; 8.363 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[2]         ; main_clk_50         ; 7.357 ; 8.043 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[3]         ; main_clk_50         ; 7.489 ; 8.207 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[4]         ; main_clk_50         ; 7.071 ; 7.786 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[5]         ; main_clk_50         ; 7.159 ; 7.867 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[6]         ; main_clk_50         ; 7.036 ; 7.737 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[7]         ; main_clk_50         ; 7.379 ; 8.056 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[8]         ; main_clk_50         ; 3.906 ; 4.327 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[9]         ; main_clk_50         ; 3.914 ; 4.334 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[10]        ; main_clk_50         ; 3.933 ; 4.354 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[11]        ; main_clk_50         ; 3.924 ; 4.344 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[12]        ; main_clk_50         ; 3.880 ; 4.299 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[13]        ; main_clk_50         ; 4.143 ; 4.564 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[14]        ; main_clk_50         ; 4.113 ; 4.540 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[15]        ; main_clk_50         ; 4.152 ; 4.578 ; Rise       ; main_clk_50         ;
; SW[*]               ; main_clk_50         ; 7.252 ; 7.737 ; Rise       ; main_clk_50         ;
;  SW[2]              ; main_clk_50         ; 7.252 ; 7.737 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.451  ; 2.276  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.574  ; 0.179  ; Rise       ; altera_reserved_tck ;
; AUD_BCLK            ; main_clk_50         ; -2.984 ; -3.900 ; Rise       ; main_clk_50         ;
; AUD_DACLRCK         ; main_clk_50         ; -2.922 ; -3.842 ; Rise       ; main_clk_50         ;
; CLOCK_50            ; main_clk_50         ; 0.646  ; 0.503  ; Rise       ; main_clk_50         ;
; DRAM_DQ[*]          ; main_clk_50         ; -1.606 ; -2.315 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[16]        ; main_clk_50         ; -1.638 ; -2.347 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[17]        ; main_clk_50         ; -1.649 ; -2.358 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[18]        ; main_clk_50         ; -1.652 ; -2.361 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[19]        ; main_clk_50         ; -1.661 ; -2.370 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[20]        ; main_clk_50         ; -1.651 ; -2.360 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[21]        ; main_clk_50         ; -1.680 ; -2.389 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[22]        ; main_clk_50         ; -1.648 ; -2.357 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[23]        ; main_clk_50         ; -1.635 ; -2.344 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[24]        ; main_clk_50         ; -1.635 ; -2.344 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[25]        ; main_clk_50         ; -1.606 ; -2.315 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[26]        ; main_clk_50         ; -1.636 ; -2.345 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[27]        ; main_clk_50         ; -1.636 ; -2.345 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[28]        ; main_clk_50         ; -1.617 ; -2.326 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[29]        ; main_clk_50         ; -1.619 ; -2.328 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[30]        ; main_clk_50         ; -1.647 ; -2.356 ; Rise       ; main_clk_50         ;
;  DRAM_DQ[31]        ; main_clk_50         ; -1.663 ; -2.372 ; Rise       ; main_clk_50         ;
; FL_DQ[*]            ; main_clk_50         ; -1.380 ; -2.115 ; Rise       ; main_clk_50         ;
;  FL_DQ[0]           ; main_clk_50         ; -1.599 ; -2.370 ; Rise       ; main_clk_50         ;
;  FL_DQ[1]           ; main_clk_50         ; -1.743 ; -2.512 ; Rise       ; main_clk_50         ;
;  FL_DQ[2]           ; main_clk_50         ; -1.616 ; -2.367 ; Rise       ; main_clk_50         ;
;  FL_DQ[3]           ; main_clk_50         ; -1.605 ; -2.354 ; Rise       ; main_clk_50         ;
;  FL_DQ[4]           ; main_clk_50         ; -1.486 ; -2.223 ; Rise       ; main_clk_50         ;
;  FL_DQ[5]           ; main_clk_50         ; -1.380 ; -2.115 ; Rise       ; main_clk_50         ;
;  FL_DQ[6]           ; main_clk_50         ; -1.433 ; -2.175 ; Rise       ; main_clk_50         ;
;  FL_DQ[7]           ; main_clk_50         ; -1.490 ; -2.231 ; Rise       ; main_clk_50         ;
; KEY[*]              ; main_clk_50         ; -1.354 ; -2.079 ; Rise       ; main_clk_50         ;
;  KEY[1]             ; main_clk_50         ; -1.354 ; -2.079 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]         ; main_clk_50         ; -2.004 ; -2.735 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; -2.082 ; -2.830 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; -2.039 ; -2.784 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; -2.226 ; -3.001 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; -2.019 ; -2.766 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; -2.241 ; -3.024 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; -2.048 ; -2.798 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; -2.062 ; -2.810 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; -2.299 ; -3.087 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; -2.245 ; -3.040 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; -2.232 ; -3.003 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; -2.004 ; -2.735 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; -2.087 ; -2.832 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; -2.288 ; -3.090 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; -2.186 ; -2.953 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; -2.318 ; -3.115 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; -2.206 ; -2.981 ; Rise       ; main_clk_50         ;
; SRAM_DQ[*]          ; main_clk_50         ; -1.635 ; -2.345 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[0]         ; main_clk_50         ; -3.338 ; -4.340 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[1]         ; main_clk_50         ; -3.522 ; -4.539 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[2]         ; main_clk_50         ; -3.381 ; -4.374 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[3]         ; main_clk_50         ; -3.467 ; -4.482 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[4]         ; main_clk_50         ; -3.271 ; -4.283 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[5]         ; main_clk_50         ; -3.303 ; -4.300 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[6]         ; main_clk_50         ; -3.258 ; -4.262 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[7]         ; main_clk_50         ; -3.375 ; -4.379 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[8]         ; main_clk_50         ; -1.680 ; -2.388 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[9]         ; main_clk_50         ; -1.667 ; -2.378 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[10]        ; main_clk_50         ; -1.704 ; -2.412 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[11]        ; main_clk_50         ; -1.696 ; -2.403 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[12]        ; main_clk_50         ; -1.635 ; -2.345 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[13]        ; main_clk_50         ; -1.768 ; -2.493 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[14]        ; main_clk_50         ; -1.755 ; -2.475 ; Rise       ; main_clk_50         ;
;  SRAM_DQ[15]        ; main_clk_50         ; -1.772 ; -2.502 ; Rise       ; main_clk_50         ;
; SW[*]               ; main_clk_50         ; -2.368 ; -3.095 ; Rise       ; main_clk_50         ;
;  SW[2]              ; main_clk_50         ; -2.368 ; -3.095 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 10.490 ; 10.533 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 7.222  ; 7.064  ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 4.102  ; 3.871  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 4.079  ; 3.848  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 4.035  ; 3.804  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.883  ; 3.658  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 4.102  ; 3.871  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 4.045  ; 3.814  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 4.049  ; 3.818  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.908  ; 3.683  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.932  ; 3.707  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 4.053  ; 3.822  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 4.047  ; 3.816  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.944  ; 3.719  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 4.075  ; 3.844  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 4.059  ; 3.828  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 4.079  ; 3.848  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.893  ; 3.668  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 4.079  ; 3.848  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 4.052  ; 3.821  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.710  ; 0.893  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 4.099  ; 3.868  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 4.130  ; 3.899  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 4.057  ; 3.826  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 4.113  ; 3.882  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 4.130  ; 3.899  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 4.085  ; 3.854  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 4.095  ; 3.864  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 4.129  ; 3.898  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 4.066  ; 3.835  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 4.057  ; 3.826  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 4.048  ; 3.817  ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 8.435  ; 7.988  ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 5.232  ; 5.087  ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 5.793  ; 5.694  ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 4.886  ; 4.774  ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 5.082  ; 4.953  ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 4.878  ; 4.767  ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 4.866  ; 4.758  ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 4.909  ; 4.798  ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 7.281  ; 6.840  ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 5.037  ; 4.912  ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 5.096  ; 4.963  ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 5.575  ; 5.470  ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 5.536  ; 5.441  ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 6.458  ; 6.318  ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 5.923  ; 5.855  ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 6.086  ; 5.987  ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 8.435  ; 7.988  ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 5.753  ; 5.648  ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 5.180  ; 5.041  ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 4.868  ; 4.742  ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 4.829  ; 4.703  ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 5.653  ; 5.511  ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 7.106  ; 6.920  ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 4.939  ; 4.815  ; Rise       ; main_clk_50     ;
; FL_CE_N        ; main_clk_50 ; 6.679  ; 6.890  ; Rise       ; main_clk_50     ;
; FL_OE_N        ; main_clk_50 ; 6.507  ; 6.714  ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 8.325  ; 8.330  ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 7.860  ; 7.833  ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 8.325  ; 8.330  ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 7.530  ; 7.505  ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 6.498  ; 6.407  ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 6.017  ; 5.955  ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 8.274  ; 8.290  ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 6.557  ; 6.630  ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 8.227  ; 8.245  ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 5.755  ; 5.691  ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 6.825  ; 6.773  ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 7.163  ; 7.130  ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 6.868  ; 6.801  ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 7.352  ; 7.292  ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 8.142  ; 8.245  ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 8.227  ; 8.165  ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 11.448 ; 11.518 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 11.098 ; 11.018 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 10.876 ; 10.443 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 11.234 ; 11.165 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 11.219 ; 11.161 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 11.207 ; 11.149 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 11.222 ; 11.162 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 11.448 ; 11.518 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 13.778 ; 13.661 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 12.878 ; 12.789 ; Rise       ; main_clk_50     ;
;  HEX3[1]       ; main_clk_50 ; 13.778 ; 13.661 ; Rise       ; main_clk_50     ;
;  HEX3[2]       ; main_clk_50 ; 12.345 ; 12.797 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 11.748 ; 11.626 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 11.513 ; 10.961 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 11.508 ; 10.955 ; Rise       ; main_clk_50     ;
;  HEX3[6]       ; main_clk_50 ; 11.364 ; 11.476 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 5.673  ; 5.571  ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 8.453  ; 8.379  ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 7.616  ; 7.247  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 7.616  ; 7.247  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 3.902  ; 3.804  ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 5.225  ; 5.175  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 4.856  ; 4.786  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 4.458  ; 4.350  ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 4.504  ; 4.402  ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 4.459  ; 4.367  ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 4.435  ; 4.341  ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 4.766  ; 4.663  ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 4.565  ; 4.486  ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 4.250  ; 4.171  ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 4.705  ; 4.633  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 4.769  ; 4.696  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 4.844  ; 4.765  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 4.291  ; 4.213  ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 4.563  ; 4.462  ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 4.650  ; 4.604  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 4.850  ; 4.745  ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 4.814  ; 4.742  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 4.856  ; 4.786  ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 5.582  ; 5.526  ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 4.288  ; 4.192  ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 14.908 ; 14.424 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 11.130 ; 11.208 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 11.473 ; 11.572 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 11.854 ; 11.937 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 11.548 ; 11.518 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 11.888 ; 11.953 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 11.689 ; 11.744 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 11.838 ; 11.928 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 11.659 ; 11.737 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 11.641 ; 11.671 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 14.043 ; 13.803 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 11.008 ; 11.079 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 11.669 ; 11.714 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 13.122 ; 12.874 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 11.352 ; 11.414 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 11.331 ; 11.341 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 14.908 ; 14.424 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 13.053 ; 12.885 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 13.716 ; 13.490 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 12.113 ; 11.948 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 6.552  ; 6.953  ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]     ; main_clk_50 ; 6.408  ; 6.269  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]    ; main_clk_50 ; 5.983  ; 5.851  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]    ; main_clk_50 ; 6.408  ; 6.269  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]    ; main_clk_50 ; 5.827  ; 5.721  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]    ; main_clk_50 ; 6.030  ; 6.013  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]    ; main_clk_50 ; 5.482  ; 5.415  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]    ; main_clk_50 ; 5.216  ; 5.144  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]    ; main_clk_50 ; 5.548  ; 5.471  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]    ; main_clk_50 ; 5.725  ; 5.582  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]    ; main_clk_50 ; 4.937  ; 4.869  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]    ; main_clk_50 ; 5.120  ; 5.006  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]   ; main_clk_50 ; 5.410  ; 5.292  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]   ; main_clk_50 ; 5.294  ; 5.231  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]   ; main_clk_50 ; 5.941  ; 5.937  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]   ; main_clk_50 ; 5.453  ; 5.379  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]   ; main_clk_50 ; 5.131  ; 5.058  ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]   ; main_clk_50 ; 5.558  ; 5.481  ; Rise       ; main_clk_50     ;
; SRAM_OE_N      ; main_clk_50 ; 6.989  ; 6.854  ; Rise       ; main_clk_50     ;
; SRAM_WE_N      ; main_clk_50 ; 6.299  ; 6.501  ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 9.844  ; 9.717  ; Rise       ; main_clk_50     ;
;  VGA_B[0]      ; main_clk_50 ; 8.349  ; 8.157  ; Rise       ; main_clk_50     ;
;  VGA_B[1]      ; main_clk_50 ; 8.908  ; 8.679  ; Rise       ; main_clk_50     ;
;  VGA_B[2]      ; main_clk_50 ; 6.231  ; 6.232  ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 5.901  ; 5.927  ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 8.410  ; 8.381  ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 8.133  ; 7.929  ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 9.844  ; 9.717  ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 7.848  ; 7.816  ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 6.428  ; 6.529  ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.778  ; 2.809  ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 8.993  ; 8.948  ; Rise       ; main_clk_50     ;
;  VGA_G[0]      ; main_clk_50 ; 8.993  ; 8.948  ; Rise       ; main_clk_50     ;
;  VGA_G[1]      ; main_clk_50 ; 7.028  ; 7.091  ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 7.855  ; 7.966  ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 6.897  ; 6.979  ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 6.704  ; 6.779  ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 7.208  ; 7.192  ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 6.164  ; 6.271  ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 6.471  ; 6.469  ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 6.370  ; 6.412  ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 8.161  ; 8.167  ; Rise       ; main_clk_50     ;
;  VGA_R[0]      ; main_clk_50 ; 7.549  ; 7.540  ; Rise       ; main_clk_50     ;
;  VGA_R[1]      ; main_clk_50 ; 6.112  ; 6.203  ; Rise       ; main_clk_50     ;
;  VGA_R[2]      ; main_clk_50 ; 7.909  ; 7.919  ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 6.839  ; 6.986  ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 7.362  ; 7.499  ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 8.161  ; 8.167  ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 7.184  ; 7.242  ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 6.478  ; 6.567  ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 8.867  ; 8.686  ; Rise       ; main_clk_50     ;
; VGA_test       ; main_clk_50 ; 6.803  ; 6.785  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.710  ; 0.893  ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.778  ; 2.809  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 3.989 ; 4.212 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 3.290 ; 3.470 ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 1.784 ; 1.672 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.920 ; 1.787 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.871 ; 1.738 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.784 ; 1.672 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.948 ; 1.815 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.881 ; 1.748 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.889 ; 1.756 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.814 ; 1.702 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.839 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.894 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.889 ; 1.756 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.848 ; 1.736 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.913 ; 1.780 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.899 ; 1.766 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.794 ; 1.682 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.794 ; 1.682 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.919 ; 1.786 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.888 ; 1.755 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.106 ; 0.280 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.939 ; 1.806 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.899 ; 1.766 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.899 ; 1.766 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.952 ; 1.819 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.970 ; 1.837 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.923 ; 1.790 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.933 ; 1.800 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.969 ; 1.836 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.910 ; 1.777 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.899 ; 1.766 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.884 ; 1.751 ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 2.218 ; 2.206 ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 2.427 ; 2.437 ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 2.703 ; 2.762 ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 2.248 ; 2.248 ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 2.335 ; 2.339 ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 2.246 ; 2.242 ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 2.246 ; 2.241 ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 2.260 ; 2.261 ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 3.893 ; 3.669 ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 2.305 ; 2.309 ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 2.339 ; 2.341 ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 2.578 ; 2.624 ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 2.564 ; 2.610 ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 2.972 ; 3.064 ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 2.762 ; 2.838 ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 2.801 ; 2.884 ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 4.443 ; 4.294 ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 2.660 ; 2.721 ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 2.408 ; 2.413 ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 2.221 ; 2.217 ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 2.218 ; 2.206 ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 2.613 ; 2.650 ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 3.247 ; 3.386 ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 2.281 ; 2.275 ; Rise       ; main_clk_50     ;
; FL_CE_N        ; main_clk_50 ; 3.279 ; 3.173 ; Rise       ; main_clk_50     ;
; FL_OE_N        ; main_clk_50 ; 3.192 ; 3.094 ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 2.190 ; 2.229 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 3.281 ; 3.441 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 3.740 ; 3.878 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 3.111 ; 3.375 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 2.190 ; 2.229 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 2.502 ; 2.406 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 3.729 ; 3.863 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 2.721 ; 2.651 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 2.187 ; 2.204 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 2.187 ; 2.204 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 2.719 ; 2.812 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 2.980 ; 3.016 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 2.740 ; 2.844 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 2.965 ; 3.202 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 3.632 ; 3.886 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 3.774 ; 3.624 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 3.394 ; 3.432 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 3.485 ; 3.526 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 3.394 ; 3.432 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 3.564 ; 3.700 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 3.555 ; 3.616 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 3.607 ; 3.608 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 3.558 ; 3.621 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 3.778 ; 3.701 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 3.096 ; 3.065 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 3.747 ; 3.893 ; Rise       ; main_clk_50     ;
;  HEX3[1]       ; main_clk_50 ; 4.185 ; 4.580 ; Rise       ; main_clk_50     ;
;  HEX3[2]       ; main_clk_50 ; 3.970 ; 4.057 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 3.177 ; 3.223 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 3.097 ; 3.129 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 3.096 ; 3.126 ; Rise       ; main_clk_50     ;
;  HEX3[6]       ; main_clk_50 ; 3.097 ; 3.065 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 2.416 ; 2.470 ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 2.649 ; 2.715 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 1.739 ; 1.724 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 3.948 ; 3.858 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 1.739 ; 1.724 ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 2.342 ; 2.429 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 1.871 ; 1.871 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 1.956 ; 1.963 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 1.975 ; 1.992 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 1.976 ; 1.984 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 1.952 ; 1.960 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 2.107 ; 2.139 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 2.015 ; 2.027 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 1.871 ; 1.871 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 2.063 ; 2.130 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 2.111 ; 2.151 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 2.146 ; 2.189 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 1.905 ; 1.908 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 2.024 ; 2.040 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 2.070 ; 2.105 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 2.173 ; 2.201 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 2.130 ; 2.172 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 2.159 ; 2.198 ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 2.531 ; 2.637 ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 1.940 ; 1.951 ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 2.606 ; 2.718 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 2.606 ; 2.718 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 2.735 ; 2.857 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 2.825 ; 2.964 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 2.922 ; 3.020 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 2.738 ; 2.840 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 2.979 ; 3.060 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 2.949 ; 3.014 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 2.909 ; 2.971 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 2.952 ; 3.010 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 4.580 ; 4.482 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 2.781 ; 2.766 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 3.166 ; 3.253 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 4.263 ; 4.073 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 2.987 ; 3.018 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 2.899 ; 2.908 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 5.114 ; 5.020 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 3.695 ; 3.820 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 2.858 ; 2.916 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 2.949 ; 2.964 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 3.354 ; 3.590 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]     ; main_clk_50 ; 2.236 ; 2.276 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]    ; main_clk_50 ; 2.707 ; 2.823 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]    ; main_clk_50 ; 2.922 ; 3.067 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]    ; main_clk_50 ; 2.660 ; 2.774 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]    ; main_clk_50 ; 2.771 ; 2.916 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]    ; main_clk_50 ; 2.481 ; 2.586 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]    ; main_clk_50 ; 2.368 ; 2.445 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]    ; main_clk_50 ; 2.520 ; 2.609 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]    ; main_clk_50 ; 2.560 ; 2.656 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]    ; main_clk_50 ; 2.236 ; 2.276 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]    ; main_clk_50 ; 2.298 ; 2.340 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]   ; main_clk_50 ; 2.441 ; 2.508 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]   ; main_clk_50 ; 2.411 ; 2.477 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]   ; main_clk_50 ; 2.713 ; 2.833 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]   ; main_clk_50 ; 2.470 ; 2.566 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]   ; main_clk_50 ; 2.319 ; 2.391 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]   ; main_clk_50 ; 2.520 ; 2.620 ; Rise       ; main_clk_50     ;
; SRAM_OE_N      ; main_clk_50 ; 3.170 ; 3.343 ; Rise       ; main_clk_50     ;
; SRAM_WE_N      ; main_clk_50 ; 3.042 ; 2.917 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 2.688 ; 2.842 ; Rise       ; main_clk_50     ;
;  VGA_B[0]      ; main_clk_50 ; 3.782 ; 4.042 ; Rise       ; main_clk_50     ;
;  VGA_B[1]      ; main_clk_50 ; 4.059 ; 4.350 ; Rise       ; main_clk_50     ;
;  VGA_B[2]      ; main_clk_50 ; 2.821 ; 2.992 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 2.688 ; 2.842 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 3.861 ; 4.159 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 3.677 ; 3.920 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 4.469 ; 4.853 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 3.561 ; 3.832 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 2.952 ; 3.162 ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.222 ; 1.794 ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 2.817 ; 3.018 ; Rise       ; main_clk_50     ;
;  VGA_G[0]      ; main_clk_50 ; 4.118 ; 4.459 ; Rise       ; main_clk_50     ;
;  VGA_G[1]      ; main_clk_50 ; 3.183 ; 3.415 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 3.608 ; 3.916 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 3.129 ; 3.366 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 3.080 ; 3.306 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 3.293 ; 3.522 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 2.817 ; 3.018 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 2.928 ; 3.120 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 2.898 ; 3.089 ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 2.806 ; 2.994 ; Rise       ; main_clk_50     ;
;  VGA_R[0]      ; main_clk_50 ; 3.484 ; 3.747 ; Rise       ; main_clk_50     ;
;  VGA_R[1]      ; main_clk_50 ; 2.806 ; 2.994 ; Rise       ; main_clk_50     ;
;  VGA_R[2]      ; main_clk_50 ; 3.642 ; 3.927 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 3.162 ; 3.413 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 3.425 ; 3.721 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 3.753 ; 4.055 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 3.341 ; 3.593 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 2.974 ; 3.177 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 4.064 ; 4.341 ; Rise       ; main_clk_50     ;
; VGA_test       ; main_clk_50 ; 3.010 ; 3.252 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.106 ; 0.280 ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.222 ; 1.794 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_test            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_test            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sig_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; VGA_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sig_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; VGA_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sig_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1532       ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; 466343596  ; 2          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1532       ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; 466343596  ; 2          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 855      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 855      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 55    ; 55   ;
; Unconstrained Input Port Paths  ; 395   ; 395  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 722   ; 722  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Dec 14 16:34:04 2017
Info: Command: quartus_sta FinalProject -c FinalProject
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SOC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'SOC/synthesis/submodules/SOC_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'time_constraint_kb.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: VGA_controller:vga0|new_frame was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stage0:title|state.exit is being clocked by VGA_controller:vga0|new_frame
Warning (332060): Node: stage2:second_stage|status_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stage2:second_stage|Boss:comb_172|curr_state.dead is being clocked by stage2:second_stage|status_clk
Warning (332060): Node: stage1:first_stage|status_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stage1:first_stage|Character:char0|PositionX[1] is being clocked by stage1:first_stage|status_clk
Warning (332060): Node: audio_interface:audio|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_interface:audio|word_count[0] is being clocked by audio_interface:audio|i2c_counter[9]
Warning (332060): Node: audio_interface:audio|flag1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Flash_control:flash|LDATA[10] is being clocked by audio_interface:audio|flag1
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_1|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.263              -0.526 main_clk_50 
    Info (332119):    47.008               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.646              -0.646 main_clk_50 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.673               0.000 main_clk_50 
    Info (332119):    47.752               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.002               0.000 altera_reserved_tck 
    Info (332119):     1.051               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.548               0.000 main_clk_50 
    Info (332119):    49.719               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.400 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: VGA_controller:vga0|new_frame was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stage0:title|state.exit is being clocked by VGA_controller:vga0|new_frame
Warning (332060): Node: stage2:second_stage|status_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stage2:second_stage|Boss:comb_172|curr_state.dead is being clocked by stage2:second_stage|status_clk
Warning (332060): Node: stage1:first_stage|status_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stage1:first_stage|Character:char0|PositionX[1] is being clocked by stage1:first_stage|status_clk
Warning (332060): Node: audio_interface:audio|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_interface:audio|word_count[0] is being clocked by audio_interface:audio|i2c_counter[9]
Warning (332060): Node: audio_interface:audio|flag1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Flash_control:flash|LDATA[10] is being clocked by audio_interface:audio|flag1
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_1|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.512               0.000 main_clk_50 
    Info (332119):    47.326               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.581              -0.581 main_clk_50 
    Info (332119):     0.355               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.513               0.000 main_clk_50 
    Info (332119):    48.044               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.907               0.000 altera_reserved_tck 
    Info (332119):     0.959               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.555               0.000 main_clk_50 
    Info (332119):    49.627               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.656 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: VGA_controller:vga0|new_frame was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stage0:title|state.exit is being clocked by VGA_controller:vga0|new_frame
Warning (332060): Node: stage2:second_stage|status_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stage2:second_stage|Boss:comb_172|curr_state.dead is being clocked by stage2:second_stage|status_clk
Warning (332060): Node: stage1:first_stage|status_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stage1:first_stage|Character:char0|PositionX[1] is being clocked by stage1:first_stage|status_clk
Warning (332060): Node: audio_interface:audio|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_interface:audio|word_count[0] is being clocked by audio_interface:audio|i2c_counter[9]
Warning (332060): Node: audio_interface:audio|flag1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Flash_control:flash|LDATA[10] is being clocked by audio_interface:audio|flag1
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_0|sd1|pll7|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: system|altpll_1|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.107               0.000 main_clk_50 
    Info (332119):    48.845               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.340              -0.340 main_clk_50 
    Info (332119):     0.182               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.036               0.000 main_clk_50 
    Info (332119):    49.170               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.489               0.000 altera_reserved_tck 
    Info (332119):     0.500               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.189               0.000 main_clk_50 
    Info (332119):    49.433               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.776 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Thu Dec 14 16:34:19 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:14


