#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150105)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x92a0e00 .scope module, "main" "main" 2 2;
 .timescale -12 -12;
L_0x92eac90 .functor BUFZ 16, v0x92ea6d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x92eae28 .functor BUFZ 4, v0x92ea5a8_0, C4<0000>, C4<0000>, C4<0000>;
L_0x92eaea0 .functor BUFZ 4, v0x92ea658_0, C4<0000>, C4<0000>, C4<0000>;
L_0x92eaf18 .functor BUFZ 1, v0x92eaad8_0, C4<0>, C4<0>, C4<0>;
L_0x92eaf90 .functor BUFZ 4, v0x92eab30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x92eb008 .functor BUFZ 16, v0x92eaa80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x92ea1e0_0 .net "clk", 0 0, L_0x92eab98;  1 drivers
v0x92ea280_0 .var "instruction", 15 0;
v0x92ea2f8_0 .net "memIn", 15 0, L_0x92eac90;  1 drivers
v0x92ea350_0 .net "memOut", 15 0, L_0x92eac08;  1 drivers
v0x92ea3c8_0 .var "opcode", 15 0;
v0x92ea430_0 .var "pc", 15 0;
v0x92ea4a8_0 .net "ra", 3 0, L_0x92eae28;  1 drivers
v0x92ea530_0 .net "rb", 3 0, L_0x92eaea0;  1 drivers
v0x92ea5a8_0 .var "reg1", 3 0;
v0x92ea658_0 .var "reg2", 3 0;
v0x92ea6d0_0 .var "reg_memIn", 15 0;
v0x92ea748_0 .net "res", 15 0, L_0x92eb008;  1 drivers
v0x92ea7d0_0 .net "rt", 3 0, L_0x92eaf90;  1 drivers
v0x92ea848_0 .var "stateMachineIndex", 0 0;
v0x92ea8a0_0 .net "va", 15 0, L_0x92ead18;  1 drivers
v0x92ea928_0 .net "vb", 15 0, L_0x92eada0;  1 drivers
v0x92ea9a0_0 .net "writeReg", 0 0, L_0x92eaf18;  1 drivers
v0x92eaa80_0 .var "write_data", 15 0;
v0x92eaad8_0 .var "write_enabled", 0 0;
v0x92eab30_0 .var "write_location", 3 0;
E_0x92ca030 .event edge, v0x929e640_0;
S_0x92b3258 .scope module, "c0" "clock" 2 11, 3 3 0, S_0x92a0e00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "clk"
L_0x92eab98 .functor BUFZ 1, v0x92e95b8_0, C4<0>, C4<0>, C4<0>;
v0x929e640_0 .net "clk", 0 0, L_0x92eab98;  alias, 1 drivers
v0x92e95b8_0 .var "theClock", 0 0;
S_0x92e9640 .scope module, "m0" "mem" 2 20, 4 4 0, S_0x92a0e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "raddr"
    .port_info 1 /OUTPUT 16 "rdata"
L_0x92eac08 .functor BUFZ 16, v0x92e9810_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x92e9798 .array "mem", 0 1023, 15 0;
v0x92e9810_0 .var "out", 15 0;
v0x92e9888_0 .net "raddr", 15 0, L_0x92eac90;  alias, 1 drivers
v0x92e9908_0 .net "rdata", 15 0, L_0x92eac08;  alias, 1 drivers
E_0x92e9750 .event edge, v0x92e9888_0;
S_0x92e99b0 .scope module, "rf" "regs" 2 39, 5 4 0, S_0x92a0e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "raddr0"
    .port_info 2 /OUTPUT 16 "rdata0"
    .port_info 3 /INPUT 4 "raddr1"
    .port_info 4 /OUTPUT 16 "rdata1"
    .port_info 5 /INPUT 1 "wen"
    .port_info 6 /INPUT 4 "waddr"
    .port_info 7 /INPUT 16 "wdata"
L_0x92ead18 .functor BUFZ 16, v0x92e9cc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x92eada0 .functor BUFZ 16, v0x92e9d40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x92e9be0_0 .net "clk", 0 0, L_0x92eab98;  alias, 1 drivers
v0x92e9c68 .array "data", 0 15, 15 0;
v0x92e9cc0_0 .var "out0", 15 0;
v0x92e9d40_0 .var "out1", 15 0;
v0x92e9db8_0 .net "raddr0", 3 0, L_0x92eae28;  alias, 1 drivers
v0x92e9e58_0 .net "raddr1", 3 0, L_0x92eaea0;  alias, 1 drivers
v0x92e9ed0_0 .net "rdata0", 15 0, L_0x92ead18;  alias, 1 drivers
v0x92e9f48_0 .net "rdata1", 15 0, L_0x92eada0;  alias, 1 drivers
v0x92e9fc0_0 .net "waddr", 3 0, L_0x92eaf90;  alias, 1 drivers
v0x92ea080_0 .net "wdata", 15 0, L_0x92eb008;  alias, 1 drivers
v0x92ea0f8_0 .net "wen", 0 0, L_0x92eaf18;  alias, 1 drivers
E_0x92e9b48 .event posedge, v0x929e640_0;
E_0x92e9b70 .event edge, v0x92e9e58_0;
E_0x92e9ba8 .event edge, v0x92e9db8_0;
    .scope S_0x92b3258;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e95b8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x92b3258;
T_1 ;
    %delay 500, 0;
    %load/vec4 v0x92e95b8_0;
    %nor/r;
    %store/vec4 v0x92e95b8_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x92e9640;
T_2 ;
    %vpi_call 4 9 "$readmemh", "mem.hex", v0x92e9798, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x92e9640;
T_3 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x92e9810_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x92e9640;
T_4 ;
    %wait E_0x92e9750;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x92e9810_0, 0, 16;
    %delay 800, 0;
    %ix/getv 4, v0x92e9888_0;
    %load/vec4a v0x92e9798, 4;
    %store/vec4 v0x92e9810_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x92e99b0;
T_5 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x92e9cc0_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x92e99b0;
T_6 ;
    %wait E_0x92e9ba8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x92e9cc0_0, 0, 16;
    %delay 600, 0;
    %load/vec4 v0x92e9db8_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x92e9c68, 4;
    %store/vec4 v0x92e9cc0_0, 0, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x92e99b0;
T_7 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x92e9d40_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x92e99b0;
T_8 ;
    %wait E_0x92e9b70;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x92e9d40_0, 0, 16;
    %delay 600, 0;
    %load/vec4 v0x92e9e58_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x92e9c68, 4;
    %store/vec4 v0x92e9d40_0, 0, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x92e99b0;
T_9 ;
    %wait E_0x92e9b48;
    %load/vec4 v0x92ea0f8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 5 30 "$display", "#reg[%d] <= 0x%x", v0x92e9fc0_0, v0x92ea080_0 {0 0 0};
    %load/vec4 v0x92ea080_0;
    %load/vec4 v0x92e9fc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x92e9c68, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x92a0e00;
T_10 ;
    %vpi_call 2 5 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 6 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x92a0e00 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x92a0e00;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x92ea430_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x92a0e00;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x92ea6d0_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x92a0e00;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x92eaa80_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x92a0e00;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x92a0e00;
T_15 ;
    %wait E_0x92ca030;
    %load/vec4 v0x92ea430_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call 2 75 "$finish" {0 0 0};
T_15.0 ;
    %load/vec4 v0x92ea848_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x92ea430_0;
    %store/vec4 v0x92ea6d0_0, 0, 16;
    %delay 1000, 0;
    %load/vec4 v0x92ea350_0;
    %store/vec4 v0x92ea280_0, 0, 16;
    %load/vec4 v0x92ea280_0;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %store/vec4 v0x92ea3c8_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x92eaad8_0, 0;
T_15.2 ;
    %load/vec4 v0x92ea3c8_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 16;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 16;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 16;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 16;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %load/vec4 v0x92ea430_0;
    %addi 1, 0, 16;
    %store/vec4 v0x92ea430_0, 0, 16;
    %jmp T_15.10;
T_15.4 ;
    %load/vec4 v0x92ea848_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.11, 4;
    %load/vec4 v0x92ea280_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x92eab30_0, 0, 4;
    %load/vec4 v0x92ea280_0;
    %parti/s 8, 4, 4;
    %pad/u 16;
    %store/vec4 v0x92eaa80_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92eaad8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %jmp T_15.12;
T_15.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %load/vec4 v0x92ea430_0;
    %addi 1, 0, 16;
    %store/vec4 v0x92ea430_0, 0, 16;
T_15.12 ;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v0x92ea848_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %load/vec4 v0x92ea280_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x92eab30_0, 0;
    %load/vec4 v0x92ea280_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x92ea5a8_0, 0;
    %load/vec4 v0x92ea280_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x92ea658_0, 0;
    %delay 1000, 0;
    %jmp T_15.14;
T_15.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92eaad8_0, 0, 1;
    %load/vec4 v0x92ea8a0_0;
    %load/vec4 v0x92ea928_0;
    %add;
    %store/vec4 v0x92eaa80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %load/vec4 v0x92ea430_0;
    %addi 1, 0, 16;
    %store/vec4 v0x92ea430_0, 0, 16;
T_15.14 ;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0x92ea848_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92eaad8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %jmp T_15.16;
T_15.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %load/vec4 v0x92ea280_0;
    %parti/s 13, 0, 2;
    %pad/u 16;
    %store/vec4 v0x92ea430_0, 0, 16;
T_15.16 ;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0x92ea848_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.17, 4;
    %vpi_call 2 139 "$finish" {0 0 0};
    %jmp T_15.18;
T_15.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %load/vec4 v0x92ea430_0;
    %addi 1, 0, 16;
    %store/vec4 v0x92ea430_0, 0, 16;
T_15.18 ;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v0x92ea848_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %load/vec4 v0x92ea280_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x92eab30_0, 0;
    %load/vec4 v0x92ea280_0;
    %parti/s 8, 4, 4;
    %pad/u 16;
    %assign/vec4 v0x92ea6d0_0, 0;
    %delay 1000, 0;
    %jmp T_15.20;
T_15.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x92eaad8_0, 0;
    %load/vec4 v0x92ea350_0;
    %assign/vec4 v0x92eaa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92ea848_0, 0, 1;
    %load/vec4 v0x92ea430_0;
    %addi 1, 0, 16;
    %store/vec4 v0x92ea430_0, 0, 16;
T_15.20 ;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu.v";
    "clock.v";
    "mem.v";
    "regs.v";
