{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449622638053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449622638060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 19:57:17 2015 " "Processing started: Tue Dec 08 19:57:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449622638060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449622638060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ofdm_transmitter -c ofdm_transmitter " "Command: quartus_map --read_settings_files=on --write_settings_files=off ofdm_transmitter -c ofdm_transmitter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449622638060 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449622638376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ofdm_transmitter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ofdm_transmitter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ofdm_transmitter " "Found entity 1: ofdm_transmitter" {  } { { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk.v 1 1 " "Found 1 design units, including 1 entities, in source file qpsk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qpsk " "Found entity 1: qpsk" {  } { { "qpsk.v" "" { Text "C:/project/OFDM/OFDM/qpsk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647046 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "call call.v(12) " "Verilog Module Declaration warning at call.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"call\"" {  } { { "call.v" "" { Text "C:/project/OFDM/OFDM/call.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622647047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "call.v 1 1 " "Found 1 design units, including 1 entities, in source file call.v" { { "Info" "ISGN_ENTITY_NAME" "1 call " "Found entity 1: call" {  } { { "call.v" "" { Text "C:/project/OFDM/OFDM/call.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/ifft_8p.v 1 1 " "Found 1 design units, including 1 entities, in source file ifft_8p/synthesis/ifft_8p.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifft_8p " "Found entity 1: ifft_8p" {  } { { "ifft_8p/synthesis/ifft_8p.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (ifft_8p) " "Found design unit 1: auk_dspip_text_pkg (ifft_8p)" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (ifft_8p) " "Found design unit 1: auk_dspip_math_pkg (ifft_8p)" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647426 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (ifft_8p) " "Found design unit 1: auk_dspip_lib_pkg (ifft_8p)" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647430 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647432 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647434 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647436 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp " "Found entity 1: auk_dspip_fpcompiler_alufp" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647438 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf " "Found entity 1: auk_dspip_fpcompiler_aslf" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_asrf-rtl " "Found design unit 1: auk_dspip_fpcompiler_asrf-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647439 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_asrf " "Found entity 1: auk_dspip_fpcompiler_asrf" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647441 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox " "Found entity 1: auk_dspip_fpcompiler_castftox" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647443 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof " "Found entity 1: auk_dspip_fpcompiler_castxtof" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647445 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf " "Found entity 1: auk_dspip_fpcompiler_clzf" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647446 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp " "Found entity 1: auk_dspip_fpcompiler_mulfp" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "ifft_8p/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647458 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "ifft_8p/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "ifft_8p/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "ifft_8p/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647480 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "ifft_8p/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647495 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647511 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647553 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647553 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647553 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647553 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647553 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "ifft_8p/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647566 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "ifft_8p/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (ifft_8p) " "Found design unit 1: auk_fft_pkg (ifft_8p)" {  } { { "ifft_8p/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "ifft_8p/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (ifft_8p) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (ifft_8p)" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647642 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647661 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647672 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647697 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647710 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647757 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647800 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647817 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647997 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622647997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622647997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648042 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648093 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648141 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648156 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648175 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648189 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648261 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648275 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648291 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648322 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648377 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifft_8p_fft_ii_0 " "Found entity 1: ifft_8p_fft_ii_0" {  } { { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.v 1 1 " "Found 1 design units, including 1 entities, in source file osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 OSC " "Found entity 1: OSC" {  } { { "OSC.v" "" { Text "C:/project/OFDM/OFDM/OSC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/project/OFDM/OFDM/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Signal_generator.v(155) " "Verilog HDL information at Signal_generator.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449622648385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signal_generator " "Found entity 1: Signal_generator" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ofdm_transmitter " "Elaborating entity \"ofdm_transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449622648486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OSC OSC:inst2 " "Elaborating entity \"OSC\" for hierarchy \"OSC:inst2\"" {  } { { "ofdm_transmitter.bdf" "inst2" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 392 552 776 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller OSC:inst2\|VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"OSC:inst2\|VGA_Controller:vga\"" {  } { { "OSC.v" "vga" { Text "C:/project/OFDM/OFDM/OSC.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(74) " "Verilog HDL assignment warning at VGA_Controller.v(74): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller.v" "" { Text "C:/project/OFDM/OFDM/VGA_Controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622648509 "|ofdm_transmitter|OSC:inst2|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(75) " "Verilog HDL assignment warning at VGA_Controller.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/project/OFDM/OFDM/VGA_Controller.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622648509 "|ofdm_transmitter|OSC:inst2|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(95) " "Verilog HDL assignment warning at VGA_Controller.v(95): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/project/OFDM/OFDM/VGA_Controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622648510 "|ofdm_transmitter|OSC:inst2|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(98) " "Verilog HDL assignment warning at VGA_Controller.v(98): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller.v" "" { Text "C:/project/OFDM/OFDM/VGA_Controller.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622648510 "|ofdm_transmitter|OSC:inst2|VGA_Controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signal_generator OSC:inst2\|Signal_generator:sg " "Elaborating entity \"Signal_generator\" for hierarchy \"OSC:inst2\|Signal_generator:sg\"" {  } { { "OSC.v" "sg" { Text "C:/project/OFDM/OFDM/OSC.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sine Signal_generator.v(33) " "Verilog HDL or VHDL warning at Signal_generator.v(33): object \"sine\" assigned a value but never read" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449622648518 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc Signal_generator.v(37) " "Verilog HDL or VHDL warning at Signal_generator.v(37): object \"inc\" assigned a value but never read" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449622648518 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_increment Signal_generator.v(39) " "Verilog HDL or VHDL warning at Signal_generator.v(39): object \"bit_increment\" assigned a value but never read" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449622648518 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_index Signal_generator.v(40) " "Verilog HDL or VHDL warning at Signal_generator.v(40): object \"bit_index\" assigned a value but never read" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449622648518 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs Signal_generator.v(42) " "Verilog HDL or VHDL warning at Signal_generator.v(42): object \"abs\" assigned a value but never read" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449622648518 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k Signal_generator.v(64) " "Verilog HDL or VHDL warning at Signal_generator.v(64): object \"k\" assigned a value but never read" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449622648518 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Signal_generator.v(88) " "Verilog HDL assignment warning at Signal_generator.v(88): truncated value with size 32 to match size of target (6)" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622648519 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Signal_generator.v(161) " "Verilog HDL assignment warning at Signal_generator.v(161): truncated value with size 32 to match size of target (2)" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622648519 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Signal_generator.v(169) " "Verilog HDL assignment warning at Signal_generator.v(169): truncated value with size 32 to match size of target (4)" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622648520 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Signal_generator.v(183) " "Verilog HDL assignment warning at Signal_generator.v(183): truncated value with size 32 to match size of target (10)" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622648520 "|ofdm_transmitter|OSC:inst2|Signal_generator:sg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifft_8p ifft_8p:inst1 " "Elaborating entity \"ifft_8p\" for hierarchy \"ifft_8p:inst1\"" {  } { { "ofdm_transmitter.bdf" "inst1" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 104 704 936 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifft_8p_fft_ii_0 ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0 " "Elaborating entity \"ifft_8p_fft_ii_0\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\"" {  } { { "ifft_8p/synthesis/ifft_8p.v" "fft_ii_0" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_top ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst " "Elaborating entity \"auk_dspip_r22sdf_top\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\"" {  } { { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "auk_dspip_r22sdf_top_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_sink ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_sink\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "sink_ctrl_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_core ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst " "Elaborating entity \"auk_dspip_r22sdf_core\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "r22sdf_core_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_enable_control ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl " "Elaborating entity \"auk_dspip_r22sdf_enable_control\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "ena_ctrl" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:r22_stage" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:gen_bfi_only:bfi_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "\\gen_fixedpt_adders:del_in_real_comp_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_pipeline:lpm_add_sub_component" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgj " "Found entity 1: add_sub_sgj" {  } { { "db/add_sub_sgj.tdf" "" { Text "C:/project/OFDM/OFDM/db/add_sub_sgj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sgj ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_sgj:auto_generated " "Elaborating entity \"add_sub_sgj\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_sgj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_counter ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst " "Elaborating entity \"auk_dspip_r22sdf_counter\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "bf_counter_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "\\gen_fixedpt_adders:del_in_real_comp_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_pipeline:lpm_add_sub_component" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ij " "Found entity 1: add_sub_4ij" {  } { { "db/add_sub_4ij.tdf" "" { Text "C:/project/OFDM/OFDM/db/add_sub_4ij.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622648911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622648911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ij ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_4ij:auto_generated " "Elaborating entity \"add_sub_4ij\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_4ij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stg_pipe ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect " "Elaborating entity \"auk_dspip_r22sdf_stg_pipe\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:r22_stage" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622648987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_old ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component " "Elaborating entity \"altera_fft_mult_add_old\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\"" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_old_mult_add_gen:ALTMULT_ADD_component" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "ALTMULT_ADD_component" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_2n6g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_2n6g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_2n6g " "Found entity 1: mult_add_2n6g" {  } { { "db/mult_add_2n6g.tdf" "" { Text "C:/project/OFDM/OFDM/db/mult_add_2n6g.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622649156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622649156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_2n6g ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_2n6g:auto_generated " "Elaborating entity \"mult_add_2n6g\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_2n6g:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_hb91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_hb91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_hb91 " "Found entity 1: ded_mult_hb91" {  } { { "db/ded_mult_hb91.tdf" "" { Text "C:/project/OFDM/OFDM/db/ded_mult_hb91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622649172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622649172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_hb91 ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_2n6g:auto_generated\|ded_mult_hb91:ded_mult1 " "Elaborating entity \"ded_mult_hb91\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_2n6g:auto_generated\|ded_mult_hb91:ded_mult1\"" {  } { { "db/mult_add_2n6g.tdf" "ded_mult1" { Text "C:/project/OFDM/OFDM/db/mult_add_2n6g.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "C:/project/OFDM/OFDM/db/dffpipe_b3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622649185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622649185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_2n6g:auto_generated\|ded_mult_hb91:ded_mult1\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_2n6g:auto_generated\|ded_mult_hb91:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_hb91.tdf" "pre_result" { Text "C:/project/OFDM/OFDM/db/ded_mult_hb91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_old ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component " "Elaborating entity \"altera_fft_mult_add_old\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\"" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_old_mult_add_gen:ALTMULT_ADD_component" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" "ALTMULT_ADD_component" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_1m6g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_1m6g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_1m6g " "Found entity 1: mult_add_1m6g" {  } { { "db/mult_add_1m6g.tdf" "" { Text "C:/project/OFDM/OFDM/db/mult_add_1m6g.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622649289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622649289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_1m6g ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_1m6g:auto_generated " "Elaborating entity \"mult_add_1m6g\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_1m6g:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:round_real" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:gen_bfi_only:bfi_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_rom ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component " "Elaborating entity \"altera_fft_dual_port_rom\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:dual_port_rom_component" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_obt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_obt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_obt3 " "Found entity 1: altsyncram_obt3" {  } { { "db/altsyncram_obt3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_obt3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622649520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622649520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_obt3 ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_obt3:auto_generated " "Elaborating entity \"altsyncram_obt3\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_obt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649521 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "ifft_8p_fft_ii_0_opt_twr1.hex " "Byte addressed memory initialization file \"ifft_8p_fft_ii_0_opt_twr1.hex\" was read in the word-addressed format" {  } { { "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0_opt_twr1.hex" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0_opt_twr1.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1449622649524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_bit_reverse_core ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst " "Elaborating entity \"auk_dspip_bit_reverse_core\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "\\generate_bit_reverse_module:bit_reverse_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_bit_reverse_addr_control ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst " "Elaborating entity \"auk_dspip_bit_reverse_addr_control\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "rd_addr_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_bit_reverse_reverse_carry_adder ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst\|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst " "Elaborating entity \"auk_dspip_bit_reverse_reverse_carry_adder\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst\|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "reverse_carry_adder_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "real_buf" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9p3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9p3 " "Found entity 1: altsyncram_k9p3" {  } { { "db/altsyncram_k9p3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622649662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622649662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k9p3 ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated " "Elaborating entity \"altsyncram_k9p3\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_source ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_source\" for hierarchy \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\"" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "source_control_inst" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qpsk qpsk:inst " "Elaborating entity \"qpsk\" for hierarchy \"qpsk:inst\"" {  } { { "ofdm_transmitter.bdf" "inst" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 184 240 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 qpsk.v(53) " "Verilog HDL assignment warning at qpsk.v(53): truncated value with size 32 to match size of target (8)" {  } { { "qpsk.v" "" { Text "C:/project/OFDM/OFDM/qpsk.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622649691 "|ofdm_transmitter|qpsk:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "call call:inst4 " "Elaborating entity \"call\" for hierarchy \"call:inst4\"" {  } { { "ofdm_transmitter.bdf" "inst4" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { -48 376 576 96 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622649696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 call.v(35) " "Verilog HDL assignment warning at call.v(35): truncated value with size 32 to match size of target (16)" {  } { { "call.v" "" { Text "C:/project/OFDM/OFDM/call.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449622649696 "|ofdm_transmitter|call:inst4"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1449622650039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.12.08.19:57:34 Progress: Loading sld548ac543/alt_sld_fab_wrapper_hw.tcl " "2015.12.08.19:57:34 Progress: Loading sld548ac543/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1449622654022 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1449622655885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1449622656017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1449622656745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1449622656758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1449622656773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1449622656806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1449622656810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1449622656810 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1449622657483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld548ac543/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld548ac543/alt_sld_fab.v" "" { Text "C:/project/OFDM/OFDM/db/ip/sld548ac543/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622657592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622657592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622657616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622657616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622657617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622657617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622657624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622657624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622657650 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622657650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622657650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622657660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622657660 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[0\] " "Synthesized away node \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_k9p3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 229 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 320 0 0 } } { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 73 0 0 } } { "ifft_8p/synthesis/ifft_8p.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 49 0 0 } } { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 104 704 936 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622658144 "|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[1\] " "Synthesized away node \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_k9p3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 229 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 320 0 0 } } { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 73 0 0 } } { "ifft_8p/synthesis/ifft_8p.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 49 0 0 } } { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 104 704 936 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622658144 "|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[2\] " "Synthesized away node \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_k9p3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 229 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 320 0 0 } } { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 73 0 0 } } { "ifft_8p/synthesis/ifft_8p.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 49 0 0 } } { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 104 704 936 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622658144 "|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[3\] " "Synthesized away node \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_k9p3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 229 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 320 0 0 } } { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 73 0 0 } } { "ifft_8p/synthesis/ifft_8p.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 49 0 0 } } { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 104 704 936 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622658144 "|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[4\] " "Synthesized away node \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_k9p3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 229 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 320 0 0 } } { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 73 0 0 } } { "ifft_8p/synthesis/ifft_8p.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 49 0 0 } } { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 104 704 936 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622658144 "|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[5\] " "Synthesized away node \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_k9p3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 229 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 320 0 0 } } { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 73 0 0 } } { "ifft_8p/synthesis/ifft_8p.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 49 0 0 } } { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 104 704 936 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622658144 "|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[6\] " "Synthesized away node \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_k9p3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 229 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 320 0 0 } } { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 73 0 0 } } { "ifft_8p/synthesis/ifft_8p.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 49 0 0 } } { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 104 704 936 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622658144 "|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[7\] " "Synthesized away node \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k9p3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_k9p3.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 229 0 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 320 0 0 } } { "ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv" 73 0 0 } } { "ifft_8p/synthesis/ifft_8p.v" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v" 49 0 0 } } { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 104 704 936 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622658144 "|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449622658144 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449622658144 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1449622658325 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1449622658325 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "OSC:inst2\|Signal_generator:sg\|captured_Vals_rtl_0 " "Inferred dual-clock RAM node \"OSC:inst2\|Signal_generator:sg\|captured_Vals_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1449622658813 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OSC:inst2\|Signal_generator:sg\|captured_Vals_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OSC:inst2\|Signal_generator:sg\|captured_Vals_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449622659235 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449622659235 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449622659235 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OSC:inst2\|Signal_generator:sg\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OSC:inst2\|Signal_generator:sg\|Div0\"" {  } { { "Signal_generator.v" "Div0" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622659236 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449622659236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OSC:inst2\|Signal_generator:sg\|altsyncram:captured_Vals_rtl_0 " "Elaborated megafunction instantiation \"OSC:inst2\|Signal_generator:sg\|altsyncram:captured_Vals_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622659264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OSC:inst2\|Signal_generator:sg\|altsyncram:captured_Vals_rtl_0 " "Instantiated megafunction \"OSC:inst2\|Signal_generator:sg\|altsyncram:captured_Vals_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659267 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449622659267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3d1 " "Found entity 1: altsyncram_u3d1" {  } { { "db/altsyncram_u3d1.tdf" "" { Text "C:/project/OFDM/OFDM/db/altsyncram_u3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622659311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622659311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OSC:inst2\|Signal_generator:sg\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"OSC:inst2\|Signal_generator:sg\|lpm_divide:Div0\"" {  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622659346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OSC:inst2\|Signal_generator:sg\|lpm_divide:Div0 " "Instantiated megafunction \"OSC:inst2\|Signal_generator:sg\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449622659347 ""}  } { { "Signal_generator.v" "" { Text "C:/project/OFDM/OFDM/Signal_generator.v" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449622659347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_umm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_umm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_umm " "Found entity 1: lpm_divide_umm" {  } { { "db/lpm_divide_umm.tdf" "" { Text "C:/project/OFDM/OFDM/db/lpm_divide_umm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622659385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622659385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/project/OFDM/OFDM/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622659397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622659397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6bf " "Found entity 1: alt_u_div_6bf" {  } { { "db/alt_u_div_6bf.tdf" "" { Text "C:/project/OFDM/OFDM/db/alt_u_div_6bf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622659444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622659444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/project/OFDM/OFDM/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622659561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622659561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/project/OFDM/OFDM/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449622659603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449622659603 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FFT/IFFT " "\"FFT/IFFT\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1449622660463 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1449622660463 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_fft_ii " "Messages from megafunction that supports OpenCore Plus feature altera_fft_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag  will go low when the evaluation time expires " "The output signals source_real, source_imag  will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1449622660504 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1449622660504 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1449622660504 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1449622660504 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1449622660505 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 97 -1 0 } } { "ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449622660628 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449622660628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622661232 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449622662183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622662348 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449622662751 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449622662751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622662885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/project/OFDM/OFDM/output_files/ofdm_transmitter.map.smsg " "Generated suppressed messages file C:/project/OFDM/OFDM/output_files/ofdm_transmitter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449622663442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449622663936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449622663936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2005 " "Implemented 2005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449622664139 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449622664139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1931 " "Implemented 1931 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449622664139 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449622664139 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1449622664139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449622664139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "816 " "Peak virtual memory: 816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449622664182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 19:57:44 2015 " "Processing ended: Tue Dec 08 19:57:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449622664182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449622664182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449622664182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449622664182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449622666175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449622666183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 19:57:45 2015 " "Processing started: Tue Dec 08 19:57:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449622666183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449622666183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ofdm_transmitter -c ofdm_transmitter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ofdm_transmitter -c ofdm_transmitter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449622666183 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449622666280 ""}
{ "Info" "0" "" "Project  = ofdm_transmitter" {  } {  } 0 0 "Project  = ofdm_transmitter" 0 0 "Fitter" 0 0 1449622666281 ""}
{ "Info" "0" "" "Revision = ofdm_transmitter" {  } {  } 0 0 "Revision = ofdm_transmitter" 0 0 "Fitter" 0 0 1449622666281 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449622666377 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ofdm_transmitter EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"ofdm_transmitter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449622666396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449622666457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449622666457 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_obt3:auto_generated\|ram_block1a0 " "Atom \"ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_obt3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449622666531 "|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:old_ram_gen:old_ram_component|altsyncram_obt3:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1449622666531 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449622666876 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449622666880 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449622666985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449622666985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449622666985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449622666985 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449622666985 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4662 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449622666993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4664 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449622666993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4666 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449622666993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4668 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449622666993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4670 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449622666993 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449622666993 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449622666995 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449622667497 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 33 " "No exact pin location assignment(s) for 3 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1449622668787 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449622669194 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1449622669194 ""}
{ "Info" "ISTA_SDC_FOUND" "ofdm_transmitter.sdc " "Reading SDC File: 'ofdm_transmitter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1449622669224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1449622669225 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC:inst2\|vga_clk_reg " "Node: OSC:inst2\|vga_clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OSC:inst2\|Signal_generator:sg\|Val_CY\[9\] OSC:inst2\|vga_clk_reg " "Register OSC:inst2\|Signal_generator:sg\|Val_CY\[9\] is being clocked by OSC:inst2\|vga_clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449622669232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449622669232 "|ofdm_transmitter|OSC:inst2|vga_clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qpsk:inst\|vga_clk_reg " "Node: qpsk:inst\|vga_clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|source_data\[0\] qpsk:inst\|vga_clk_reg " "Register ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|source_data\[0\] is being clocked by qpsk:inst\|vga_clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449622669232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449622669232 "|ofdm_transmitter|qpsk:inst|vga_clk_reg"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1449622669244 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1449622669250 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449622669252 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1449622669252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qpsk:inst\|vga_clk_reg  " "Automatically promoted node qpsk:inst\|vga_clk_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449622669490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qpsk:inst\|vga_clk_reg~0 " "Destination node qpsk:inst\|vga_clk_reg~0" {  } { { "qpsk.v" "" { Text "C:/project/OFDM/OFDM/qpsk.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 3589 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669490 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449622669490 ""}  } { { "qpsk.v" "" { Text "C:/project/OFDM/OFDM/qpsk.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 204 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449622669490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449622669490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OSC:inst2\|vga_clk_reg " "Destination node OSC:inst2\|vga_clk_reg" {  } { { "OSC.v" "" { Text "C:/project/OFDM/OFDM/OSC.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 1283 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qpsk:inst\|vga_clk_reg " "Destination node qpsk:inst\|vga_clk_reg" {  } { { "qpsk.v" "" { Text "C:/project/OFDM/OFDM/qpsk.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 204 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669490 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449622669490 ""}  } { { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 208 24 192 224 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4647 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449622669490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC:inst2\|vga_clk_reg  " "Automatically promoted node OSC:inst2\|vga_clk_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449622669490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OSC:inst2\|vga_clk_reg~0 " "Destination node OSC:inst2\|vga_clk_reg~0" {  } { { "OSC.v" "" { Text "C:/project/OFDM/OFDM/OSC.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 3588 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 416 864 1040 432 "VGA_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4619 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669490 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449622669490 ""}  } { { "OSC.v" "" { Text "C:/project/OFDM/OFDM/OSC.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 1283 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449622669490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449622669490 ""}  } { { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4034 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449622669490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4280 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449622669491 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4118 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449622669491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4140 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449622669491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\]~input (placed in PIN AK16 (CLKIO15, DIFFCLK_6n)) " "Automatically promoted node KEY\[0\]~input (placed in PIN AK16 (CLKIO15, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[0\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[0\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[1\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[1\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[2\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[2\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[3\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[3\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 473 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[4\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[4\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 472 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[5\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[5\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 471 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[6\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[6\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 470 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[7\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[7\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[8\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[8\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 468 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_imag\|dataout\[0\] " "Destination node ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_imag\|dataout\[0\]" {  } { { "ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 1349 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449622669491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1449622669491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449622669491 ""}  } { { "ofdm_transmitter.bdf" "" { Schematic "C:/project/OFDM/OFDM/ofdm_transmitter.bdf" { { 288 536 704 304 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/project/OFDM/OFDM/" { { 0 { 0 ""} 0 4649 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449622669491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449622670079 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449622670083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449622670083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449622670088 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449622670095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449622670102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449622670168 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449622670172 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449622670172 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1449622670187 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1449622670187 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1449622670187 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 80 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 52 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449622670191 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1449622670191 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1449622670191 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY0 " "Node \"KEY0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449622670752 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449622670752 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449622670752 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY3 " "Node \"KEY3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449622670752 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1449622670752 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449622670752 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1449622670757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449622677178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449622677978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449622678039 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449622679285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449622679285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449622679880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X59_Y46 X69_Y56 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X59_Y46 to location X69_Y56" {  } { { "loc" "" { Generic "C:/project/OFDM/OFDM/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X59_Y46 to location X69_Y56"} { { 12 { 0 ""} 59 46 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449622684513 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449622684513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449622684968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449622684969 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1449622684969 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449622684969 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1449622685035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449622685127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449622685613 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449622685684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449622686160 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449622686791 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1449622687735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/project/OFDM/OFDM/output_files/ofdm_transmitter.fit.smsg " "Generated suppressed messages file C:/project/OFDM/OFDM/output_files/ofdm_transmitter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449622687962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449622688589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 19:58:08 2015 " "Processing ended: Tue Dec 08 19:58:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449622688589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449622688589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449622688589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449622688589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449622690491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449622690498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 19:58:10 2015 " "Processing started: Tue Dec 08 19:58:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449622690498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449622690498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ofdm_transmitter -c ofdm_transmitter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ofdm_transmitter -c ofdm_transmitter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449622690498 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449622694665 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449622694796 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1449622694796 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1449622695069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449622696273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 19:58:16 2015 " "Processing ended: Tue Dec 08 19:58:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449622696273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449622696273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449622696273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449622696273 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449622696887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449622698383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449622698391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 19:58:18 2015 " "Processing started: Tue Dec 08 19:58:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449622698391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449622698391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ofdm_transmitter -c ofdm_transmitter " "Command: quartus_sta ofdm_transmitter -c ofdm_transmitter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449622698391 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1449622698496 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449622698661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449622698710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449622698711 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449622699099 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1449622699099 ""}
{ "Info" "ISTA_SDC_FOUND" "ofdm_transmitter.sdc " "Reading SDC File: 'ofdm_transmitter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1449622699132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1449622699133 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC:inst2\|vga_clk_reg " "Node: OSC:inst2\|vga_clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OSC:inst2\|Signal_generator:sg\|Val_CY\[9\] OSC:inst2\|vga_clk_reg " "Register OSC:inst2\|Signal_generator:sg\|Val_CY\[9\] is being clocked by OSC:inst2\|vga_clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449622699142 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449622699142 "|ofdm_transmitter|OSC:inst2|vga_clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qpsk:inst\|vga_clk_reg " "Node: qpsk:inst\|vga_clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|source_data\[7\] qpsk:inst\|vga_clk_reg " "Register ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|source_data\[7\] is being clocked by qpsk:inst\|vga_clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449622699142 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449622699142 "|ofdm_transmitter|qpsk:inst|vga_clk_reg"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699450 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449622699456 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1449622699465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.794 " "Worst-case setup slack is 16.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.794               0.000 CLOCK_50  " "   16.794               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.661               0.000 altera_reserved_tck  " "   45.661               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622699479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLOCK_50  " "    0.345               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 altera_reserved_tck  " "    0.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622699482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.133 " "Worst-case recovery slack is 48.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.133               0.000 altera_reserved_tck  " "   48.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622699484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.213 " "Worst-case removal slack is 1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 altera_reserved_tck  " "    1.213               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622699486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.728 " "Worst-case minimum pulse width slack is 9.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.728               0.000 CLOCK_50  " "    9.728               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.756               0.000 altera_reserved_tck  " "   49.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622699489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622699489 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449622699565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449622699596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449622700156 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC:inst2\|vga_clk_reg " "Node: OSC:inst2\|vga_clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OSC:inst2\|Signal_generator:sg\|Val_CY\[9\] OSC:inst2\|vga_clk_reg " "Register OSC:inst2\|Signal_generator:sg\|Val_CY\[9\] is being clocked by OSC:inst2\|vga_clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449622700269 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449622700269 "|ofdm_transmitter|OSC:inst2|vga_clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qpsk:inst\|vga_clk_reg " "Node: qpsk:inst\|vga_clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|source_data\[7\] qpsk:inst\|vga_clk_reg " "Register ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|source_data\[7\] is being clocked by qpsk:inst\|vga_clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449622700270 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449622700270 "|ofdm_transmitter|qpsk:inst|vga_clk_reg"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.069 " "Worst-case setup slack is 17.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.069               0.000 CLOCK_50  " "   17.069               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.974               0.000 altera_reserved_tck  " "   45.974               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLOCK_50  " "    0.343               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 altera_reserved_tck  " "    0.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.316 " "Worst-case recovery slack is 48.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.316               0.000 altera_reserved_tck  " "   48.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.120 " "Worst-case removal slack is 1.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 altera_reserved_tck  " "    1.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.724 " "Worst-case minimum pulse width slack is 9.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.724               0.000 CLOCK_50  " "    9.724               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.754               0.000 altera_reserved_tck  " "   49.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700301 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449622700379 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC:inst2\|vga_clk_reg " "Node: OSC:inst2\|vga_clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OSC:inst2\|Signal_generator:sg\|Val_CY\[9\] OSC:inst2\|vga_clk_reg " "Register OSC:inst2\|Signal_generator:sg\|Val_CY\[9\] is being clocked by OSC:inst2\|vga_clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449622700570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449622700570 "|ofdm_transmitter|OSC:inst2|vga_clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qpsk:inst\|vga_clk_reg " "Node: qpsk:inst\|vga_clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|source_data\[7\] qpsk:inst\|vga_clk_reg " "Register ifft_8p:inst1\|ifft_8p_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|source_data\[7\] is being clocked by qpsk:inst\|vga_clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449622700570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449622700570 "|ofdm_transmitter|qpsk:inst|vga_clk_reg"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.437 " "Worst-case setup slack is 18.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.437               0.000 CLOCK_50  " "   18.437               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.158               0.000 altera_reserved_tck  " "   48.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 CLOCK_50  " "    0.145               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.394 " "Worst-case recovery slack is 49.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.394               0.000 altera_reserved_tck  " "   49.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.566 " "Worst-case removal slack is 0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 altera_reserved_tck  " "    0.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.421 " "Worst-case minimum pulse width slack is 9.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.421               0.000 CLOCK_50  " "    9.421               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.436               0.000 altera_reserved_tck  " "   49.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449622700601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449622700601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449622701049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449622701051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449622701163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 19:58:21 2015 " "Processing ended: Tue Dec 08 19:58:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449622701163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449622701163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449622701163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449622701163 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449622701875 ""}
