{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765041011029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765041011029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  7 00:10:10 2025 " "Processing started: Sun Dec  7 00:10:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765041011029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765041011029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Selection_Sort -c Selection_Sort " "Command: quartus_map --read_settings_files=on --write_settings_files=off Selection_Sort -c Selection_Sort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765041011029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765041011216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765041011216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Swap_unit " "Found entity 1: Swap_unit" {  } { { "../../02_rtl/Swap_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017072 ""} { "Info" "ISGN_ENTITY_NAME" "2 Swap_data " "Found entity 2: Swap_data" {  } { { "../../02_rtl/Swap_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017072 ""} { "Info" "ISGN_ENTITY_NAME" "3 Swap_addr " "Found entity 3: Swap_addr" {  } { { "../../02_rtl/Swap_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017072 ""} { "Info" "ISGN_ENTITY_NAME" "4 demux1to2 " "Found entity 4: demux1to2" {  } { { "../../02_rtl/Swap_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765041017072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SinglePort_RAM " "Found entity 1: SinglePort_RAM" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765041017073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Selection_Sort " "Found entity 1: Selection_Sort" {  } { { "../../02_rtl/Selection_Sort.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765041017073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017074 ""} { "Info" "ISGN_ENTITY_NAME" "2 update_value_j " "Found entity 2: update_value_j" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017074 ""} { "Info" "ISGN_ENTITY_NAME" "3 update_value_i " "Found entity 3: update_value_i" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017074 ""} { "Info" "ISGN_ENTITY_NAME" "4 update_value_smmallest " "Found entity 4: update_value_smmallest" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765041017074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/ControlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/ControlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../02_rtl/ControlUnit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765041017075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765041017075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Selection_Sort " "Elaborating entity \"Selection_Sort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765041017106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CONTROL_UNIT " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CONTROL_UNIT\"" {  } { { "../../02_rtl/Selection_Sort.sv" "CONTROL_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:DATAPATH_UNIT " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:DATAPATH_UNIT\"" {  } { { "../../02_rtl/Selection_Sort.sv" "DATAPATH_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_value_j DataPath:DATAPATH_UNIT\|update_value_j:UPDATE_VALUE_J_UNIT " "Elaborating entity \"update_value_j\" for hierarchy \"DataPath:DATAPATH_UNIT\|update_value_j:UPDATE_VALUE_J_UNIT\"" {  } { { "../../02_rtl/DataPath.sv" "UPDATE_VALUE_J_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_value_i DataPath:DATAPATH_UNIT\|update_value_i:UPDATE_VALUE_I_UNIT " "Elaborating entity \"update_value_i\" for hierarchy \"DataPath:DATAPATH_UNIT\|update_value_i:UPDATE_VALUE_I_UNIT\"" {  } { { "../../02_rtl/DataPath.sv" "UPDATE_VALUE_I_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_value_smmallest DataPath:DATAPATH_UNIT\|update_value_smmallest:UPDATE_VALUE_SMALLEST_UNIT " "Elaborating entity \"update_value_smmallest\" for hierarchy \"DataPath:DATAPATH_UNIT\|update_value_smmallest:UPDATE_VALUE_SMALLEST_UNIT\"" {  } { { "../../02_rtl/DataPath.sv" "UPDATE_VALUE_SMALLEST_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap_unit DataPath:DATAPATH_UNIT\|Swap_unit:SWAP_UNIT " "Elaborating entity \"Swap_unit\" for hierarchy \"DataPath:DATAPATH_UNIT\|Swap_unit:SWAP_UNIT\"" {  } { { "../../02_rtl/DataPath.sv" "SWAP_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1to2 DataPath:DATAPATH_UNIT\|Swap_unit:SWAP_UNIT\|demux1to2:DEMUX_1_TO_2 " "Elaborating entity \"demux1to2\" for hierarchy \"DataPath:DATAPATH_UNIT\|Swap_unit:SWAP_UNIT\|demux1to2:DEMUX_1_TO_2\"" {  } { { "../../02_rtl/Swap_unit.sv" "DEMUX_1_TO_2" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap_data DataPath:DATAPATH_UNIT\|Swap_unit:SWAP_UNIT\|Swap_data:SWAP_DATA_UNIT " "Elaborating entity \"Swap_data\" for hierarchy \"DataPath:DATAPATH_UNIT\|Swap_unit:SWAP_UNIT\|Swap_data:SWAP_DATA_UNIT\"" {  } { { "../../02_rtl/Swap_unit.sv" "SWAP_DATA_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap_addr DataPath:DATAPATH_UNIT\|Swap_unit:SWAP_UNIT\|Swap_addr:SWAP_ADDR_UNIT " "Elaborating entity \"Swap_addr\" for hierarchy \"DataPath:DATAPATH_UNIT\|Swap_unit:SWAP_UNIT\|Swap_addr:SWAP_ADDR_UNIT\"" {  } { { "../../02_rtl/Swap_unit.sv" "SWAP_ADDR_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinglePort_RAM SinglePort_RAM:RAM_UNIT " "Elaborating entity \"SinglePort_RAM\" for hierarchy \"SinglePort_RAM:RAM_UNIT\"" {  } { { "../../02_rtl/Selection_Sort.sv" "RAM_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041017118 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765041017710 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[7\] SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[7\]~_emulated SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[7\]~1 " "Register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[7\]\" is converted into an equivalent circuit using register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[7\]~_emulated\" and latch \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[7\]~1\"" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765041017725 "|Selection_Sort|SinglePort_RAM:RAM_UNIT|mem_unit.waddr_a[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[6\] SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[6\]~_emulated SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[6\]~5 " "Register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[6\]\" is converted into an equivalent circuit using register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[6\]~_emulated\" and latch \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[6\]~5\"" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765041017725 "|Selection_Sort|SinglePort_RAM:RAM_UNIT|mem_unit.waddr_a[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[0\] SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[0\]~_emulated SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[0\]~9 " "Register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[0\]\" is converted into an equivalent circuit using register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[0\]~_emulated\" and latch \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[0\]~9\"" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765041017725 "|Selection_Sort|SinglePort_RAM:RAM_UNIT|mem_unit.waddr_a[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[1\] SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[1\]~_emulated SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[1\]~13 " "Register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[1\]\" is converted into an equivalent circuit using register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[1\]~_emulated\" and latch \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[1\]~13\"" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765041017725 "|Selection_Sort|SinglePort_RAM:RAM_UNIT|mem_unit.waddr_a[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[2\] SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[2\]~_emulated SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[2\]~17 " "Register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[2\]\" is converted into an equivalent circuit using register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[2\]~_emulated\" and latch \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[2\]~17\"" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765041017725 "|Selection_Sort|SinglePort_RAM:RAM_UNIT|mem_unit.waddr_a[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[3\] SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[3\]~_emulated SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[3\]~21 " "Register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[3\]\" is converted into an equivalent circuit using register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[3\]~_emulated\" and latch \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[3\]~21\"" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765041017725 "|Selection_Sort|SinglePort_RAM:RAM_UNIT|mem_unit.waddr_a[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[4\] SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[4\]~_emulated SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[4\]~25 " "Register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[4\]\" is converted into an equivalent circuit using register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[4\]~_emulated\" and latch \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[4\]~25\"" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765041017725 "|Selection_Sort|SinglePort_RAM:RAM_UNIT|mem_unit.waddr_a[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[5\] SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[5\]~_emulated SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[5\]~29 " "Register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[5\]\" is converted into an equivalent circuit using register \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[5\]~_emulated\" and latch \"SinglePort_RAM:RAM_UNIT\|mem_unit.waddr_a\[5\]~29\"" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765041017725 "|Selection_Sort|SinglePort_RAM:RAM_UNIT|mem_unit.waddr_a[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1765041017725 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765041017946 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765041018173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765041018311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765041018311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "804 " "Implemented 804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765041018379 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765041018379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "792 " "Implemented 792 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765041018379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765041018379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765041018389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  7 00:10:18 2025 " "Processing ended: Sun Dec  7 00:10:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765041018389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765041018389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765041018389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765041018389 ""}
