// Seed: 2708459536
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    input tri id_6,
    input wand id_7,
    input supply1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12,
    input wand id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    input wor id_17,
    output supply1 id_18,
    input wand id_19,
    input wire id_20,
    output wand id_21
);
  rtran (id_14);
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4
    , id_8,
    input wire id_5,
    input supply0 id_6
);
  assign id_8 = 1'b0;
  module_0(
      id_2,
      id_5,
      id_5,
      id_1,
      id_6,
      id_0,
      id_5,
      id_6,
      id_3,
      id_0,
      id_0,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_0,
      id_6,
      id_4,
      id_0
  );
endmodule
