<stg><name>conv_layer2</name>


<trans_list>

<trans id="581" from="1" to="2">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="2" to="23">
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="2" to="3">
<condition id="92">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="3" to="4">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="4" to="5">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="5" to="6">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="6" to="7">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="7" to="8">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="8" to="9">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="9" to="10">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="10" to="11">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="11" to="12">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="12" to="13">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="13" to="14">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="14" to="15">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="15" to="16">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="16" to="17">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="17" to="18">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="18" to="19">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="19" to="20">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="20" to="21">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="21" to="22">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="22" to="2">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten1 = phi i12 [ 0, %0 ], [ %indvar_flatten_next1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %filter = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="filter"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:3  %i = phi i4 [ 0, %0 ], [ %tmp_mid2_29, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:4  %j = phi i4 [ 0, %0 ], [ %j_3, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i_5 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %exitcond_flatten1 = icmp eq i12 %indvar_flatten1, -1392

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %indvar_flatten_next1 = add i12 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_flatten1, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %filter_1 = add i5 1, %filter

]]></Node>
<StgValue><ssdm name="filter_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  %exitcond_flatten = icmp eq i8 %indvar_flatten, -87

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:4  %i_mid = select i1 %exitcond_flatten, i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="i_mid"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:5  %tmp_mid2_v = select i1 %exitcond_flatten, i5 %filter_1, i5 %filter

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:108  %tmp_62_1_mid = select i1 %exitcond_flatten, i4 1, i4 %i_5

]]></Node>
<StgValue><ssdm name="tmp_62_1_mid"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:109  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:110  %exitcond = icmp eq i4 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:111  %exitcond1_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond1_mid"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:112  %i_5_dup = add i4 1, %i_mid

]]></Node>
<StgValue><ssdm name="i_5_dup"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:114  %tmp_s = or i1 %exitcond1_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:115  %j_mid2 = select i1 %tmp_s, i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:116  %tmp_mid2_29 = select i1 %exitcond1_mid, i4 %i_5_dup, i4 %i_mid

]]></Node>
<StgValue><ssdm name="tmp_mid2_29"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:124  %i_5_mid1 = add i4 2, %i_mid

]]></Node>
<StgValue><ssdm name="i_5_mid1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:125  %tmp_62_1_mid2 = select i1 %exitcond1_mid, i4 %i_5_mid1, i4 %tmp_62_1_mid

]]></Node>
<StgValue><ssdm name="tmp_62_1_mid2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:478  %indvar_flatten_op = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:479  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:6  %tmp_mid2 = zext i5 %tmp_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %conv_layer2_weights_s = getelementptr [16 x i19]* @conv_layer2_weights_63, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_s"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %conv_layer2_weights_1 = load i19* %conv_layer2_weights_s, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:11  %conv_layer2_weights_2 = getelementptr [16 x i19]* @conv_layer2_weights_61, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:12  %conv_layer2_weights_3 = load i19* %conv_layer2_weights_2, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:117  %tmp_mid2_cast_30 = zext i4 %tmp_mid2_29 to i8

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast_30"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:118  %tmp_237 = mul i8 13, %tmp_mid2_cast_30

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:119  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_mid2_29, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:120  %p_shl2 = zext i8 %tmp to i64

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:121  %tmp_73 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_mid2_29, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:122  %p_shl3 = zext i5 %tmp_73 to i64

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:123  %tmp_238 = sub i64 %p_shl2, %p_shl3

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:134  %tmp_1 = zext i4 %j_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:135  %tmp_1_cast = zext i4 %j_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:136  %tmp_240 = add i8 %tmp_237, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:142  %tmp_242 = add i64 %tmp_238, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="64">
<![CDATA[
.preheader.preheader:143  %tmp_77 = trunc i64 %tmp_242 to i9

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:144  %tmp_78 = shl i64 %tmp_242, 3

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:145  %tmp_271_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_77, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:146  %image_V_addr = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="image_V_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:147  %tmp_243 = or i12 %tmp_271_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:148  %tmp_272_cast = zext i12 %tmp_243 to i64

]]></Node>
<StgValue><ssdm name="tmp_272_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:149  %image_V_addr_79 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_79"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:194  %image_V_load = load i24* %image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:198  %image_V_load_79 = load i24* %image_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_79"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %conv_layer2_weights_1 = load i19* %conv_layer2_weights_s, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:12  %conv_layer2_weights_3 = load i19* %conv_layer2_weights_2, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %conv_layer2_weights_4 = getelementptr [16 x i19]* @conv_layer2_weights_59, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %conv_layer2_weights_5 = load i19* %conv_layer2_weights_4, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_5"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %conv_layer2_weights_6 = getelementptr [16 x i19]* @conv_layer2_weights_57, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_6"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:18  %conv_layer2_weights_7 = load i19* %conv_layer2_weights_6, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_7"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:150  %tmp_244 = or i12 %tmp_271_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:151  %tmp_273_cast = zext i12 %tmp_244 to i64

]]></Node>
<StgValue><ssdm name="tmp_273_cast"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:152  %image_V_addr_80 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_80"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:153  %tmp_245 = or i12 %tmp_271_cast, 3

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:154  %tmp_274_cast = zext i12 %tmp_245 to i64

]]></Node>
<StgValue><ssdm name="tmp_274_cast"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:155  %image_V_addr_81 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_81"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:194  %image_V_load = load i24* %image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:198  %image_V_load_79 = load i24* %image_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_79"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:205  %image_V_load_80 = load i24* %image_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_80"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:212  %image_V_load_81 = load i24* %image_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_81"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:10  %OP2_V_0_0_cast_cast_1 = sext i19 %conv_layer2_weights_1 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_cast_cast_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:13  %OP2_V_0_0_1_cast_cas_1 = sext i19 %conv_layer2_weights_3 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_1_cast_cas_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %conv_layer2_weights_5 = load i19* %conv_layer2_weights_4, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:18  %conv_layer2_weights_7 = load i19* %conv_layer2_weights_6, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_7"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %conv_layer2_weights_8 = getelementptr [16 x i19]* @conv_layer2_weights_55, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_8"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %conv_layer2_weights_9 = load i19* %conv_layer2_weights_8, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_9"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %conv_layer2_weights_10 = getelementptr [16 x i19]* @conv_layer2_weights_53, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_10"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:24  %conv_layer2_weights_11 = load i19* %conv_layer2_weights_10, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_11"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:156  %tmp_246 = or i12 %tmp_271_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:157  %tmp_275_cast = zext i12 %tmp_246 to i64

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:158  %image_V_addr_82 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_82"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:159  %tmp_247 = or i12 %tmp_271_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:160  %tmp_276_cast = zext i12 %tmp_247 to i64

]]></Node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:161  %image_V_addr_83 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_83"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:195  %OP1_V_0_0_cast_cast = sext i24 %image_V_load to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_cast_cast"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:196  %p_Val2_1 = mul i43 %OP2_V_0_0_cast_cast_1, %OP1_V_0_0_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="23" op_0_bw="23" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:197  %tmp_3 = call i23 @_ssdm_op_PartSelect.i23.i43.i32.i32(i43 %p_Val2_1, i32 20, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:199  %OP1_V_0_0_1_cast_cas = sext i24 %image_V_load_79 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_1_cast_cas"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:200  %p_Val2_19_0_0_1 = mul i43 %OP2_V_0_0_1_cast_cas_1, %OP1_V_0_0_1_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:205  %image_V_load_80 = load i24* %image_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_80"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:212  %image_V_load_81 = load i24* %image_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_81"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:219  %image_V_load_82 = load i24* %image_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_82"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:226  %image_V_load_83 = load i24* %image_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_83"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:16  %OP2_V_0_0_2_cast_cas_1 = sext i19 %conv_layer2_weights_5 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_2_cast_cas_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:19  %OP2_V_0_0_3_cast_cas_1 = sext i19 %conv_layer2_weights_7 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_3_cast_cas_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %conv_layer2_weights_9 = load i19* %conv_layer2_weights_8, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_9"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:24  %conv_layer2_weights_11 = load i19* %conv_layer2_weights_10, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_11"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %conv_layer2_weights_12 = getelementptr [16 x i19]* @conv_layer2_weights_51, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_12"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %conv_layer2_weights_13 = load i19* %conv_layer2_weights_12, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_13"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:29  %conv_layer2_weights_14 = getelementptr [16 x i19]* @conv_layer2_weights_49, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_14"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:30  %conv_layer2_weights_15 = load i19* %conv_layer2_weights_14, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_15"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:162  %tmp_248 = or i12 %tmp_271_cast, 6

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:163  %tmp_277_cast = zext i12 %tmp_248 to i64

]]></Node>
<StgValue><ssdm name="tmp_277_cast"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:164  %image_V_addr_84 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_84"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:165  %tmp_249 = or i12 %tmp_271_cast, 7

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:166  %tmp_278_cast = zext i12 %tmp_249 to i64

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:167  %image_V_addr_85 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_85"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:201  %p_Val2_19_0_0_1_ca = sext i43 %p_Val2_19_0_0_1 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_1_ca"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="43" op_0_bw="43" op_1_bw="23" op_2_bw="20">
<![CDATA[
.preheader.preheader:202  %tmp_258 = call i43 @_ssdm_op_BitConcatenate.i43.i23.i20(i23 %tmp_3, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:203  %tmp_69_0_0_1 = sext i43 %tmp_258 to i44

]]></Node>
<StgValue><ssdm name="tmp_69_0_0_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:204  %p_Val2_20_0_0_1 = add i44 %tmp_69_0_0_1, %p_Val2_19_0_0_1_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_0_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:206  %OP1_V_0_0_2_cast_cas = sext i24 %image_V_load_80 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_2_cast_cas"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:207  %p_Val2_19_0_0_2 = mul i43 %OP2_V_0_0_2_cast_cas_1, %OP1_V_0_0_2_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:209  %tmp_259 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_0_1, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:213  %OP1_V_0_0_3_cast_cas = sext i24 %image_V_load_81 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_3_cast_cas"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:214  %p_Val2_19_0_0_3 = mul i43 %OP2_V_0_0_3_cast_cas_1, %OP1_V_0_0_3_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_3"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:219  %image_V_load_82 = load i24* %image_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_82"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:226  %image_V_load_83 = load i24* %image_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_83"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:233  %image_V_load_84 = load i24* %image_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_84"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:240  %image_V_load_85 = load i24* %image_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_85"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:22  %OP2_V_0_0_4_cast_cas_1 = sext i19 %conv_layer2_weights_9 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_4_cast_cas_1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:25  %OP2_V_0_0_5_cast_cas_1 = sext i19 %conv_layer2_weights_11 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_5_cast_cas_1"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %conv_layer2_weights_13 = load i19* %conv_layer2_weights_12, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_13"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:30  %conv_layer2_weights_15 = load i19* %conv_layer2_weights_14, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_15"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %conv_layer2_weights_16 = getelementptr [16 x i19]* @conv_layer2_weights_47, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_16"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %conv_layer2_weights_17 = load i19* %conv_layer2_weights_16, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_17"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %conv_layer2_weights_18 = getelementptr [16 x i19]* @conv_layer2_weights_45, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_18"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:36  %conv_layer2_weights_19 = load i19* %conv_layer2_weights_18, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_19"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:208  %p_Val2_19_0_0_2_ca = sext i43 %p_Val2_19_0_0_2 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_2_ca"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:210  %tmp_69_0_0_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_259, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_0_2"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:211  %p_Val2_20_0_0_2 = add i44 %tmp_69_0_0_2, %p_Val2_19_0_0_2_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_0_2"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:215  %p_Val2_19_0_0_3_ca = sext i43 %p_Val2_19_0_0_3 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_3_ca"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:216  %tmp_260 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_0_2, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:217  %tmp_69_0_0_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_260, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_0_3"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:218  %p_Val2_20_0_0_3 = add i44 %tmp_69_0_0_3, %p_Val2_19_0_0_3_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_0_3"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:220  %OP1_V_0_0_4_cast_cas = sext i24 %image_V_load_82 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_4_cast_cas"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:221  %p_Val2_19_0_0_4 = mul i43 %OP2_V_0_0_4_cast_cas_1, %OP1_V_0_0_4_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_4"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:223  %tmp_261 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_0_3, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:227  %OP1_V_0_0_5_cast_cas = sext i24 %image_V_load_83 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_5_cast_cas"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:228  %p_Val2_19_0_0_5 = mul i43 %OP2_V_0_0_5_cast_cas_1, %OP1_V_0_0_5_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_5"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:233  %image_V_load_84 = load i24* %image_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_84"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:240  %image_V_load_85 = load i24* %image_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_85"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:247  %j_3 = add i4 1, %j_mid2

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:248  %tmp_65_0_1 = zext i4 %j_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_65_0_1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:249  %tmp_265 = add i64 %tmp_238, %tmp_65_0_1

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="64">
<![CDATA[
.preheader.preheader:250  %tmp_81 = trunc i64 %tmp_265 to i9

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:251  %tmp_82 = shl i64 %tmp_265, 3

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:252  %tmp_298_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_81, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_298_cast"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:253  %image_V_addr_86 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="image_V_addr_86"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:254  %tmp_266 = or i12 %tmp_298_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:255  %tmp_299_cast = zext i12 %tmp_266 to i64

]]></Node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:256  %image_V_addr_87 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_87"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:301  %image_V_load_86 = load i24* %image_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_86"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:308  %image_V_load_87 = load i24* %image_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_87"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:28  %OP2_V_0_0_6_cast_cas_1 = sext i19 %conv_layer2_weights_13 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_6_cast_cas_1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:31  %OP2_V_0_0_7_cast_cas_1 = sext i19 %conv_layer2_weights_15 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_7_cast_cas_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %conv_layer2_weights_17 = load i19* %conv_layer2_weights_16, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_17"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:36  %conv_layer2_weights_19 = load i19* %conv_layer2_weights_18, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_19"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %conv_layer2_weights_20 = getelementptr [16 x i19]* @conv_layer2_weights_43, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_20"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:39  %conv_layer2_weights_21 = load i19* %conv_layer2_weights_20, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_21"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:41  %conv_layer2_weights_22 = getelementptr [16 x i19]* @conv_layer2_weights_41, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_22"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:42  %conv_layer2_weights_23 = load i19* %conv_layer2_weights_22, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_23"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:222  %p_Val2_19_0_0_4_ca = sext i43 %p_Val2_19_0_0_4 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_4_ca"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:224  %tmp_69_0_0_4 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_261, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_0_4"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:225  %p_Val2_20_0_0_4 = add i44 %tmp_69_0_0_4, %p_Val2_19_0_0_4_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_0_4"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:229  %p_Val2_19_0_0_5_ca = sext i43 %p_Val2_19_0_0_5 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_5_ca"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:230  %tmp_262 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_0_4, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:231  %tmp_69_0_0_5 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_262, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_0_5"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:232  %p_Val2_20_0_0_5 = add i44 %tmp_69_0_0_5, %p_Val2_19_0_0_5_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_0_5"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:234  %OP1_V_0_0_6_cast_cas = sext i24 %image_V_load_84 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_6_cast_cas"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:235  %p_Val2_19_0_0_6 = mul i43 %OP2_V_0_0_6_cast_cas_1, %OP1_V_0_0_6_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_6"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:237  %tmp_263 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_0_5, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:241  %OP1_V_0_0_7_cast_cas = sext i24 %image_V_load_85 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_7_cast_cas"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:242  %p_Val2_19_0_0_7 = mul i43 %OP2_V_0_0_7_cast_cas_1, %OP1_V_0_0_7_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_7"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:257  %tmp_267 = or i12 %tmp_298_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:258  %tmp_300_cast = zext i12 %tmp_267 to i64

]]></Node>
<StgValue><ssdm name="tmp_300_cast"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:259  %image_V_addr_88 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_88"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:260  %tmp_268 = or i12 %tmp_298_cast, 3

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:261  %tmp_301_cast = zext i12 %tmp_268 to i64

]]></Node>
<StgValue><ssdm name="tmp_301_cast"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:262  %image_V_addr_89 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_301_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_89"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:301  %image_V_load_86 = load i24* %image_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_86"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:308  %image_V_load_87 = load i24* %image_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_87"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:315  %image_V_load_88 = load i24* %image_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_88"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:322  %image_V_load_89 = load i24* %image_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_89"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:34  %OP2_V_0_1_cast_cast_1 = sext i19 %conv_layer2_weights_17 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_cast_cast_1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:37  %OP2_V_0_1_1_cast_cas_1 = sext i19 %conv_layer2_weights_19 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_1_cast_cas_1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:39  %conv_layer2_weights_21 = load i19* %conv_layer2_weights_20, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_21"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:42  %conv_layer2_weights_23 = load i19* %conv_layer2_weights_22, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_23"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %conv_layer2_weights_24 = getelementptr [16 x i19]* @conv_layer2_weights_39, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_24"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:45  %conv_layer2_weights_25 = load i19* %conv_layer2_weights_24, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_25"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:47  %conv_layer2_weights_26 = getelementptr [16 x i19]* @conv_layer2_weights_37, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_26"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:48  %conv_layer2_weights_27 = load i19* %conv_layer2_weights_26, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_27"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:236  %p_Val2_19_0_0_6_ca = sext i43 %p_Val2_19_0_0_6 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_6_ca"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:238  %tmp_69_0_0_6 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_263, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_0_6"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:239  %p_Val2_20_0_0_6 = add i44 %tmp_69_0_0_6, %p_Val2_19_0_0_6_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_0_6"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:243  %p_Val2_19_0_0_7_ca = sext i43 %p_Val2_19_0_0_7 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_0_7_ca"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:244  %tmp_264 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_0_6, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:245  %tmp_69_0_0_7 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_264, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_0_7"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:246  %p_Val2_20_0_0_7 = add i44 %tmp_69_0_0_7, %p_Val2_19_0_0_7_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_0_7"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:263  %tmp_269 = or i12 %tmp_298_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:264  %tmp_302_cast = zext i12 %tmp_269 to i64

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:265  %image_V_addr_90 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_302_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_90"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:266  %tmp_270 = or i12 %tmp_298_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:267  %tmp_303_cast = zext i12 %tmp_270 to i64

]]></Node>
<StgValue><ssdm name="tmp_303_cast"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:268  %image_V_addr_91 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_303_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_91"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:302  %OP1_V_0_1_cast_cast = sext i24 %image_V_load_86 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_cast_cast"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:303  %p_Val2_19_0_1 = mul i43 %OP2_V_0_1_cast_cast_1, %OP1_V_0_1_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:305  %tmp_281 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_0_7, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:309  %OP1_V_0_1_1_cast_cas = sext i24 %image_V_load_87 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_1_cast_cas"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:310  %p_Val2_19_0_1_1 = mul i43 %OP2_V_0_1_1_cast_cas_1, %OP1_V_0_1_1_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_1"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:315  %image_V_load_88 = load i24* %image_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_88"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:322  %image_V_load_89 = load i24* %image_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_89"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:329  %image_V_load_90 = load i24* %image_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_90"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:336  %image_V_load_91 = load i24* %image_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_91"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:40  %OP2_V_0_1_2_cast_cas_1 = sext i19 %conv_layer2_weights_21 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_2_cast_cas_1"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:43  %OP2_V_0_1_3_cast_cas_1 = sext i19 %conv_layer2_weights_23 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_3_cast_cas_1"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:45  %conv_layer2_weights_25 = load i19* %conv_layer2_weights_24, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_25"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:48  %conv_layer2_weights_27 = load i19* %conv_layer2_weights_26, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_27"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %conv_layer2_weights_28 = getelementptr [16 x i19]* @conv_layer2_weights_35, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_28"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:51  %conv_layer2_weights_29 = load i19* %conv_layer2_weights_28, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_29"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:53  %conv_layer2_weights_30 = getelementptr [16 x i19]* @conv_layer2_weights_33, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_30"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:54  %conv_layer2_weights_31 = load i19* %conv_layer2_weights_30, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_31"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:269  %tmp_271 = or i12 %tmp_298_cast, 6

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:270  %tmp_304_cast = zext i12 %tmp_271 to i64

]]></Node>
<StgValue><ssdm name="tmp_304_cast"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:271  %image_V_addr_92 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_92"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:272  %tmp_272 = or i12 %tmp_298_cast, 7

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:273  %tmp_305_cast = zext i12 %tmp_272 to i64

]]></Node>
<StgValue><ssdm name="tmp_305_cast"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:274  %image_V_addr_93 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_93"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:304  %p_Val2_19_0_1_cast = sext i43 %p_Val2_19_0_1 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_cast"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:306  %tmp_69_0_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_281, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_1"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:307  %p_Val2_20_0_1 = add i44 %tmp_69_0_1, %p_Val2_19_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_1"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:311  %p_Val2_19_0_1_1_ca = sext i43 %p_Val2_19_0_1_1 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_1_ca"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:312  %tmp_282 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_1, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:313  %tmp_69_0_1_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_282, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_1_1"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:314  %p_Val2_20_0_1_1 = add i44 %tmp_69_0_1_1, %p_Val2_19_0_1_1_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_1_1"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:316  %OP1_V_0_1_2_cast_cas = sext i24 %image_V_load_88 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_2_cast_cas"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:317  %p_Val2_19_0_1_2 = mul i43 %OP2_V_0_1_2_cast_cas_1, %OP1_V_0_1_2_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_2"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:319  %tmp_283 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_1_1, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:323  %OP1_V_0_1_3_cast_cas = sext i24 %image_V_load_89 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_3_cast_cas"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:324  %p_Val2_19_0_1_3 = mul i43 %OP2_V_0_1_3_cast_cas_1, %OP1_V_0_1_3_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_3"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:329  %image_V_load_90 = load i24* %image_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_90"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:336  %image_V_load_91 = load i24* %image_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_91"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:343  %image_V_load_92 = load i24* %image_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_92"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:350  %image_V_load_93 = load i24* %image_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_93"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:46  %OP2_V_0_1_4_cast_cas_1 = sext i19 %conv_layer2_weights_25 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_4_cast_cas_1"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:49  %OP2_V_0_1_5_cast_cas_1 = sext i19 %conv_layer2_weights_27 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_5_cast_cas_1"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:51  %conv_layer2_weights_29 = load i19* %conv_layer2_weights_28, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_29"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:54  %conv_layer2_weights_31 = load i19* %conv_layer2_weights_30, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_31"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:56  %conv_layer2_weights_32 = getelementptr [16 x i19]* @conv_layer2_weights_31, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_32"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:57  %conv_layer2_weights_33 = load i19* %conv_layer2_weights_32, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_33"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:59  %conv_layer2_weights_34 = getelementptr [16 x i19]* @conv_layer2_weights_29, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_34"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:60  %conv_layer2_weights_35 = load i19* %conv_layer2_weights_34, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_35"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:126  %tmp_74 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_62_1_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:127  %p_shl = zext i8 %tmp_74 to i64

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:128  %tmp_75 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_62_1_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:129  %p_shl1 = zext i5 %tmp_75 to i64

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:130  %tmp_239 = sub i64 %p_shl, %p_shl1

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:168  %tmp_250 = add i64 %tmp_239, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="64">
<![CDATA[
.preheader.preheader:169  %tmp_79 = trunc i64 %tmp_250 to i9

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:170  %tmp_80 = shl i64 %tmp_250, 3

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:171  %tmp_281_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_79, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_281_cast"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:172  %image_V_addr_94 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="image_V_addr_94"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:173  %tmp_251 = or i12 %tmp_281_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:174  %tmp_282_cast = zext i12 %tmp_251 to i64

]]></Node>
<StgValue><ssdm name="tmp_282_cast"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:175  %image_V_addr_95 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_95"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:275  %tmp_273 = add i64 %tmp_239, %tmp_65_0_1

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="64">
<![CDATA[
.preheader.preheader:276  %tmp_83 = trunc i64 %tmp_273 to i9

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:318  %p_Val2_19_0_1_2_ca = sext i43 %p_Val2_19_0_1_2 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_2_ca"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:320  %tmp_69_0_1_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_283, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_1_2"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:321  %p_Val2_20_0_1_2 = add i44 %tmp_69_0_1_2, %p_Val2_19_0_1_2_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_1_2"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:325  %p_Val2_19_0_1_3_ca = sext i43 %p_Val2_19_0_1_3 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_3_ca"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:326  %tmp_284 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_1_2, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:327  %tmp_69_0_1_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_284, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_1_3"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:328  %p_Val2_20_0_1_3 = add i44 %tmp_69_0_1_3, %p_Val2_19_0_1_3_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_1_3"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:330  %OP1_V_0_1_4_cast_cas = sext i24 %image_V_load_90 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_4_cast_cas"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:331  %p_Val2_19_0_1_4 = mul i43 %OP2_V_0_1_4_cast_cas_1, %OP1_V_0_1_4_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_4"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:333  %tmp_285 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_1_3, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:337  %OP1_V_0_1_5_cast_cas = sext i24 %image_V_load_91 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_5_cast_cas"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:338  %p_Val2_19_0_1_5 = mul i43 %OP2_V_0_1_5_cast_cas_1, %OP1_V_0_1_5_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_5"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:343  %image_V_load_92 = load i24* %image_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_92"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:350  %image_V_load_93 = load i24* %image_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_93"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:357  %image_V_load_94 = load i24* %image_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_94"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:364  %image_V_load_95 = load i24* %image_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_95"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:52  %OP2_V_0_1_6_cast_cas_1 = sext i19 %conv_layer2_weights_29 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_6_cast_cas_1"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:55  %OP2_V_0_1_7_cast_cas_1 = sext i19 %conv_layer2_weights_31 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_7_cast_cas_1"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:57  %conv_layer2_weights_33 = load i19* %conv_layer2_weights_32, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_33"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:60  %conv_layer2_weights_35 = load i19* %conv_layer2_weights_34, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_35"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:62  %conv_layer2_weights_36 = getelementptr [16 x i19]* @conv_layer2_weights_27, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_36"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:63  %conv_layer2_weights_37 = load i19* %conv_layer2_weights_36, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_37"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:65  %conv_layer2_weights_38 = getelementptr [16 x i19]* @conv_layer2_weights_25, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_38"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:66  %conv_layer2_weights_39 = load i19* %conv_layer2_weights_38, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_39"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:176  %tmp_252 = or i12 %tmp_281_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:177  %tmp_283_cast = zext i12 %tmp_252 to i64

]]></Node>
<StgValue><ssdm name="tmp_283_cast"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:178  %image_V_addr_96 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_96"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:179  %tmp_253 = or i12 %tmp_281_cast, 3

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:180  %tmp_284_cast = zext i12 %tmp_253 to i64

]]></Node>
<StgValue><ssdm name="tmp_284_cast"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:181  %image_V_addr_97 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_97"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:332  %p_Val2_19_0_1_4_ca = sext i43 %p_Val2_19_0_1_4 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_4_ca"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:334  %tmp_69_0_1_4 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_285, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_1_4"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:335  %p_Val2_20_0_1_4 = add i44 %tmp_69_0_1_4, %p_Val2_19_0_1_4_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_1_4"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:339  %p_Val2_19_0_1_5_ca = sext i43 %p_Val2_19_0_1_5 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_5_ca"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:340  %tmp_286 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_1_4, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:341  %tmp_69_0_1_5 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_286, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_1_5"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:342  %p_Val2_20_0_1_5 = add i44 %tmp_69_0_1_5, %p_Val2_19_0_1_5_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_1_5"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:344  %OP1_V_0_1_6_cast_cas = sext i24 %image_V_load_92 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_6_cast_cas"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:345  %p_Val2_19_0_1_6 = mul i43 %OP2_V_0_1_6_cast_cas_1, %OP1_V_0_1_6_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_6"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:347  %tmp_287 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_1_5, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:351  %OP1_V_0_1_7_cast_cas = sext i24 %image_V_load_93 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_7_cast_cas"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:352  %p_Val2_19_0_1_7 = mul i43 %OP2_V_0_1_7_cast_cas_1, %OP1_V_0_1_7_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_7"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:357  %image_V_load_94 = load i24* %image_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_94"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:364  %image_V_load_95 = load i24* %image_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_95"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:371  %image_V_load_96 = load i24* %image_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_96"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:378  %image_V_load_97 = load i24* %image_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_97"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:58  %OP2_V_1_0_cast_cast_1 = sext i19 %conv_layer2_weights_33 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_cast_cast_1"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:61  %OP2_V_1_0_1_cast_cas_1 = sext i19 %conv_layer2_weights_35 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_1_cast_cas_1"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:63  %conv_layer2_weights_37 = load i19* %conv_layer2_weights_36, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_37"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:66  %conv_layer2_weights_39 = load i19* %conv_layer2_weights_38, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_39"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:68  %conv_layer2_weights_40 = getelementptr [16 x i19]* @conv_layer2_weights_23, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_40"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:69  %conv_layer2_weights_41 = load i19* %conv_layer2_weights_40, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_41"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:71  %conv_layer2_weights_42 = getelementptr [16 x i19]* @conv_layer2_weights_21, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_42"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:72  %conv_layer2_weights_43 = load i19* %conv_layer2_weights_42, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_43"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:182  %tmp_254 = or i12 %tmp_281_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:183  %tmp_285_cast = zext i12 %tmp_254 to i64

]]></Node>
<StgValue><ssdm name="tmp_285_cast"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:184  %image_V_addr_98 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_98"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:185  %tmp_255 = or i12 %tmp_281_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:186  %tmp_286_cast = zext i12 %tmp_255 to i64

]]></Node>
<StgValue><ssdm name="tmp_286_cast"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:187  %image_V_addr_99 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_99"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:346  %p_Val2_19_0_1_6_ca = sext i43 %p_Val2_19_0_1_6 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_6_ca"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:348  %tmp_69_0_1_6 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_287, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_1_6"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:349  %p_Val2_20_0_1_6 = add i44 %tmp_69_0_1_6, %p_Val2_19_0_1_6_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_1_6"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:353  %p_Val2_19_0_1_7_ca = sext i43 %p_Val2_19_0_1_7 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_7_ca"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:354  %tmp_288 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_1_6, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:355  %tmp_69_0_1_7 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_288, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_0_1_7"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:356  %p_Val2_20_0_1_7 = add i44 %tmp_69_0_1_7, %p_Val2_19_0_1_7_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_1_7"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:358  %OP1_V_1_0_cast_cast = sext i24 %image_V_load_94 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_cast_cast"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:359  %p_Val2_19_1 = mul i43 %OP2_V_1_0_cast_cast_1, %OP1_V_1_0_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19_1"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:361  %tmp_289 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_0_1_7, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:365  %OP1_V_1_0_1_cast_cas = sext i24 %image_V_load_95 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_1_cast_cas"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:366  %p_Val2_19_1_0_1 = mul i43 %OP2_V_1_0_1_cast_cas_1, %OP1_V_1_0_1_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_1"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:371  %image_V_load_96 = load i24* %image_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_96"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:378  %image_V_load_97 = load i24* %image_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_97"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:385  %image_V_load_98 = load i24* %image_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_98"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:392  %image_V_load_99 = load i24* %image_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_99"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:64  %OP2_V_1_0_2_cast_cas_1 = sext i19 %conv_layer2_weights_37 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_2_cast_cas_1"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:67  %OP2_V_1_0_3_cast_cas_1 = sext i19 %conv_layer2_weights_39 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_3_cast_cas_1"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:69  %conv_layer2_weights_41 = load i19* %conv_layer2_weights_40, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_41"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:72  %conv_layer2_weights_43 = load i19* %conv_layer2_weights_42, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_43"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:74  %conv_layer2_weights_44 = getelementptr [16 x i19]* @conv_layer2_weights_19, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_44"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:75  %conv_layer2_weights_45 = load i19* %conv_layer2_weights_44, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_45"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:77  %conv_layer2_weights_46 = getelementptr [16 x i19]* @conv_layer2_weights_17, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_46"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:78  %conv_layer2_weights_47 = load i19* %conv_layer2_weights_46, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_47"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:188  %tmp_256 = or i12 %tmp_281_cast, 6

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:189  %tmp_287_cast = zext i12 %tmp_256 to i64

]]></Node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:190  %image_V_addr_100 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_100"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:191  %tmp_257 = or i12 %tmp_281_cast, 7

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:192  %tmp_288_cast = zext i12 %tmp_257 to i64

]]></Node>
<StgValue><ssdm name="tmp_288_cast"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:193  %image_V_addr_101 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_101"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:360  %p_Val2_19_1_cast = sext i43 %p_Val2_19_1 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_cast"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:362  %tmp_69_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_289, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:363  %p_Val2_20_1 = add i44 %tmp_69_1, %p_Val2_19_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_20_1"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:367  %p_Val2_19_1_0_1_ca = sext i43 %p_Val2_19_1_0_1 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_1_ca"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:368  %tmp_290 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:369  %tmp_69_1_0_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_290, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_0_1"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:370  %p_Val2_20_1_0_1 = add i44 %tmp_69_1_0_1, %p_Val2_19_1_0_1_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_0_1"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:372  %OP1_V_1_0_2_cast_cas = sext i24 %image_V_load_96 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_2_cast_cas"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:373  %p_Val2_19_1_0_2 = mul i43 %OP2_V_1_0_2_cast_cas_1, %OP1_V_1_0_2_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_2"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:375  %tmp_291 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_0_1, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:379  %OP1_V_1_0_3_cast_cas = sext i24 %image_V_load_97 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_3_cast_cas"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:380  %p_Val2_19_1_0_3 = mul i43 %OP2_V_1_0_3_cast_cas_1, %OP1_V_1_0_3_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_3"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:385  %image_V_load_98 = load i24* %image_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_98"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:392  %image_V_load_99 = load i24* %image_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_99"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:399  %image_V_load_100 = load i24* %image_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_100"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:406  %image_V_load_101 = load i24* %image_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_101"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:70  %OP2_V_1_0_4_cast_cas_1 = sext i19 %conv_layer2_weights_41 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_4_cast_cas_1"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:73  %OP2_V_1_0_5_cast_cas_1 = sext i19 %conv_layer2_weights_43 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_5_cast_cas_1"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:75  %conv_layer2_weights_45 = load i19* %conv_layer2_weights_44, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_45"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:78  %conv_layer2_weights_47 = load i19* %conv_layer2_weights_46, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_47"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:80  %conv_layer2_weights_48 = getelementptr [16 x i19]* @conv_layer2_weights_15, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_48"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:81  %conv_layer2_weights_49 = load i19* %conv_layer2_weights_48, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_49"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:83  %conv_layer2_weights_50 = getelementptr [16 x i19]* @conv_layer2_weights_13, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_50"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:84  %conv_layer2_weights_51 = load i19* %conv_layer2_weights_50, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_51"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:277  %tmp_84 = shl i64 %tmp_273, 3

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:278  %tmp_308_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_83, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_308_cast"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:279  %image_V_addr_102 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="image_V_addr_102"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:280  %tmp_274 = or i12 %tmp_308_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:281  %tmp_309_cast = zext i12 %tmp_274 to i64

]]></Node>
<StgValue><ssdm name="tmp_309_cast"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:282  %image_V_addr_103 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_103"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:374  %p_Val2_19_1_0_2_ca = sext i43 %p_Val2_19_1_0_2 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_2_ca"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:376  %tmp_69_1_0_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_291, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_0_2"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:377  %p_Val2_20_1_0_2 = add i44 %tmp_69_1_0_2, %p_Val2_19_1_0_2_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_0_2"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:381  %p_Val2_19_1_0_3_ca = sext i43 %p_Val2_19_1_0_3 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_3_ca"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:382  %tmp_292 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_0_2, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:383  %tmp_69_1_0_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_292, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_0_3"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:384  %p_Val2_20_1_0_3 = add i44 %tmp_69_1_0_3, %p_Val2_19_1_0_3_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_0_3"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:386  %OP1_V_1_0_4_cast_cas = sext i24 %image_V_load_98 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_4_cast_cas"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:387  %p_Val2_19_1_0_4 = mul i43 %OP2_V_1_0_4_cast_cas_1, %OP1_V_1_0_4_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_4"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:389  %tmp_293 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_0_3, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:393  %OP1_V_1_0_5_cast_cas = sext i24 %image_V_load_99 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_5_cast_cas"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:394  %p_Val2_19_1_0_5 = mul i43 %OP2_V_1_0_5_cast_cas_1, %OP1_V_1_0_5_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_5"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:399  %image_V_load_100 = load i24* %image_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_100"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:406  %image_V_load_101 = load i24* %image_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_101"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:413  %image_V_load_102 = load i24* %image_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_102"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:420  %image_V_load_103 = load i24* %image_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_103"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="424" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:76  %OP2_V_1_0_6_cast_cas_1 = sext i19 %conv_layer2_weights_45 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_6_cast_cas_1"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:79  %OP2_V_1_0_7_cast_cas_1 = sext i19 %conv_layer2_weights_47 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_7_cast_cas_1"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:81  %conv_layer2_weights_49 = load i19* %conv_layer2_weights_48, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_49"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:84  %conv_layer2_weights_51 = load i19* %conv_layer2_weights_50, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_51"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:86  %conv_layer2_weights_52 = getelementptr [16 x i19]* @conv_layer2_weights_11, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_52"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:87  %conv_layer2_weights_53 = load i19* %conv_layer2_weights_52, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_53"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:89  %conv_layer2_weights_54 = getelementptr [16 x i19]* @conv_layer2_weights_9, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_54"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:90  %conv_layer2_weights_55 = load i19* %conv_layer2_weights_54, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_55"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:283  %tmp_275 = or i12 %tmp_308_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:284  %tmp_310_cast = zext i12 %tmp_275 to i64

]]></Node>
<StgValue><ssdm name="tmp_310_cast"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:285  %image_V_addr_104 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_104"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:286  %tmp_276 = or i12 %tmp_308_cast, 3

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:287  %tmp_311_cast = zext i12 %tmp_276 to i64

]]></Node>
<StgValue><ssdm name="tmp_311_cast"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:288  %image_V_addr_105 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_105"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:388  %p_Val2_19_1_0_4_ca = sext i43 %p_Val2_19_1_0_4 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_4_ca"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:390  %tmp_69_1_0_4 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_293, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_0_4"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:391  %p_Val2_20_1_0_4 = add i44 %tmp_69_1_0_4, %p_Val2_19_1_0_4_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_0_4"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:395  %p_Val2_19_1_0_5_ca = sext i43 %p_Val2_19_1_0_5 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_5_ca"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:396  %tmp_294 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_0_4, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:397  %tmp_69_1_0_5 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_294, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_0_5"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:398  %p_Val2_20_1_0_5 = add i44 %tmp_69_1_0_5, %p_Val2_19_1_0_5_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_0_5"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:400  %OP1_V_1_0_6_cast_cas = sext i24 %image_V_load_100 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_6_cast_cas"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:401  %p_Val2_19_1_0_6 = mul i43 %OP2_V_1_0_6_cast_cas_1, %OP1_V_1_0_6_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_6"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:403  %tmp_295 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_0_5, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:407  %OP1_V_1_0_7_cast_cas = sext i24 %image_V_load_101 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_7_cast_cas"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:408  %p_Val2_19_1_0_7 = mul i43 %OP2_V_1_0_7_cast_cas_1, %OP1_V_1_0_7_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_7"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:413  %image_V_load_102 = load i24* %image_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_102"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:420  %image_V_load_103 = load i24* %image_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_103"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:427  %image_V_load_104 = load i24* %image_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_104"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:434  %image_V_load_105 = load i24* %image_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_105"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="454" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:82  %OP2_V_1_1_cast_cast_1 = sext i19 %conv_layer2_weights_49 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_cast_cast_1"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:85  %OP2_V_1_1_1_cast_cas_1 = sext i19 %conv_layer2_weights_51 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_1_cast_cas_1"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:87  %conv_layer2_weights_53 = load i19* %conv_layer2_weights_52, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_53"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:90  %conv_layer2_weights_55 = load i19* %conv_layer2_weights_54, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_55"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:92  %conv_layer2_weights_56 = getelementptr [16 x i19]* @conv_layer2_weights_7, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_56"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:93  %conv_layer2_weights_57 = load i19* %conv_layer2_weights_56, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_57"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:95  %conv_layer2_weights_58 = getelementptr [16 x i19]* @conv_layer2_weights_5, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_58"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:96  %conv_layer2_weights_59 = load i19* %conv_layer2_weights_58, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_59"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:98  %conv_layer2_weights_60 = getelementptr [16 x i19]* @conv_layer2_weights_3, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_60"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:99  %conv_layer2_weights_61 = load i19* %conv_layer2_weights_60, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_61"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:101  %conv_layer2_weights_62 = getelementptr [16 x i19]* @conv_layer2_weights_1, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_62"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:102  %conv_layer2_weights_63 = load i19* %conv_layer2_weights_62, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_63"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:104  %conv_layer2_bias_V_a = getelementptr [16 x i20]* @conv_layer2_bias_V, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="conv_layer2_bias_V_a"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="20" op_0_bw="4">
<![CDATA[
.preheader.preheader:105  %conv_layer2_bias_V_l = load i20* %conv_layer2_bias_V_a, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_bias_V_l"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:289  %tmp_277 = or i12 %tmp_308_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:290  %tmp_312_cast = zext i12 %tmp_277 to i64

]]></Node>
<StgValue><ssdm name="tmp_312_cast"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:291  %image_V_addr_106 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_106"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:292  %tmp_278 = or i12 %tmp_308_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:293  %tmp_313_cast = zext i12 %tmp_278 to i64

]]></Node>
<StgValue><ssdm name="tmp_313_cast"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:294  %image_V_addr_107 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_107"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:402  %p_Val2_19_1_0_6_ca = sext i43 %p_Val2_19_1_0_6 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_6_ca"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:404  %tmp_69_1_0_6 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_295, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_0_6"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:405  %p_Val2_20_1_0_6 = add i44 %tmp_69_1_0_6, %p_Val2_19_1_0_6_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_0_6"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:409  %p_Val2_19_1_0_7_ca = sext i43 %p_Val2_19_1_0_7 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_0_7_ca"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:410  %tmp_296 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_0_6, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:411  %tmp_69_1_0_7 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_296, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_0_7"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:412  %p_Val2_20_1_0_7 = add i44 %tmp_69_1_0_7, %p_Val2_19_1_0_7_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_0_7"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:414  %OP1_V_1_1_cast_cast = sext i24 %image_V_load_102 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_cast_cast"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:415  %p_Val2_19_1_1 = mul i43 %OP2_V_1_1_cast_cast_1, %OP1_V_1_1_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:417  %tmp_297 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_0_7, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:421  %OP1_V_1_1_1_cast_cas = sext i24 %image_V_load_103 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_1_cast_cas"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:422  %p_Val2_19_1_1_1 = mul i43 %OP2_V_1_1_1_cast_cas_1, %OP1_V_1_1_1_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_1"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:427  %image_V_load_104 = load i24* %image_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_104"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:434  %image_V_load_105 = load i24* %image_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_105"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:441  %image_V_load_106 = load i24* %image_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_106"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:448  %image_V_load_107 = load i24* %image_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_107"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="490" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:88  %OP2_V_1_1_2_cast_cas_1 = sext i19 %conv_layer2_weights_53 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_2_cast_cas_1"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:91  %OP2_V_1_1_3_cast_cas_1 = sext i19 %conv_layer2_weights_55 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_3_cast_cas_1"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:93  %conv_layer2_weights_57 = load i19* %conv_layer2_weights_56, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_57"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:96  %conv_layer2_weights_59 = load i19* %conv_layer2_weights_58, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_59"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:99  %conv_layer2_weights_61 = load i19* %conv_layer2_weights_60, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_61"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="19" op_0_bw="4">
<![CDATA[
.preheader.preheader:102  %conv_layer2_weights_63 = load i19* %conv_layer2_weights_62, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_weights_63"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="20" op_0_bw="4">
<![CDATA[
.preheader.preheader:105  %conv_layer2_bias_V_l = load i20* %conv_layer2_bias_V_a, align 4

]]></Node>
<StgValue><ssdm name="conv_layer2_bias_V_l"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:295  %tmp_279 = or i12 %tmp_308_cast, 6

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:296  %tmp_314_cast = zext i12 %tmp_279 to i64

]]></Node>
<StgValue><ssdm name="tmp_314_cast"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:297  %image_V_addr_108 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_108"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:298  %tmp_280 = or i12 %tmp_308_cast, 7

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:299  %tmp_315_cast = zext i12 %tmp_280 to i64

]]></Node>
<StgValue><ssdm name="tmp_315_cast"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:300  %image_V_addr_109 = getelementptr [1568 x i24]* %image_V, i64 0, i64 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_109"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:416  %p_Val2_19_1_1_cast = sext i43 %p_Val2_19_1_1 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_cast"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:418  %tmp_69_1_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_297, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_1"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:419  %p_Val2_20_1_1 = add i44 %tmp_69_1_1, %p_Val2_19_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_1"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:423  %p_Val2_19_1_1_1_ca = sext i43 %p_Val2_19_1_1_1 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_1_ca"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:424  %tmp_298 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_1, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="508" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:425  %tmp_69_1_1_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_298, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_1_1"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:426  %p_Val2_20_1_1_1 = add i44 %tmp_69_1_1_1, %p_Val2_19_1_1_1_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_1_1"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:428  %OP1_V_1_1_2_cast_cas = sext i24 %image_V_load_104 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_2_cast_cas"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:429  %p_Val2_19_1_1_2 = mul i43 %OP2_V_1_1_2_cast_cas_1, %OP1_V_1_1_2_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_2"/></StgValue>
</operation>

<operation id="512" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:431  %tmp_299 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_1_1, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="513" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:435  %OP1_V_1_1_3_cast_cas = sext i24 %image_V_load_105 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_3_cast_cas"/></StgValue>
</operation>

<operation id="514" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:436  %p_Val2_19_1_1_3 = mul i43 %OP2_V_1_1_3_cast_cas_1, %OP1_V_1_1_3_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_3"/></StgValue>
</operation>

<operation id="515" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:441  %image_V_load_106 = load i24* %image_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_106"/></StgValue>
</operation>

<operation id="516" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:448  %image_V_load_107 = load i24* %image_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_107"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:455  %image_V_load_108 = load i24* %image_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_108"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:462  %image_V_load_109 = load i24* %image_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_109"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="519" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:94  %OP2_V_1_1_4_cast_cas_1 = sext i19 %conv_layer2_weights_57 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_4_cast_cas_1"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:97  %OP2_V_1_1_5_cast_cas_1 = sext i19 %conv_layer2_weights_59 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_5_cast_cas_1"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:430  %p_Val2_19_1_1_2_ca = sext i43 %p_Val2_19_1_1_2 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_2_ca"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:432  %tmp_69_1_1_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_299, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_1_2"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:433  %p_Val2_20_1_1_2 = add i44 %tmp_69_1_1_2, %p_Val2_19_1_1_2_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_1_2"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:437  %p_Val2_19_1_1_3_ca = sext i43 %p_Val2_19_1_1_3 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_3_ca"/></StgValue>
</operation>

<operation id="525" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:438  %tmp_300 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_1_2, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:439  %tmp_69_1_1_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_300, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_1_3"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:440  %p_Val2_20_1_1_3 = add i44 %tmp_69_1_1_3, %p_Val2_19_1_1_3_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_1_3"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:442  %OP1_V_1_1_4_cast_cas = sext i24 %image_V_load_106 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_4_cast_cas"/></StgValue>
</operation>

<operation id="529" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:443  %p_Val2_19_1_1_4 = mul i43 %OP2_V_1_1_4_cast_cas_1, %OP1_V_1_1_4_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_4"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:445  %tmp_301 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_1_3, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:449  %OP1_V_1_1_5_cast_cas = sext i24 %image_V_load_107 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_5_cast_cas"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:450  %p_Val2_19_1_1_5 = mul i43 %OP2_V_1_1_5_cast_cas_1, %OP1_V_1_1_5_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_5"/></StgValue>
</operation>

<operation id="533" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:455  %image_V_load_108 = load i24* %image_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_108"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="24" op_0_bw="11">
<![CDATA[
.preheader.preheader:462  %image_V_load_109 = load i24* %image_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_109"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="535" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:100  %OP2_V_1_1_6_cast_cas_1 = sext i19 %conv_layer2_weights_61 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_6_cast_cas_1"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="43" op_0_bw="19">
<![CDATA[
.preheader.preheader:103  %OP2_V_1_1_7_cast_cas_1 = sext i19 %conv_layer2_weights_63 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_7_cast_cas_1"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:444  %p_Val2_19_1_1_4_ca = sext i43 %p_Val2_19_1_1_4 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_4_ca"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:446  %tmp_69_1_1_4 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_301, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_1_4"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:447  %p_Val2_20_1_1_4 = add i44 %tmp_69_1_1_4, %p_Val2_19_1_1_4_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_1_4"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:451  %p_Val2_19_1_1_5_ca = sext i43 %p_Val2_19_1_1_5 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_5_ca"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:452  %tmp_302 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_1_4, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:453  %tmp_69_1_1_5 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_302, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_1_5"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:454  %p_Val2_20_1_1_5 = add i44 %tmp_69_1_1_5, %p_Val2_19_1_1_5_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_1_5"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:456  %OP1_V_1_1_6_cast_cas = sext i24 %image_V_load_108 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_6_cast_cas"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:457  %p_Val2_19_1_1_6 = mul i43 %OP2_V_1_1_6_cast_cas_1, %OP1_V_1_1_6_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_6"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:459  %tmp_303 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_1_5, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="43" op_0_bw="24">
<![CDATA[
.preheader.preheader:463  %OP1_V_1_1_7_cast_cas = sext i24 %image_V_load_109 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_7_cast_cas"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:464  %p_Val2_19_1_1_7 = mul i43 %OP2_V_1_1_7_cast_cas_1, %OP1_V_1_1_7_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="549" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="20">
<![CDATA[
.preheader.preheader:106  %p_Val2_cast_mid2 = sext i20 %conv_layer2_bias_V_l to i24

]]></Node>
<StgValue><ssdm name="p_Val2_cast_mid2"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="23" op_0_bw="20">
<![CDATA[
.preheader.preheader:107  %tmp_8_mid2 = sext i20 %conv_layer2_bias_V_l to i23

]]></Node>
<StgValue><ssdm name="tmp_8_mid2"/></StgValue>
</operation>

<operation id="551" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:458  %p_Val2_19_1_1_6_ca = sext i43 %p_Val2_19_1_1_6 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_6_ca"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:460  %tmp_69_1_1_6 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_303, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_1_6"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:461  %p_Val2_20_1_1_6 = add i44 %tmp_69_1_1_6, %p_Val2_19_1_1_6_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_1_6"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="44" op_0_bw="43">
<![CDATA[
.preheader.preheader:465  %p_Val2_19_1_1_7_ca = sext i43 %p_Val2_19_1_1_7 to i44

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_7_ca"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:466  %tmp_304 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_1_6, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
.preheader.preheader:467  %tmp_69_1_1_7 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_304, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_69_1_1_7"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:468  %p_Val2_20_1_1_7 = add i44 %tmp_69_1_1_7, %p_Val2_19_1_1_7_ca

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_1_7"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:469  %sum_V_1_1_7 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_20_1_1_7, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="sum_V_1_1_7"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="23" op_0_bw="23" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:470  %tmp_5 = call i23 @_ssdm_op_PartSelect.i23.i44.i32.i32(i44 %p_Val2_20_1_1_7, i32 20, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:471  %p_Val2_s = add i24 %p_Val2_cast_mid2, %sum_V_1_1_7

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:472  %p_Val2_cast = add i23 %tmp_8_mid2, %tmp_5

]]></Node>
<StgValue><ssdm name="p_Val2_cast"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="562" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @L_conv_layer2_label1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2704, i64 2704, i64 2704)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="564" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="5">
<![CDATA[
.preheader.preheader:7  %tmp_mid2_cast = zext i5 %tmp_mid2_v to i13

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="565" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:113  call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @conv_layer2_label12_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:131  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:132  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="568" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:133  call void (...)* @_ssdm_op_SpecPipeline(i32 16, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:137  %tmp_76 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_240, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="570" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="12">
<![CDATA[
.preheader.preheader:138  %tmp_267_cast = zext i12 %tmp_76 to i13

]]></Node>
<StgValue><ssdm name="tmp_267_cast"/></StgValue>
</operation>

<operation id="571" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:139  %tmp_241 = add i13 %tmp_267_cast, %tmp_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="572" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:140  %tmp_268_cast = zext i13 %tmp_241 to i64

]]></Node>
<StgValue><ssdm name="tmp_268_cast"/></StgValue>
</operation>

<operation id="573" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:141  %output_V_addr = getelementptr [2704 x i24]* %output_V, i64 0, i64 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="574" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:473  %tmp_i = icmp sgt i24 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="575" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader.preheader:474  %agg_result_V_i = select i1 %tmp_i, i23 %p_Val2_cast, i23 0

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="576" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="23">
<![CDATA[
.preheader.preheader:475  %agg_result_V_i_cast = zext i23 %agg_result_V_i to i24

]]></Node>
<StgValue><ssdm name="agg_result_V_i_cast"/></StgValue>
</operation>

<operation id="577" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
.preheader.preheader:476  store i24 %agg_result_V_i_cast, i24* %output_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:477  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str19, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:480  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="580" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
