<?xml version="1.0" ?>
<rvx>
	<def_interface>
		<name>axi4l</name>
		<hdl_prefix>x4l</hdl_prefix>
		<role>sender</role>
		<def_parameter>
			<name>bw_addr</name>
			<value>32</value>
		</def_parameter>
		<def_parameter>
			<name>bw_data</name>
			<value>32</value>
			<range>32,64,128</range>
		</def_parameter>
		
		<def_constant>
			<name>bw_resp</name>
			<value>2</value>
		</def_constant>

		<signal_group>
			<name>aw_channel</name>
			<hdl_prefix>aw</hdl_prefix>
			<signal>
				<name>ready</name>
				<width>1</width>
				<port>input</port>
			</signal>
			<signal>
				<name>valid</name>
				<width>1</width>
				<port>output</port>
			</signal>
			<signal>
				<name>addr</name>
				<width>bw_addr</width>
				<port>output</port>
			</signal>
		</signal_group>

		<signal_group>
			<name>w_channel</name>
			<hdl_prefix>w</hdl_prefix>
			<signal>
				<name>ready</name>
				<width>1</width>
				<port>input</port>
			</signal>
			<signal>
				<name>valid</name>
				<width>1</width>
				<port>output</port>
			</signal>
			<signal>
				<name>data</name>
				<width>bw_data</width>
				<port>output</port>
			</signal>
			<signal>
				<name>strb</name>
				<width>bw_data/8</width>
				<port>output</port>
			</signal>
		</signal_group>

		<signal_group>
			<name>b_channel</name>
			<hdl_prefix>b</hdl_prefix>
			<signal>
				<name>ready</name>
				<width>1</width>
				<port>output</port>
				</signal>
			<signal>
				<name>valid</name>
				<width>1</width>
				<port>input</port>
			</signal>
			<signal>
				<name>resp</name>
				<width>bw_resp</width>
				<port>input</port>
			</signal>
		</signal_group>

		<signal_group>
			<name>ar_channel</name>
			<hdl_prefix>ar</hdl_prefix>
			<signal>
				<name>ready</name>
				<width>1</width>
				<port>input</port>
				</signal>
			<signal>
				<name>valid</name>
				<width>1</width>
				<port>output</port>
			</signal>
			<signal>
				<name>addr</name>
				<width>bw_addr</width>
				<port>output</port>
			</signal>
		</signal_group>

		<signal_group>
			<name>r_channel</name>
			<hdl_prefix>r</hdl_prefix>
			<signal>
				<name>ready</name>
				<width>1</width>
				<port>output</port>
				</signal>
			<signal>
				<name>valid</name>
				<width>1</width>
				<port>input</port>
			</signal>
			<signal>
				<name>data</name>
				<width>bw_data</width>
				<port>input</port>
			</signal>
			<signal>
				<name>resp</name>
				<width>bw_resp</width>
				<port>input</port>
			</signal>
		</signal_group>

	</def_interface>
</rvx>
