#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul  2 17:20:09 2020
# Process ID: 3860
# Current directory: E:/demo/Z7-Lite/7020/FPGA/Lab5_FPGA_pll/pll/pll.runs/clock_synth_1
# Command line: vivado.exe -log clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl
# Log file: E:/demo/Z7-Lite/7020/FPGA/Lab5_FPGA_pll/pll/pll.runs/clock_synth_1/clock.vds
# Journal file: E:/demo/Z7-Lite/7020/FPGA/Lab5_FPGA_pll/pll/pll.runs/clock_synth_1\vivado.jou
#-----------------------------------------------------------
source clock.tcl -notrace
