#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec  7 10:40:57 2021
# Process ID: 2124
# Current directory: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7236 F:\2_FPGA_Projects\2_Advanced_Projects\1_2FSK_UART\FSK_Modulation_Project\FSK_Modulation_Project.xpr
# Log file: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/vivado.log
# Journal file: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1084.809 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: fsk_top
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1613.938 ; gain = 36.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fsk_top' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/fsk_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/.Xil/Vivado-2124-DESKTOP-HEGMK6F/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/.Xil/Vivado-2124-DESKTOP-HEGMK6F/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fsk_mod' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/fsk_mod.v:5]
	Parameter phase_incre1 bound to: 16'b0100100000000000 
	Parameter phase_incre2 bound to: 16'b0101100000000000 
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_0' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/.Xil/Vivado-2124-DESKTOP-HEGMK6F/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_0' (2#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/.Xil/Vivado-2124-DESKTOP-HEGMK6F/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fsk_mod' (3#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/fsk_mod.v:5]
INFO: [Synth 8-6157] synthesizing module 'ad9767_output' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/ad9767_output.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ad9767_output' (4#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/ad9767_output.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fsk_top' (5#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/fsk_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1661.535 ; gain = 84.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1661.535 ; gain = 84.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1661.535 ; gain = 84.020
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_gen_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp' for cell 'fsk_mod_inst/dds_compiler_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1665.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fsk_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fsk_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/2_constraints/da_ad9767_cons.xdc]
Finished Parsing XDC File [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/2_constraints/da_ad9767_cons.xdc]
Parsing XDC File [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/2_constraints/uart_cons.xdc]
Finished Parsing XDC File [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/2_constraints/uart_cons.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1804.953 ; gain = 227.438
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1804.953 ; gain = 462.438
write_schematic -format pdf -orientation portrait E:/3_Study/PPT/FSK.pdf
WARNING: [Vivado 12-3279] write_schematic failed. Parent directory for  'E:/3_Study/PPT/FSK.pdf'  not found.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  7 10:43:23 2021...
