# Single-Cycle-CPU
This is a 16 bit single cycle MIPS processor implemented in verilog HDL and tested on NEXYS 4 DDR ,fpga board. It is made for learning porpose and curiosity in VLSI , not intended for production.
