[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PackedArrayBind/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PackedArrayBind/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<135> s<134> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<PreDecodeStage> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:22>
n<> u<4> t<Port> p<5> l<1:23> el<1:23>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:22> el<1:24>
n<> u<6> t<Module_nonansi_header> p<132> c<2> s<27> l<1:1> el<1:25>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:9> el<3:14>
n<1> u<8> t<IntConst> p<9> l<3:16> el<3:17>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:16> el<3:17>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:16> el<3:17>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:16> el<3:17>
n<0> u<12> t<IntConst> p<13> l<3:18> el<3:19>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:18> el<3:19>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:18> el<3:19>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:18> el<3:19>
n<> u<16> t<Constant_range> p<17> c<11> l<3:16> el<3:19>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:15> el<3:20>
n<> u<18> t<Data_type> p<20> c<7> s<19> l<3:9> el<3:20>
n<MSHR_IndexPath> u<19> t<StringConst> p<20> l<3:21> el<3:35>
n<> u<20> t<Type_declaration> p<21> c<18> l<3:1> el<3:36>
n<> u<21> t<Data_declaration> p<22> c<20> l<3:1> el<3:36>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<3:1> el<3:36>
n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<3:1> el<3:36>
n<> u<24> t<Module_common_item> p<25> c<23> l<3:1> el<3:36>
n<> u<25> t<Module_or_generate_item> p<26> c<24> l<3:1> el<3:36>
n<> u<26> t<Non_port_module_item> p<27> c<25> l<3:1> el<3:36>
n<> u<27> t<Module_item> p<132> c<26> s<47> l<3:1> el<3:36>
n<> u<28> t<Struct_keyword> p<29> l<5:9> el<5:15>
n<> u<29> t<Struct_union> p<38> c<28> s<30> l<5:9> el<5:15>
n<> u<30> t<Packed_keyword> p<38> s<37> l<5:16> el<5:22>
n<MSHR_IndexPath> u<31> t<StringConst> p<32> l<7:5> el<7:19>
n<> u<32> t<Data_type> p<33> c<31> l<7:5> el<7:19>
n<> u<33> t<Data_type_or_void> p<37> c<32> s<36> l<7:5> el<7:19>
n<mshrID> u<34> t<StringConst> p<35> l<7:20> el<7:26>
n<> u<35> t<Variable_decl_assignment> p<36> c<34> l<7:20> el<7:26>
n<> u<36> t<List_of_variable_decl_assignments> p<37> c<35> l<7:20> el<7:26>
n<> u<37> t<Struct_union_member> p<38> c<33> l<7:5> el<7:27>
n<> u<38> t<Data_type> p<40> c<29> s<39> l<5:9> el<8:2>
n<MemOpInfo> u<39> t<StringConst> p<40> l<8:3> el<8:12>
n<> u<40> t<Type_declaration> p<41> c<38> l<5:1> el<8:13>
n<> u<41> t<Data_declaration> p<42> c<40> l<5:1> el<8:13>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<5:1> el<8:13>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<5:1> el<8:13>
n<> u<44> t<Module_common_item> p<45> c<43> l<5:1> el<8:13>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<5:1> el<8:13>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<5:1> el<8:13>
n<> u<47> t<Module_item> p<132> c<46> s<67> l<5:1> el<8:13>
n<> u<48> t<Struct_keyword> p<49> l<10:9> el<10:15>
n<> u<49> t<Struct_union> p<58> c<48> s<50> l<10:9> el<10:15>
n<> u<50> t<Packed_keyword> p<58> s<57> l<10:16> el<10:22>
n<MemOpInfo> u<51> t<StringConst> p<52> l<12:5> el<12:14>
n<> u<52> t<Data_type> p<53> c<51> l<12:5> el<12:14>
n<> u<53> t<Data_type_or_void> p<57> c<52> s<56> l<12:5> el<12:14>
n<memOpInfo> u<54> t<StringConst> p<55> l<12:15> el<12:24>
n<> u<55> t<Variable_decl_assignment> p<56> c<54> l<12:15> el<12:24>
n<> u<56> t<List_of_variable_decl_assignments> p<57> c<55> l<12:15> el<12:24>
n<> u<57> t<Struct_union_member> p<58> c<53> l<12:5> el<12:25>
n<> u<58> t<Data_type> p<60> c<49> s<59> l<10:9> el<13:2>
n<MemIssueQueueEntry> u<59> t<StringConst> p<60> l<13:3> el<13:21>
n<> u<60> t<Type_declaration> p<61> c<58> l<10:1> el<13:22>
n<> u<61> t<Data_declaration> p<62> c<60> l<10:1> el<13:22>
n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<10:1> el<13:22>
n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<10:1> el<13:22>
n<> u<64> t<Module_common_item> p<65> c<63> l<10:1> el<13:22>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<10:1> el<13:22>
n<> u<66> t<Non_port_module_item> p<67> c<65> l<10:1> el<13:22>
n<> u<67> t<Module_item> p<132> c<66> s<97> l<10:1> el<13:22>
n<> u<68> t<Struct_keyword> p<69> l<15:9> el<15:15>
n<> u<69> t<Struct_union> p<88> c<68> s<70> l<15:9> el<15:15>
n<> u<70> t<Packed_keyword> p<88> s<87> l<15:16> el<15:22>
n<MemIssueQueueEntry> u<71> t<StringConst> p<82> s<81> l<17:9> el<17:27>
n<1> u<72> t<IntConst> p<73> l<17:29> el<17:30>
n<> u<73> t<Primary_literal> p<74> c<72> l<17:29> el<17:30>
n<> u<74> t<Constant_primary> p<75> c<73> l<17:29> el<17:30>
n<> u<75> t<Constant_expression> p<80> c<74> s<79> l<17:29> el<17:30>
n<0> u<76> t<IntConst> p<77> l<17:33> el<17:34>
n<> u<77> t<Primary_literal> p<78> c<76> l<17:33> el<17:34>
n<> u<78> t<Constant_primary> p<79> c<77> l<17:33> el<17:34>
n<> u<79> t<Constant_expression> p<80> c<78> l<17:33> el<17:34>
n<> u<80> t<Constant_range> p<81> c<75> l<17:29> el<17:34>
n<> u<81> t<Packed_dimension> p<82> c<80> l<17:28> el<17:35>
n<> u<82> t<Data_type> p<83> c<71> l<17:9> el<17:35>
n<> u<83> t<Data_type_or_void> p<87> c<82> s<86> l<17:9> el<17:35>
n<memData> u<84> t<StringConst> p<85> l<17:36> el<17:43>
n<> u<85> t<Variable_decl_assignment> p<86> c<84> l<17:36> el<17:43>
n<> u<86> t<List_of_variable_decl_assignments> p<87> c<85> l<17:36> el<17:43>
n<> u<87> t<Struct_union_member> p<88> c<83> l<17:9> el<17:44>
n<> u<88> t<Data_type> p<90> c<69> s<89> l<15:9> el<19:6>
n<ReplayQueueEntry> u<89> t<StringConst> p<90> l<19:7> el<19:23>
n<> u<90> t<Type_declaration> p<91> c<88> l<15:1> el<19:24>
n<> u<91> t<Data_declaration> p<92> c<90> l<15:1> el<19:24>
n<> u<92> t<Package_or_generate_item_declaration> p<93> c<91> l<15:1> el<19:24>
n<> u<93> t<Module_or_generate_item_declaration> p<94> c<92> l<15:1> el<19:24>
n<> u<94> t<Module_common_item> p<95> c<93> l<15:1> el<19:24>
n<> u<95> t<Module_or_generate_item> p<96> c<94> l<15:1> el<19:24>
n<> u<96> t<Non_port_module_item> p<97> c<95> l<15:1> el<19:24>
n<> u<97> t<Module_item> p<132> c<96> s<105> l<15:1> el<19:24>
n<ReplayQueueEntry> u<98> t<StringConst> p<99> l<22:1> el<22:17>
n<> u<99> t<Interface_identifier> p<103> c<98> s<102> l<22:1> el<22:17>
n<replayEntryOut> u<100> t<StringConst> p<101> l<22:18> el<22:32>
n<> u<101> t<Interface_identifier> p<102> c<100> l<22:18> el<22:32>
n<> u<102> t<List_of_interface_identifiers> p<103> c<101> l<22:18> el<22:32>
n<> u<103> t<Interface_port_declaration> p<104> c<99> l<22:1> el<22:32>
n<> u<104> t<Port_declaration> p<105> c<103> l<22:1> el<22:32>
n<> u<105> t<Module_item> p<132> c<104> s<130> l<22:1> el<22:33>
n<mshrID> u<106> t<StringConst> p<107> l<24:9> el<24:15>
n<> u<107> t<Ps_or_hierarchical_identifier> p<110> c<106> s<109> l<24:9> el<24:15>
n<> u<108> t<Constant_bit_select> p<109> l<24:16> el<24:16>
n<> u<109> t<Constant_select> p<110> c<108> l<24:16> el<24:16>
n<> u<110> t<Net_lvalue> p<124> c<107> s<123> l<24:9> el<24:15>
n<replayEntryOut> u<111> t<StringConst> p<121> s<112> l<24:18> el<24:32>
n<memData> u<112> t<StringConst> p<121> s<116> l<24:33> el<24:40>
n<0> u<113> t<IntConst> p<114> l<24:41> el<24:42>
n<> u<114> t<Primary_literal> p<115> c<113> l<24:41> el<24:42>
n<> u<115> t<Constant_primary> p<116> c<114> l<24:41> el<24:42>
n<> u<116> t<Constant_expression> p<121> c<115> s<117> l<24:41> el<24:42>
n<memOpInfo> u<117> t<StringConst> p<121> s<118> l<24:44> el<24:53>
n<mshrID> u<118> t<StringConst> p<121> s<120> l<24:54> el<24:60>
n<> u<119> t<Bit_select> p<120> l<24:60> el<24:60>
n<> u<120> t<Select> p<121> c<119> l<24:60> el<24:60>
n<> u<121> t<Complex_func_call> p<122> c<111> l<24:18> el<24:60>
n<> u<122> t<Primary> p<123> c<121> l<24:18> el<24:60>
n<> u<123> t<Expression> p<124> c<122> l<24:18> el<24:60>
n<> u<124> t<Net_assignment> p<125> c<110> l<24:9> el<24:60>
n<> u<125> t<List_of_net_assignments> p<126> c<124> l<24:9> el<24:60>
n<> u<126> t<Continuous_assign> p<127> c<125> l<24:1> el<24:61>
n<> u<127> t<Module_common_item> p<128> c<126> l<24:1> el<24:61>
n<> u<128> t<Module_or_generate_item> p<129> c<127> l<24:1> el<24:61>
n<> u<129> t<Non_port_module_item> p<130> c<128> l<24:1> el<24:61>
n<> u<130> t<Module_item> p<132> c<129> s<131> l<24:1> el<24:61>
n<> u<131> t<Endmodule> p<132> l<26:1> el<26:10>
n<> u<132> t<Module_declaration> p<133> c<6> l<1:1> el<26:10>
n<> u<133> t<Description> p<134> c<132> l<1:1> el<26:10>
n<> u<134> t<Source_text> p<135> c<133> l<1:1> el<26:10>
n<> u<135> t<Top_level_rule> c<1> l<1:1> el<27:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayBind/dut.sv:1:1: No timescale set for "PreDecodeStage".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayBind/dut.sv:1:1: Compile module "work@PreDecodeStage".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PackedArrayBind/dut.sv:1:1: Top level module "work@PreDecodeStage".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                             1
constant                                               9
cont_assign                                            1
design                                                 1
hier_path                                              1
logic_net                                              2
logic_typespec                                         2
module_inst                                            3
packed_array_typespec                                  2
range                                                  4
ref_obj                                                4
ref_typespec                                           6
struct_typespec                                        3
struct_var                                             1
typespec_member                                        3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_select                                             2
constant                                               9
cont_assign                                            2
design                                                 1
hier_path                                              2
logic_net                                              2
logic_typespec                                         2
module_inst                                            3
packed_array_typespec                                  2
range                                                  4
ref_obj                                                8
ref_typespec                                           6
struct_typespec                                        3
struct_var                                             1
typespec_member                                        3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayBind/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PackedArrayBind/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayBind/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@PreDecodeStage)
|vpiElaborated:1
|vpiName:work@PreDecodeStage
|uhdmallModules:
\_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
  |vpiParent:
  \_design: (work@PreDecodeStage)
  |vpiFullName:work@PreDecodeStage
  |vpiTypedef:
  \_logic_typespec: (MSHR_IndexPath), line:3:9, endln:3:20
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:MSHR_IndexPath
    |vpiInstance:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiRange:
    \_range: , line:3:15, endln:3:20
      |vpiParent:
      \_logic_typespec: (MSHR_IndexPath), line:3:9, endln:3:20
      |vpiLeftRange:
      \_constant: , line:3:16, endln:3:17
        |vpiParent:
        \_range: , line:3:15, endln:3:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:18, endln:3:19
        |vpiParent:
        \_range: , line:3:15, endln:3:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_struct_typespec: (MemIssueQueueEntry), line:10:9, endln:13:2
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:MemIssueQueueEntry
    |vpiInstance:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (memOpInfo), line:12:15, endln:12:24
      |vpiParent:
      \_struct_typespec: (MemIssueQueueEntry), line:10:9, endln:13:2
      |vpiName:memOpInfo
      |vpiTypespec:
      \_ref_typespec: (work@PreDecodeStage.MemIssueQueueEntry.memOpInfo)
        |vpiParent:
        \_typespec_member: (memOpInfo), line:12:15, endln:12:24
        |vpiFullName:work@PreDecodeStage.MemIssueQueueEntry.memOpInfo
        |vpiActual:
        \_struct_typespec: (MemOpInfo), line:5:9, endln:8:2
      |vpiRefFile:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv
      |vpiRefLineNo:12
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:12
      |vpiRefEndColumnNo:14
  |vpiTypedef:
  \_struct_typespec: (MemOpInfo), line:5:9, endln:8:2
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:MemOpInfo
    |vpiInstance:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (mshrID), line:7:20, endln:7:26
      |vpiParent:
      \_struct_typespec: (MemOpInfo), line:5:9, endln:8:2
      |vpiName:mshrID
      |vpiTypespec:
      \_ref_typespec: (work@PreDecodeStage.MemOpInfo.mshrID)
        |vpiParent:
        \_typespec_member: (mshrID), line:7:20, endln:7:26
        |vpiFullName:work@PreDecodeStage.MemOpInfo.mshrID
        |vpiActual:
        \_logic_typespec: (MSHR_IndexPath), line:3:9, endln:3:20
      |vpiRefFile:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:19
  |vpiTypedef:
  \_struct_typespec: (ReplayQueueEntry), line:15:9, endln:19:6
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:ReplayQueueEntry
    |vpiInstance:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (memData), line:17:36, endln:17:43
      |vpiParent:
      \_struct_typespec: (ReplayQueueEntry), line:15:9, endln:19:6
      |vpiName:memData
      |vpiTypespec:
      \_ref_typespec: (work@PreDecodeStage.ReplayQueueEntry.memData)
        |vpiParent:
        \_typespec_member: (memData), line:17:36, endln:17:43
        |vpiFullName:work@PreDecodeStage.ReplayQueueEntry.memData
        |vpiActual:
        \_packed_array_typespec: , line:17:9, endln:17:35
      |vpiRefFile:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv
      |vpiRefLineNo:17
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:17
      |vpiRefEndColumnNo:35
  |vpiDefName:work@PreDecodeStage
  |vpiNet:
  \_logic_net: (work@PreDecodeStage.replayEntryOut), line:22:18, endln:22:32
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:replayEntryOut
    |vpiFullName:work@PreDecodeStage.replayEntryOut
  |vpiNet:
  \_logic_net: (work@PreDecodeStage.mshrID), line:24:9, endln:24:15
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:mshrID
    |vpiFullName:work@PreDecodeStage.mshrID
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:24:9, endln:24:60
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
      |vpiParent:
      \_cont_assign: , line:24:9, endln:24:60
      |vpiName:replayEntryOut.memData[0].memOpInfo.mshrID
      |vpiActual:
      \_ref_obj: (replayEntryOut), line:24:18, endln:24:32
        |vpiParent:
        \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:replayEntryOut
      |vpiActual:
      \_bit_select: (replayEntryOut.memData[0]), line:24:33, endln:24:40
        |vpiParent:
        \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:memData
        |vpiFullName:replayEntryOut.memData[0]
        |vpiIndex:
        \_constant: , line:24:41, endln:24:42
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (memOpInfo), line:24:44, endln:24:53
        |vpiParent:
        \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:memOpInfo
      |vpiActual:
      \_ref_obj: (work@PreDecodeStage.mshrID), line:24:54, endln:24:60
        |vpiParent:
        \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:mshrID
        |vpiFullName:work@PreDecodeStage.mshrID
    |vpiLhs:
    \_ref_obj: (work@PreDecodeStage.mshrID), line:24:9, endln:24:15
      |vpiParent:
      \_cont_assign: , line:24:9, endln:24:60
      |vpiName:mshrID
      |vpiFullName:work@PreDecodeStage.mshrID
      |vpiActual:
      \_logic_net: (work@PreDecodeStage.mshrID), line:24:9, endln:24:15
|uhdmtopModules:
\_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
  |vpiName:work@PreDecodeStage
  |vpiVariables:
  \_struct_var: (work@PreDecodeStage.replayEntryOut), line:22:18, endln:22:32
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_ref_typespec: (work@PreDecodeStage.replayEntryOut)
      |vpiParent:
      \_struct_var: (work@PreDecodeStage.replayEntryOut), line:22:18, endln:22:32
      |vpiFullName:work@PreDecodeStage.replayEntryOut
      |vpiActual:
      \_struct_typespec: (ReplayQueueEntry), line:15:9, endln:19:6
    |vpiName:replayEntryOut
    |vpiFullName:work@PreDecodeStage.replayEntryOut
    |vpiVisibility:1
  |vpiTypedef:
  \_logic_typespec: (MSHR_IndexPath), line:3:9, endln:3:20
  |vpiTypedef:
  \_struct_typespec: (MemIssueQueueEntry), line:10:9, endln:13:2
  |vpiTypedef:
  \_struct_typespec: (MemOpInfo), line:5:9, endln:8:2
  |vpiTypedef:
  \_struct_typespec: (ReplayQueueEntry), line:15:9, endln:19:6
  |vpiDefName:work@PreDecodeStage
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:24:9, endln:24:60
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
      |vpiParent:
      \_cont_assign: , line:24:9, endln:24:60
      |vpiName:replayEntryOut.memData[0].memOpInfo.mshrID
      |vpiActual:
      \_ref_obj: (replayEntryOut), line:24:18, endln:24:32
        |vpiParent:
        \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:replayEntryOut
        |vpiActual:
        \_struct_var: (work@PreDecodeStage.replayEntryOut), line:22:18, endln:22:32
      |vpiActual:
      \_bit_select: (replayEntryOut.memData[0]), line:24:33, endln:24:40
        |vpiParent:
        \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:memData
        |vpiFullName:replayEntryOut.memData[0]
        |vpiActual:
        \_typespec_member: (memData), line:17:36, endln:17:43
        |vpiIndex:
        \_constant: , line:24:41, endln:24:42
      |vpiActual:
      \_ref_obj: (memOpInfo), line:24:44, endln:24:53
        |vpiParent:
        \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:memOpInfo
        |vpiActual:
        \_typespec_member: (memOpInfo), line:12:15, endln:12:24
      |vpiActual:
      \_ref_obj: (work@PreDecodeStage.mshrID), line:24:54, endln:24:60
        |vpiParent:
        \_hier_path: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:mshrID
        |vpiFullName:work@PreDecodeStage.mshrID
        |vpiActual:
        \_typespec_member: (mshrID), line:7:20, endln:7:26
    |vpiLhs:
    \_ref_obj: (work@PreDecodeStage.mshrID), line:24:9, endln:24:15
      |vpiParent:
      \_cont_assign: , line:24:9, endln:24:60
      |vpiName:mshrID
      |vpiFullName:work@PreDecodeStage.mshrID
      |vpiActual:
      \_logic_net: (work@PreDecodeStage.mshrID), line:24:9, endln:24:15
\_weaklyReferenced:
\_logic_typespec: (MSHR_IndexPath), line:3:9, endln:3:20
  |vpiParent:
  \_typespec_member: (mshrID), line:7:20, endln:7:26
  |vpiName:MSHR_IndexPath
  |vpiTypedefAlias:
  \_ref_typespec: (work@PreDecodeStage.MemOpInfo.mshrID.MSHR_IndexPath)
    |vpiParent:
    \_logic_typespec: (MSHR_IndexPath), line:3:9, endln:3:20
    |vpiFullName:work@PreDecodeStage.MemOpInfo.mshrID.MSHR_IndexPath
    |vpiActual:
    \_logic_typespec: (MSHR_IndexPath), line:3:9, endln:3:20
  |vpiRange:
  \_range: , line:3:15, endln:3:20
    |vpiParent:
    \_logic_typespec: (MSHR_IndexPath), line:3:9, endln:3:20
    |vpiLeftRange:
    \_constant: , line:3:16, endln:3:17
      |vpiParent:
      \_range: , line:3:15, endln:3:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:18, endln:3:19
      |vpiParent:
      \_range: , line:3:15, endln:3:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_packed_array_typespec: , line:17:9, endln:17:35
  |vpiParent:
  \_typespec_member: (memData), line:17:36, endln:17:43
  |vpiRange:
  \_range: , line:17:28, endln:17:35
    |vpiParent:
    \_packed_array_typespec: , line:17:9, endln:17:35
    |vpiLeftRange:
    \_constant: , line:17:29, endln:17:30
      |vpiParent:
      \_range: , line:17:28, endln:17:35
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:33, endln:17:34
      |vpiParent:
      \_range: , line:17:28, endln:17:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: (work@PreDecodeStage.ReplayQueueEntry.memData)
    |vpiParent:
    \_packed_array_typespec: , line:17:9, endln:17:35
    |vpiFullName:work@PreDecodeStage.ReplayQueueEntry.memData
    |vpiActual:
    \_struct_typespec: (MemIssueQueueEntry), line:10:9, endln:13:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackedArrayBind/dut.sv | ${SURELOG_DIR}/build/regression/PackedArrayBind/roundtrip/dut_000.sv | 8 | 26 |