<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: Release Notes 08.06.00</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">09.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('RELEASE_NOTES_08_06_00_PAGE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">Release Notes 08.06.00 </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#autotoc_md127">New in this Release</a></li>
<li class="level1"><a href="#autotoc_md128">Device and Validation Information</a></li>
<li class="level1"><a href="#autotoc_md129">Tools, Compiler and Other Open Source SW Module Information</a></li>
<li class="level1"><a href="#autotoc_md130">Key Features</a><ul><li class="level2"><a href="#autotoc_md131">Experimental Features</a></li>
<li class="level2"><a href="#autotoc_md132">Features not supported in release</a></li>
<li class="level2"><a href="#autotoc_md133">OS Kernel</a></li>
<li class="level2"><a href="#autotoc_md134">Driver Porting Layer (DPL)</a></li>
<li class="level2"><a href="#autotoc_md135">Secondary Bootloader (SBL)</a></li>
<li class="level2"><a href="#autotoc_md136">SOC Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md137">Software Diagnostic Library (SDL)</a></li>
<li class="level2"><a href="#autotoc_md138">Board Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md139">File System</a></li>
<li class="level2"><a href="#autotoc_md140">CMSIS</a></li>
<li class="level2"><a href="#autotoc_md141">Industrial Communications Toolkit</a></li>
<li class="level2"><a href="#autotoc_md142">Motor Control</a></li>
<li class="level2"><a href="#autotoc_md143">Networking</a></li>
<li class="level2"><a href="#autotoc_md144">USB</a></li>
<li class="level2"><a href="#autotoc_md145">SECURITY</a></li>
<li class="level2"><a href="#autotoc_md146">PRU IO</a></li>
<li class="level2"><a href="#autotoc_md147">Demos</a></li>
</ul>
</li>
<li class="level1"><a href="#autotoc_md148">Fixed Issues</a></li>
<li class="level1"><a href="#autotoc_md149">Known Issues</a></li>
<li class="level1"><a href="#autotoc_md150">Limitations</a></li>
<li class="level1"><a href="#autotoc_md151">Upgrade and Compatibility Information</a><ul><li class="level2"><a href="#autotoc_md152">Compiler Options</a></li>
<li class="level2"><a href="#autotoc_md153">Examples</a></li>
<li class="level2"><a href="#autotoc_md154">OS Kernel</a></li>
<li class="level2"><a href="#autotoc_md155">SOC Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md156">Motor Control</a></li>
<li class="level2"><a href="#autotoc_md157">Networking</a></li>
<li class="level2"><a href="#autotoc_md158">PRU-IO</a></li>
</ul>
</li>
</ul>
</div>
<div class="textblock"><p><a class="anchor" id="md_device_am64x_am243x_release_notes_08_06_00"></a></p>
<dl class="section attention"><dt>Attention</dt><dd>Also refer to individual module pages for more details on each feature, unsupported features, important usage guidelines.</dd>
<dd>
A53 support is applicable for AM64x only. It is NOT applicable for AM243x. <br  />
 </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The examples will show usage of SW modules and APIs on a specific CPU instance and OS combination. <br  />
 Unless noted otherwise, the SW modules would work in both FreeRTOS and NORTOS environment. <br  />
 Unless noted otherwise, the SW modules would work on any of the R5F's present on the SOC. <br  />
 Unless noted otherwise, the SW modules would work on all supported EVMs <br  />
 M4F drivers support only MCU domain peripheral and peripheral instance while R5/A53 supports drivers support MAIN domain peripheral and peripheral instance. <br  />
 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>Klockwork Static Analysis report is not updated for this release</dd></dl>
<h1><a class="anchor" id="autotoc_md127"></a>
New in this Release</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Tamagawa Multi Channel  </td><td class="markdownTableBodyNone">Position Sense Tamagawa   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">HDSL FREE RUN MODE based on 300 MHz PRU-ICSS Core Clock Frequency  </td><td class="markdownTableBodyNone">Position Sense HDSL   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Enable EnDat multi-channel using load share mode in PRU-ICSS  </td><td class="markdownTableBodyNone">Position Sense EnDat   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EnDat Safety Readiness: Recovery Time Measurement  </td><td class="markdownTableBodyNone">Position Sense EnDat   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Mbed-TLS library support (software cryptography)  </td><td class="markdownTableBodyNone">Networking   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SBL PCIe support  </td><td class="markdownTableBodyNone">SBL   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PMU driver and example support  </td><td class="markdownTableBodyNone">PMU   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECAP as PWM example  </td><td class="markdownTableBodyNone">ECAP   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CPSW_3G: IET support (packet preemption)  </td><td class="markdownTableBodyNone">Networking (CPSW)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Cut-through switching support  </td><td class="markdownTableBodyNone">Networking (CPSW)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">3G credit based shaper (802.1qav) support  </td><td class="markdownTableBodyNone">Networking (CPSW)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CPSW-3G DSCP priority mapping feature w/ RTOS  </td><td class="markdownTableBodyNone">Networking (CPSW)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Scatter/Gather support for receive packet buffer memory  </td><td class="markdownTableBodyNone">Networking (CPSW)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ENET ICSSG PHY loopback (No-RTOS) example  </td><td class="markdownTableBodyNone">Networking (CPSW)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Support for ESM, MCRC, RTI, DCC, VTM, STOG, PBIST, MTOG, POK, ECC modules are added as part of SDL  </td><td class="markdownTableBodyNone">SDL   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">USB device with DFU class  </td><td class="markdownTableBodyNone">USB   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Resource allocation tool  </td><td class="markdownTableBodyNone">Sciclient   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md128"></a>
Device and Validation Information</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">SOC  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">EVM  </th><th class="markdownTableHeadNone">Host PC   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone" rowspan="2">AM64x  </td><td class="markdownTableBodyNone" rowspan="2">R5F, M4F, A53  </td><td class="markdownTableBodyNone">AM64x GP EVM (referred to as am64x-evm in code)  </td><td class="markdownTableBodyNone" rowspan="2">Windows 10 64b or Ubuntu 18.04 64b   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">AM64x SK EVM (Limited examples are added) (referred to as am64x-sk in code)   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md129"></a>
Tools, Compiler and Other Open Source SW Module Information</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Tools / SW module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">Version   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Code Composer Studio  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">12.5.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SysConfig  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">1.18.0, build 3266   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TI ARM CLANG  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">3.2.0.LTS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GCC AARCH64  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">9.2-2019.12   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GCC ARM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">7-2017-q4-major (AM64x only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">10.4.3   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS SMP Kernel  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">202110.00-SMP   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Tiny USB  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">0.14.0   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">STABLE-2_2_0_RELEASE   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Mbed-TLS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">mbedtls-2.13.1   </td></tr>
</table>
<dl class="section attention"><dt>Attention</dt><dd>TI ARM CLANG 3.2.0.LTS is not part of CCS by default, Follow steps at <a class="el" href="SDK_DOWNLOAD_PAGE.html#INSTALL_TIARMCLANG">TI CLANG Compiler Toolchain</a> to install the compiler</dd></dl>
<h1><a class="anchor" id="autotoc_md130"></a>
Key Features</h1>
<h2><a class="anchor" id="autotoc_md131"></a>
Experimental Features</h2>
<dl class="section attention"><dt>Attention</dt><dd>Features listed below are early versions and should be considered as "experimental". </dd>
<dd>
Users can evaluate the feature, however the feature is not fully tested at TI side. </dd>
<dd>
TI would not support these feature on public e2e. </dd>
<dd>
Experimental features will be enabled with limited examples and SW modules.</dd></dl>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">A53 NORTOS support and A53 NORTOS examples  </td><td class="markdownTableBodyNone">DPL, NORTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">A53 FreeRTOS (single core) support and A53 FreeRTOS examples  </td><td class="markdownTableBodyNone">DPL, FreeRTOS   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SBL booting A53 NORTOS  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GCC support for R5F for limited examples  </td><td class="markdownTableBodyNone">R5F   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">A53 FreeRTOS dual core in SMP mode and A53 SMP FreeRTOS examples  </td><td class="markdownTableBodyNone">DPL, FreeRTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GUI for UART Uniflash Tool (No support for EMMC flashing)  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md132"></a>
Features not supported in release</h2>
<ul>
<li>Profinet Device Stack and example. For more information, see INDUSTRIAL_COMMS_TI_STACK_PROFINET_STACK_TRANSITION.</li>
</ul>
<h2><a class="anchor" id="autotoc_md133"></a>
OS Kernel</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">OS  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexes, timers, event groups. ROV views in CCS IDE, Task load measurement using FreeRTOS run time statistics APIs.  </td><td class="markdownTableBodyNone">Only single core A53 FreeRTOS is supported. Second core is NOT used.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS SMP Kernel  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexes, timers, event groups. ROV views in CCS IDE, Task load measurement using FreeRTOS run time statistics APIs.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS POSIX  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">pthread, mqueue, semaphore, clock  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">NO RTOS  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">See <b>Driver Porting Layer (DPL)</b> below  </td><td class="markdownTableBodyNone">Only single core A53 NORTOS is supported. Second core is NOT used.   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md134"></a>
Driver Porting Layer (DPL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Address Translate  </td><td class="markdownTableBodyNone">M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Use RAT to allow M4F access to peripheral address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Cache  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Cache write back, invalidate, enable/disable  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Clock  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Tick timer at user specified resolution, timeouts and delays  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CpuId  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Verify Core ID and Cluster ID that application is running  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CycleCounter  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Measure CPU cycles using CPU specific internal counters  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Debug  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Logging and assert to any combo of: UART, CCS, shared memory  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Heap  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Create arbitrary heaps in user defined memory segments  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Hwi  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Interrupt register, enable/disable/restore  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MPU  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Setup MPU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMU  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Setup MMU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Semaphore  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Binary, Counting Semaphore, recursive mutexs with timeout  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Task  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Create, delete tasks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Timer  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Configure arbitrary timers  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Event  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Setting, getting, clearing, and waiting of Event bits  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md135"></a>
Secondary Bootloader (SBL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Bootloader  </td><td class="markdownTableBodyNone">R5FSS0-0  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Boot modes: OSPI, OSPI XIP, UART, SD. All R5F's, M4F, A53 NORTOS/FreeRTOS/Linux boot. RPRC, multi-core image format, DDR init  </td><td class="markdownTableBodyNone">SBL OSPI XIP for A53   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md136"></a>
SOC Device Drivers</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">DMA Supported  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ADC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Single conversion (one-shot mode), interrupt mode, DMA mode  </td><td class="markdownTableBodyNone">Continuous conversion not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CRC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">CRC in full CPU mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DDR  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested LPDDR4 at 400MHz frequency.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECAP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Frequency, Duty cycle, interrupt mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EPWM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Different Frequency, Duty cycle, interrupt mode, Deadband and chopper module  </td><td class="markdownTableBodyNone">Tripzone module not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EQEP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Signal Frequency and Direction, interrupt mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FSI (RX/TX)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, polling, interrupt mode, single/dual lanes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Basic input/output, GPIO as interrupt  </td><td class="markdownTableBodyNone">GPIO as interrupt is not tested for A53.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GTC  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Enable GTC, setting FID (Frequency indicator)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Controller mode, basic read/write, polling and interrupt mode  </td><td class="markdownTableBodyNone">Target mode not supported. M4F not tested due to EVM limitation   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IPC Notify  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Low latency IPC between RTOS/NORTOS CPUs  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">IPC Rpmsg  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RPMessage protocol based IPC for all R5F, M4F, A53 running NORTOS/FreeRTOS/Linux  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MCAN  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, interrupt and polling mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MCSPI  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Controller/Peripheral mode, basic read/write, polling, interrupt and DMA mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MDIO  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Register read/write, link status and link interrupt enable API  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMCSD  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Raw read/write and file I/O on MMCSD0 eMMC, and MMCSD1 SD. eMMC tested till HS SDR mode (8-bit data, 52 MHz), SD tested till SD HS mode (4-bit, 25 MHz)  </td><td class="markdownTableBodyNone">Interrupt mode not tested   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">OSPI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Read direct, Write indirect, Read/Write commands, DMA for read, PHY Mode  </td><td class="markdownTableBodyNone">Interrupt mode not supported   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PCIe  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Buffer Transfer between EP and RC modes. Legacy interrupt  </td><td class="markdownTableBodyNone">MSI and MSIx capability   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Pinmux  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with multiple peripheral pinmuxes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PRUICSS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with Ethercat, EtherNet/IP, IO-Link, ICSS-EMAC, HDSL, EnDat  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SOC  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">lock/unlock MMRs, get CPU clock, CPU name, clock enable, set frequency, SW Warm/POR Reset, Address Translation  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Sciclient  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with clock setup, module on/off  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SPINLOCK  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Lock, unlock HW spinlocks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Basic read/write, polling, interrupt mode,  </td><td class="markdownTableBodyNone">HW flow control not tested. DMA mode not supported   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">UDMA  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Basic memory copy, SW trigger, Chaining  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">WDT  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Interrupt after watchdog expiry  </td><td class="markdownTableBodyNone">Reset not supported   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md137"></a>
Software Diagnostic Library (SDL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">SDL Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ESM  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MCRC  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">RTI  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">DCC  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">VTM  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">STOG  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PBIST  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MTOG  </td><td class="markdownTableBodyNone">M4F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">POK  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECC  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md138"></a>
Board Device Drivers</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EEPROM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">I2C based EEPROM  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ETHPHY  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Ethernet Phy configuration for EtherCAT SubDevice example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Flash  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">XSPI, OSPI, QSPI based flash, Octal, Quad mode, DDR mode  </td><td class="markdownTableBodyNone">All vendor flash types not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">LED  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">GPIO , I2C IO expander based LED control, I2C based industrial LEDs(TPIC2810)  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md139"></a>
File System</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS+FAT  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">File read, write, create. FAT partition and mounting  </td><td class="markdownTableBodyNone">File I/O with FreeRTOS   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md140"></a>
CMSIS</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CMSIS DSP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Basic math, complex math, controller, fast math, filtering, Matrix, statistics, transform  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md141"></a>
Industrial Communications Toolkit</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EtherCAT SubDevice FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethercat_slave_beckhoff_ssc_demo example  </td><td class="markdownTableBodyNone">Reset isolation   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EtherCAT SubDevice Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethercat_slave_demo examples  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EtherNet/IP Adapter FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethernetip_adapter_demo examples  </td><td class="markdownTableBodyNone">Multicast Filtering   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EtherNet/IP Adapter Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethernetip_adapter_demo examples  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IO-Link Controller Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with iolink_master_demo example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Profinet Device FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">RT, IRT, MRP   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">HSR-PRP FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with hsr_prp_demo examples  </td><td class="markdownTableBodyNone">HSR/PRP RGMII Untested   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md142"></a>
Motor Control</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Position Sense HDSL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Freerun mode(300MHz,225MHz), Sync mode(225MHz), Short Message Read &amp; Write, Long Message Read &amp; Write, Boosterpack with AM243x-LP  </td><td class="markdownTableBodyNone">Long cables   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Position Sense EnDat  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Single channel, Multi channel, Continuous mode for single channel, Load share mode, Recovery Time for 2.2 command set, Boosterpack with AM243x-LP  </td><td class="markdownTableBodyNone">16 MHz Baud Rate Different cable lengths, Continuous clock mode for multi channel   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Position Sense Tamagawa  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Absolute position, Encoder ID, Reset, EEPROM Read, EEPROM Write, 2.5 Mbps and 5 Mbps Encoder Support, Boosterpack with AM243x-LP  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md143"></a>
Networking</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">TCP/UDP IP networking stack with and without checksum offload enabled, TCP/UDP IP networking stack with server and client functionality, basic Socket APIs, netconn APIs and raw APIs, DHCP, ping, TCP iperf, scatter-gather, DSCP priority mapping  </td><td class="markdownTableBodyNone">Other LwIP features   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Ethernet driver (ENET)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Ethernet as port using CPSW and ICSS, MAC loopback and PHY loopback, Layer 2 MAC, Packet Timestamping, CPSW Switch, ICSSG as two port switch, Policer and Classifier, MDIO Manual Mode, independent ICSSG and CPSW drivers execution on different R5 cores, CBS (IEEE 802.1Qav) on CPSW, IET (IEEE 802.1Qbu) on CPSW, Strapped PHY (Early Ethernet), cut through switch on CPSW,  </td><td class="markdownTableBodyNone">Independent ICSSG and CPSW drivers execution on same R5 cores not supported, RMII mode   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ICSS-EMAC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested switch mode with ethernetip_adapter_demo and hsr_prp_demo examples  </td><td class="markdownTableBodyNone">EMAC mode, VLAN/Multicast Filtering   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ICSS TimeSync  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested E2E mode with ethernetip_adapter_demo examples  </td><td class="markdownTableBodyNone">P2P mode, Transparent Clock mode   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Mbed-TLS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested software cryptography after porting, used mbedTLS with LwIP to implement HTTPS server  </td><td class="markdownTableBodyNone">Hardware offloaded cryptography   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md144"></a>
USB</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">USB SoC Porting Layer  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB 2.0 device mode  </td><td class="markdownTableBodyNone">USB 3.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">USB Device Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB 2.0 device mode  </td><td class="markdownTableBodyNone">USB Host driver   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TinyUSB Core and CDC Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB device with CDC class  </td><td class="markdownTableBodyNone">USB Host, other USB device class drivers   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">TinyUSB Core and DFU Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB device with DFU class  </td><td class="markdownTableBodyNone">USB Host, other USB device class drivers   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md145"></a>
SECURITY</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SA2UL AES  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">AES CBC-128 encryption and decryption, AES CBC-256 encryption and decryption, AES ECB-128 encryption and decryption, AES ECB-256 encryption and decryption, AES CMAC-128, AES CMAC-256  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SA2UL SHA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">SHA 512 single shot and multi-shot, SHA 256 single shot and multi-shot, HMAC SHA-256, HMAC SHA-512, HMAC SHA-1  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SA2UL RNG  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">RNG generate random number with size of 4 words(128 bit)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SA2UL PKA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">RSA Encryption and Decryption support upto 4k bit, RSA Signing and Verification support upto 4k bit, ECDSA Signing and Verification support with P-256 and P-384 curves  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md146"></a>
PRU IO</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ADS85x8  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FREERTOS  </td><td class="markdownTableBodyNone">Parallel 8 and 16 Bit Interface with ADS8598H IC  </td><td class="markdownTableBodyNone">OSR Modes, Other ICs   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ADS127L11  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FREERTOS  </td><td class="markdownTableBodyNone">Serial Interface with ADS127L11 IC  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Empty  </td><td class="markdownTableBodyNone">PRU  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">Bare Metal  </td><td class="markdownTableBodyNone">Empty project to get started with PRU firmware development  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MDIO FW  </td><td class="markdownTableBodyNone">PRU  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">Bare Metal  </td><td class="markdownTableBodyNone">MDIO Manual Mode firmware (tested with ethercat_slave_beckhoff_ssc_demo example)  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md147"></a>
Demos</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Benchmark demo  </td><td class="markdownTableBodyNone">4xR5F's  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">CFFT, FIR and FOC benchmarks  </td><td class="markdownTableBodyNone">ADC/PWM benchmark   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md148"></a>
Fixed Issues</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Resolution/Comments  </th></tr>
<tr>
<td>MCUSDK-4379 </td><td>Low Tx side throughput seen when tested using iperf application </td><td>HSR-PRP </td><td>8.3.0 </td><td>AM64x, AM243x </td><td><p class="starttd"></p>
<p class="intertd">Replace mcu_plus_sdk\source\networking\lwip\lwip-config\am64x\lwipopts.h and mcu_plus_sdk\source\networking\lwip\lwip-config\am64x\lwippools.h from MCU PLUS SDK 8.2.0 release and rebuild lwip_freertos, lwip-contrib and icss_emac_lwip_if libraries.</p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>MCUSDK-4527 </td><td>USB recognition error occurs when USB conncect/disconnect executed repeatedly </td><td>SBL Linux </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-4575 </td><td>ENET LWIP ICSSG Switch mode External Phy management is not functional when 2 ports are enabled </td><td>ICSSG, Enet </td><td>8.3.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9458 </td><td>Errata i2310 causes erroneous set of UART timeout interrut </td><td>UART </td><td>8.0.0 onwards </td><td>AM64x, AM243x </td><td>Errata, Implemented the Workaround  </td></tr>
<tr>
<td>MCUSDK-9401 </td><td>AM243x LP: Bootloader: Uart uniflash setting incorrect QE bit </td><td>SBL </td><td>8.5.0 onwards </td><td>AM243x </td><td>Updated the Sysconfig to set correct QE bit value  </td></tr>
<tr>
<td>MCUSDK-9398 </td><td>Change to GPIO interrupt router output allocation not working in Sysconfig </td><td>GPIO </td><td>8.5.0 onwards </td><td>AM64x, AM243x </td><td>None  </td></tr>
<tr>
<td>MCUSDK-9044 </td><td>Strapping mode in phy is not giving correct link speed </td><td>Ethernet </td><td>8.5.0 onwards </td><td>AM64x, AM243x </td><td>Phy configuration for strapped and forced mode was not correctly handled  </td></tr>
<tr>
<td>MCUSDK-9042 </td><td>Failure in Bootloader_loadSelfCpu for CORE_ID_R5FSS0_1 for AM2432 devices </td><td>SBL </td><td>8.5.0 onwards </td><td>AM243x </td><td>Changes to check for dual core mode before doing init for second core  </td></tr>
<tr>
<td>MCUSDK-8985 </td><td>Potential Infinite loop in OSPI_utilLog2 defined in ospi_v0.c </td><td>OSPI </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>Incorrect condition for loop termination  </td></tr>
<tr>
<td>MCUSDK-8383 </td><td>Load from JSON feature fails in SysConfig in Windows PC </td><td>Flash </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>Updated the sysconfig to use OS agnostic copy function  </td></tr>
<tr>
<td>MCUSDK-8106 </td><td>8MHZ endat encoder showing CRC failure </td><td>Position Sense EnDat </td><td>8.4.0 onwards </td><td>AM64x </td><td>Endat Initialization was incorrect  </td></tr>
<tr>
<td>MCUSDK-9304 </td><td>LWIP CPSW Socket: Putting Udp application buffer in cached region of memory causes stale data to be sent out in Udp packets </td><td>ENET </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>Fixed the udp examples and added udp client socket example  </td></tr>
<tr>
<td>MCUSDK-9185 </td><td>Enet Lwip CPSW example: Correct MAC address not available from EEPROM on custom board and Pg1.0 lp causes example crash </td><td>ENET </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9644 </td><td>Incorrect List toggle operation in profinet device driver </td><td>Profinet Device </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9578 </td><td>ICSS-EMAC : IOCTL for statistics always returns errors </td><td>ICSS-EMAC </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9386 </td><td>Profinet does not respond to ARP frames </td><td>Profinet Device </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9582 </td><td>Profinet, EtherNet/IP: Enabling MDIO Work-around leads to data memory corruption </td><td>Profinet Device, EtherNet/IP Adapter </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9640 </td><td>ICSS-EMAC : isNRT flag in ICSS_EMAC_pollPkt is not cleared appropriately </td><td>ICSS-EMAC </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8983 </td><td>EtherCAT : EDIO pins for AL event is not supported in firmware. </td><td>EtherCAT </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8239 </td><td>EtherNet/IP : MDIO Manual Mode is not supported </td><td>Ethernet/IP Adapter </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>MDIO Manual Mode is the work-around for issue "i2329 - MDIO: MDIO interface corruption (CPSW and PRU-ICSS)" (described in <a href="https://www.ti.com/lit/er/sprz457e/sprz457e.pdf">AM64x/AM243x Processor Silicon Revision 1.0, 2.0 (Rev. E)</a>)  </td></tr>
<tr>
<td>MCUSDK-8243 </td><td>EtherNet/IP : Examples do not work on HS-FS devices </td><td>Ethernet/IP Adapter </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8403 </td><td>1000000(1MHz) baud rate not working on UART </td><td>UART </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8413 </td><td>ICSSG: Disabling MDIO manual mode with board phy config cause failure </td><td>ICSSG </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8490 </td><td>HSR/PRP nodeTable semaphore causing a deadlock </td><td>HSR_PRP </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9022 </td><td>USB: Enumeration Issues while running connect - data transfer - disconnect </td><td>USB </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9023 </td><td>USB : CPU hangs with running connect/disconnect with power cycled inbetween </td><td>USB </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9312 </td><td>ospi_flash_diag example not working </td><td>OSPI </td><td>8.5.0 </td><td>AM64x, AM243x </td><td>dummyCycles initialized to 0  </td></tr>
<tr>
<td>MCUSDK-9655 </td><td>ENET PHY state Machine: support to disable timeout for auto-negotiation </td><td>ENET </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9705 </td><td>DPL: FreeRTOS tick interrupt preemption leading to System crash </td><td>DPL </td><td>8.5.0 </td><td>AM64x, AM243x </td><td>FreeRTOS timer tick increment shall be done from the critical section  </td></tr>
<tr>
<td>MCUSDK-9889 </td><td>Link Status Not getting updated correctly in lwip2emac interface </td><td>HSR-PRP </td><td>8.3.0 onwards </td><td>AM64x, AM243x </td><td>Incorrect assignment of link status from emac to lwip interface APIs  </td></tr>
<tr>
<td>MCUSDK-10640 </td><td>DPL: Timer drift on R5 core </td><td>DPL </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>Incorrect calculation for timer count value in timerP module  </td></tr>
<tr>
<td>MCUSDK-2419 </td><td>MCSPI TX Only mode is not functional in DMA mode </td><td>MCSPI, UDMA </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8414 </td><td>SBL UART Uniflash: OSPI fails to boot application image with size &gt; 1MB </td><td>OSPI, Flash </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9790 </td><td>XIP Benchmark Example does not work </td><td>XIP </td><td>8.5.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-10205 </td><td>GTC Errorneous value returned while using "GTC_getCount64" API </td><td>Timer </td><td>8.5.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-10206 </td><td>Systick drift on M4 </td><td>Timer </td><td>8.5.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9596 </td><td>Enet loopback example version cleanup </td><td>Networking </td><td>8.3.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-9304 </td><td>LWIP CPSW Socket: Putting Udp application buffer in cached region of memory causes stale data to be sent out in Udp packets </td><td>Networking </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-9185 </td><td>Enet Lwip CPSW example: Correct MAC address not available from EEPROM on custom board and Pg1.0 lp causes example crash </td><td>Networking </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-9577 </td><td>AM2432: Lwip concatenated pbuf isn't trasmitted complete </td><td>Networking </td><td>8.5.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-9655 </td><td>ENET PHY state Machine: support to disable timeout for auto-negotiation </td><td>Networking </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-9532 </td><td>Not getting PA-STATS for Port1 and Port2 </td><td>Networking </td><td>8.5.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-9598 </td><td>IOCTL command "ENET_PHY_IOCTL_PRINT_REGS" not working </td><td>Networking </td><td>8.5.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-9656 </td><td>Documentation Missing: driver marks timeout and move to "STATE_FOUND driver re-starts the process from beginning (PHY reset) </td><td>Networking </td><td>8.4.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8361 </td><td>ENET Layer 2 CPSW Switch Port 2 does not link up for AM64x-SK board </td><td>Networking </td><td>8.4.0 </td><td>AM64x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-10680 </td><td>ENET: AM243x: ICSSG Switch functionality degrade </td><td>Networking (ICSSG) </td><td>8.6.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md149"></a>
Known Issues</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-626 </td><td>DMA not working with ADC FIFO 1 </td><td>ADC </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Use ADC FIFO 0  </td></tr>
<tr>
<td>MCUSDK-1900 </td><td>UART Hardware Flow Control is not working </td><td>UART </td><td>7.3.0 onwards </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-2113 </td><td>[Docs] Sysfw RM/PM documentation doesn't specify AM243x </td><td>Docs </td><td>8.0.0 onwards </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-2512 </td><td>[UART]Driver always assumes functional clock as 48 MHz </td><td>UART </td><td>8.3.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-6262 </td><td>[AM243X] : MMCSD read io example is not functional on eMMC if the APP_MMCSD_START_BLK is changed for MMCSD_write and MMCSD_read </td><td>MMCSD </td><td>8.3.0 owards </td><td>AM243x, AM64x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8842 </td><td>OSPI Writes fail with multi threaded applications </td><td>OSPI </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8938 </td><td>Last 512KB of memory is not accessible in dev boot mode flow </td><td>SBL </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>Use other boot modes  </td></tr>
<tr>
<td>MCUSDK-8945 </td><td>Boot Time Degradation is observed for HS-FS device </td><td>SBL </td><td>8.5.0 </td><td>AM64x, AM243x </td><td>Skip the authentication of application Image using SysConfig  </td></tr>
<tr>
<td>PROC_SDL-6010 </td><td>ECC is not supported for 2 instances. These are SDL_ECC_AGGR1 Ram ID 4 fails on interconnect ram ID 4 checker group 4-14 and SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR. </td><td>SDL </td><td>8.6.0 </td><td>AM64X, AM243X  </td></tr>
<tr>
<td><a href="https://mbed-tls.readthedocs.io/en/latest/tech-updates/security-advisories/mbedtls-security-advisory-2021-07-1/">mbedTLS-advisory</a> <br  />
 MCUSDK-9082 </td><td>MbedTLS - RSA exploit by kernel-privileged cache side-channel attackers </td><td>Mbed-TLS </td><td>8.6.0 </td><td>AM64x, AM243x, AM263X, AM273X </td><td>-  </td></tr>
<tr>
<td>MCUSDK-10627 </td><td>Jtag Uniflash erase operation failure </td><td>Flash </td><td>8.6.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-2319 </td><td>2 PRU(ICSS) driver instances are added while changing Enet ICSSG instance to ICSSG0 in SysConfig </td><td>SYSCFG </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>Please remove the extra one manually  </td></tr>
<tr>
<td>MCUSDK-2715 </td><td>PKA ECDSA sign verify is not working for P-521 and BrainPool P-512R1 curves </td><td>SECURITY </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-3626 </td><td>Enet: Phy tuning is not done correctly on AM64x/AM243x and AM263x platforms </td><td>Enet </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>PHY delay is not tuned but set to value based on limited testing on a small set of boards.If packet drops are still seen, we can force the phy to set to 100mbps.Make below change in application code: linkCfg-&gt;speed = ENET_SPEED_100MBIT; linkCfg-&gt;duplexity = ENET_DUPLEX_FULL;  </td></tr>
<tr>
<td>MCUSDK-6318 </td><td>Enet icssg - dhcp functionality unstable </td><td>Enet, ICSS </td><td>8.3.0 </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-7905 </td><td>EtherNet/IP : MDIO access can have race condition due to two parallel PHY drivers </td><td>Ethernet/IP Adapter </td><td>8.3.0 </td><td>AM64x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8108 </td><td>EtherNet/IP : PTP Device is unable to keep offset under 1000 ns </td><td>Ethernet/IP Adapter </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>Value of OFFSET_THRESHOLD_FOR_RESET is set to 10000 ns by default in SDK.  </td></tr>
<tr>
<td>MCUSDK-8234 </td><td>HSR/PRP - PTP Device is unable to keep offset under 1000 ns </td><td>HSR-PRP </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8236 </td><td>HSR/PRP is not functional in rgmii mode </td><td>HSR-PRP </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8242 </td><td>EtherCAT : MDIO Manual Mode is not supported in ethercat_slave_demo examples </td><td>EtherCAT SubDevice </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>MDIO Manual Mode is the work-around for issue "i2329 - MDIO: MDIO interface corruption (CPSW and PRU-ICSS)" (described in <a href="https://www.ti.com/lit/er/sprz457e/sprz457e.pdf">AM64x/AM243x Processor Silicon Revision 1.0, 2.0 (Rev. E)</a>). Please note that the work-around is available for ethercat_slave_beckhoff_ssc_demo examples.  </td></tr>
<tr>
<td>MCUSDK-8376 </td><td>LWIP web server application crashes in server stress test </td><td>Enet, LWIP </td><td>8.3.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8564 </td><td>SysConfig Code generation error with basic PRU config on ICSS_G0 and ICSS_G1 </td><td>ICSSG </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8721 </td><td>Function for setting ICSSG SD/ENDAT alternate pin mux mode not working in all cases </td><td>ICSSG </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8491 </td><td>Enet_loopback example: Non zero vlan priority Packets not recieved in loopback example </td><td>Networking </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9739 </td><td>AM64B SK loss of packet on using CPSW switch </td><td>Networking </td><td>8.5.0 </td><td>AM64x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-10679 </td><td>CPSW UDP Iperf test instability on AM243x </td><td>Networking </td><td>8.6.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md150"></a>
Limitations</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Reported in Release </th><th>Applicable Devices </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-208 </td><td>gmake with -j can sometimes lock up Windows command prompt </td><td>Build </td><td>7.3.0 </td><td>AM64x, AM243x </td><td>Use bash for windows as part of git for windows or don't use -j option  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md151"></a>
Upgrade and Compatibility Information</h1>
<dl class="section attention"><dt>Attention</dt><dd>When migrating from Processor SDK RTOS, see <a class="el" href="MIGRATION_GUIDES.html">Migration Guides</a> for more details</dd></dl>
<p>This section lists changes which could affect user applications developed using older SDK versions. Read this carefully to see if you need to do any changes in your existing application when migrating to this SDK version relative to previous SDK version. Also refer to older SDK version release notes to see changes in earlier SDKs.</p>
<h2><a class="anchor" id="autotoc_md152"></a>
Compiler Options</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md153"></a>
Examples</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td>Position Sense Tamagawa </td><td>- </td><td>The entire example and driver is new and changed. </td><td>The previous example used a UART based implementation. The new example uses 3 channel Peripheral Interface.  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md154"></a>
OS Kernel</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md155"></a>
SOC Device Drivers</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td>FSI </td><td>Macro FSI_RX_MASTER_CORE_RESET, FSI_TX_MASTER_CORE_RESET </td><td>API/MACRO/STRUCTURE name are updated while keeping the case sensitivity from <b>MASTER</b> to <b>MAIN</b> </td><td>Updated to use the inclusive naming  </td></tr>
<tr>
<td>I2C </td><td>Structure <a class="el" href="structI2C__Transaction.html" title="I2C transaction.">I2C_Transaction</a> member slaveAddress, masterMode </td><td>API/MACRO/STRUCTURE name are updated while keeping the case sensitivity from <b>master</b> to <b>controller</b> and <b>slave</b> to <b>target</b>, for example..<br  />
 slaveAddress-&gt;targetAddress </td><td>Updated to use the inclusive naming  </td></tr>
<tr>
<td>McASP </td><td>MACRO MCASP_OPMODE_MASTER, MCASP_OPMODE_SLAVE </td><td>API/MACRO/STRUCTURE name are updated while keeping the case sensitivity from <b>master</b> to <b>controller</b>, for example..<br  />
 MCASP_OPMODE_MASTER-&gt;MCASP_OPMODE_CONTROLLER </td><td>Updated to use the inclusive naming  </td></tr>
<tr>
<td>MibSPI </td><td>MACRO MIBSPI_SLAVEMODE_TRANS_GROUP, MIBSPI_SLAVE_MAX <br  />
 Enum MIBSPI_Mode members MIBSPI_MASTER, MIBSPI_SLAVE<br  />
 Structure MIBSPI_SlaveProfile<br  />
 Structure MIBSPI_SlaveModeParams<br  />
 Structure MIBSPI_Transaction member slaveIndex<br  />
 Structure MIBSPI_MasterModeParams </td><td>API/MACRO/STRUCTURE name are updated while keeping the case sensitivity from <b>master</b> to <b>controller</b> and <b>slave</b> to <b>peripheral</b>, for example..<br  />
 MIBSPI_SlaveProfile-&gt;MIBSPI_PeripheralProfile </td><td><p class="starttd">Updated to use the inclusive naming </p>
<p class="endtd"></p>
</td></tr>
</table>
<h2><a class="anchor" id="autotoc_md156"></a>
Motor Control</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td>Position Sense EnDat </td><td>Added one argument <code>mask</code> </td><td>It is used to pass the value of channel mask  </td></tr>
<tr>
<td>Position Sense EnDat </td><td>Added one argument <code>slice</code> </td><td>It is used to pass the PRU-ICSSG Slice value  </td></tr>
<tr>
<td>Position Sense EnDat </td><td>Add one argument <code>loadshare</code> </td><td>It is used to enable/disable load share mode  </td></tr>
<tr>
<td>Position Sense EnDat </td><td><code>endat_pruss_xchg</code> structure </td><td>Added <code>endat_pruss_config</code> per channel, <code>endat_pruss_cmd</code> per channel, <code>endat_delay_125ns</code>, <code>endat_delay_5us</code>, <code>endat_delay_51us</code>, <code>endat_delay_1ms</code>, <code>endat_delay_380ms</code>, <code>endat_delay_900ms</code>, <code>endat_primary_core_mask</code>, <code>endat_ch0_syn_bit</code>, <code>endat_ch1_syn_bit</code>, <code>endat_ch2_syn_bit</code> </td><td>These changes are required to support multi-channel using load share mode  </td></tr>
<tr>
<td>Position Sense EnDat </td><td><code>endat_priv</code> structure </td><td>Added <code>pruicss_slicex</code>, <code>load_share</code>, <code>pos_rx_bits_21_RTUPRU</code>, <code>pos_rx_bits_21_PRU</code>, <code>pos_rx_bits_21_TXPRU</code>, <code>pos_rx_bits_22_RTUPRU</code>, <code>pos_rx_bits_22_PRU</code>, <code>pos_rx_bits_22_TXPRU</code> </td><td>These changes are required to support multi-channel using load share mode  </td></tr>
<tr>
<th>Position Sense EnDat </th><th><code>endat_pruss_xchg</code> structure </th><th>Added <code>endat_ch0_rt</code>, <code>endat_ch1_rt</code>, <code>endat_ch0_rt</code>, <code>icssg_clk</code> </th><th>These changes are required to store recovery time in DMEM.  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md157"></a>
Networking</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td>ICSS-EMAC </td><td>Return value is updated to provide detailed error codes. </td><td>-  </td></tr>
<tr>
<td>Ethernet CPSW </td><td>Structure <a class="el" href="structCpswHostPort__Cfg.html">CpswHostPort_Cfg</a> in <a class="el" href="structCpsw__Cfg.html">Cpsw_Cfg</a> <br  />
 Function Enet_open </td><td>Replaced csumOffloadEn parameter with txCsumOffloadEn. </td><td>This controls both support to control TXP/DUP checksum offload along both Rx and Tx direction  </td></tr>
<tr>
<td>Ethernet CPSW </td><td>LwIP Interface Function LwipifEnetApp_netifOpen Function LwipifEnetApp_startSchedule Function LWIPIF_LWIP_start </td><td>Added enetType and instId as additional arguments. </td><td>Based upon the association of LwIP NetIF, the above arguments needs to be populated.  </td></tr>
<tr>
<td>Ethernet (CPSW and ICSSG) - Networking </td><td>LwIP Interface Function LwipifEnetApp_netifOpen Function LwipifEnetApp_startSchedule Function LWIPIF_LWIP_start </td><td>Added enetType and instId as additional arguments. </td><td>Based upon the association of LwIP NetIF, the above arguments needs to be populated.  </td></tr>
<tr>
<td>Ethernet (CPSW and ICSSG) - Networking </td><td>ENET SYSCFG Interface Function EnetApp_getEnetInstInfo Function EnetApp_getEnetInstMacInfo </td><td>Added ENET INSTANCE NAME as input arguments. </td><td>Based upon the ENET modules that are instantiated in syscfg, the name of Instance has to be passed to EnetApp_getEnetInstInfo. Instance names can be found in ti_enet_config.h file(generated) as per the syscfg settings.  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md158"></a>
PRU-IO</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
