	component project1 is
		port (
			clk_clk                                : in    std_logic                     := 'X';             -- clk
			reset_reset_n                          : in    std_logic                     := 'X';             -- reset_n
			leds_external_connection_export        : out   std_logic_vector(7 downto 0);                     -- export
			push_button_external_connection_export : in    std_logic                     := 'X';             -- export
			altpll_0_c0_clk                        : out   std_logic;                                        -- clk
			sdram_0_wire_addr                      : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_0_wire_ba                        : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_0_wire_cas_n                     : out   std_logic;                                        -- cas_n
			sdram_0_wire_cke                       : out   std_logic;                                        -- cke
			sdram_0_wire_cs_n                      : out   std_logic;                                        -- cs_n
			sdram_0_wire_dq                        : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_0_wire_dqm                       : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_0_wire_ras_n                     : out   std_logic;                                        -- ras_n
			sdram_0_wire_we_n                      : out   std_logic;                                        -- we_n
			ir_emitter_external_connection_export  : out   std_logic                                         -- export
		);
	end component project1;

