

================================================================
== Vivado HLS Report for 'process_r'
================================================================
* Date:           Sat Apr 14 19:15:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hipacc_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1052685|  1052685|  1052685|  1052685|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- process_main_loop_L  |  1052683|  1052683|         9|          1|          1|  1052676|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1036|   2353|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     24|    3990|   1200|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    138|
|Register         |        -|      -|    2466|    192|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     24|    7492|   3883|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|     10|       7|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |hipaccRun_mul_32sg8j_U21  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U22  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U23  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U24  |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U25  |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    |hipaccRun_mul_32sjbC_U26  |hipaccRun_mul_32sjbC  |        0|      4|  165|  50|
    |hipaccRun_mux_83_fYi_U1   |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U2   |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U3   |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U4   |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U5   |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U6   |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U7   |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U8   |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U9   |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U10  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U11  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U12  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U13  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U14  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U15  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U16  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U17  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U18  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U19  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    |hipaccRun_mux_83_fYi_U20  |hipaccRun_mux_83_fYi  |        0|      0|  150|  45|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|     24| 3990|1200|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_0_U  |process_r_lineBufbkb  |        2|  0|   0|  1024|   32|     1|        32768|
    |lineBuff_1_U  |process_r_lineBufbkb  |        2|  0|   0|  1024|   32|     1|        32768|
    |lineBuff_2_U  |process_r_lineBufbkb  |        2|  0|   0|  1024|   32|     1|        32768|
    |lineBuff_3_U  |process_r_lineBufbkb  |        2|  0|   0|  1024|   32|     1|        32768|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        8|  0|   0|  4096|  128|     4|       131072|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |col_fu_533_p2                      |     +    |      0|   38|  16|          11|           1|
    |indvar_flatten_next_fu_375_p2      |     +    |      0|   68|  26|           1|          21|
    |p_tmp0_fu_1778_p2                  |     +    |      0|    0|  32|          32|          32|
    |row_fu_395_p2                      |     +    |      0|   38|  16|           1|          11|
    |tmp10_fu_1595_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp10_i_fu_1589_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp11_fu_1701_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp12_fu_1705_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp13_fu_1732_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp14_fu_1716_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp14_i_fu_1696_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp15_fu_1765_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp16_fu_1761_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp17_fu_1773_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp18_fu_1769_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_fu_1710_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp1_fu_1668_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_fu_1736_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp2_fu_1565_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp3_fu_1571_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_1680_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp5_fu_1672_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp6_fu_1676_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp6_i_fu_1686_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp7_fu_1577_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp8_fu_1583_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_1692_p2                    |     +    |      0|    0|  32|          32|          32|
    |border_0_1_cast_fu_743_p2          |     -    |      0|   17|   9|           4|           3|
    |grp_fu_619_p2                      |     -    |      0|   11|   8|           1|           2|
    |grp_fu_624_p2                      |     -    |      0|   14|   9|           2|           3|
    |grp_fu_663_p2                      |     -    |      0|   17|   9|           4|           3|
    |phitmp4_fu_756_p2                  |     -    |      0|   11|   8|           1|           2|
    |tmp_9_fu_788_p2                    |     -    |      0|   14|   9|           2|           3|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_44                    |    and   |      0|    0|   2|           1|           1|
    |ap_condition_620                   |    and   |      0|    0|   2|           1|           1|
    |ap_predicate_op121_read_state3     |    and   |      0|    0|   2|           1|           1|
    |or_cond1_fu_739_p2                 |    and   |      0|    0|   2|           1|           1|
    |or_cond2_fu_349_p2                 |    and   |      0|    0|   2|           1|           1|
    |or_cond2_mid1_fu_441_p2            |    and   |      0|    0|   2|           1|           1|
    |or_cond_fu_801_p2                  |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_369_p2         |   icmp   |      0|    0|  13|          21|          21|
    |exitcond_fu_381_p2                 |   icmp   |      0|    0|   6|          11|          11|
    |icmp1_fu_343_p2                    |   icmp   |      0|    0|   5|           9|           1|
    |icmp2_fu_571_p2                    |   icmp   |      0|    0|   1|           2|           1|
    |icmp3_fu_411_p2                    |   icmp   |      0|    0|   5|          10|           1|
    |icmp4_fu_435_p2                    |   icmp   |      0|    0|   5|           9|           1|
    |icmp5_fu_639_p2                    |   icmp   |      0|    0|   1|           2|           1|
    |icmp6_fu_503_p2                    |   icmp   |      0|    0|   5|          10|           1|
    |icmp7_fu_519_p2                    |   icmp   |      0|    0|   5|           9|           1|
    |icmp8_fu_771_p2                    |   icmp   |      0|    0|   1|           2|           1|
    |icmp_fu_313_p2                     |   icmp   |      0|    0|   5|          10|           1|
    |phitmp1_fu_783_p2                  |   icmp   |      0|    0|   1|           3|           1|
    |phitmp3_fu_582_p2                  |   icmp   |      0|    0|   1|           3|           1|
    |phitmp3_mid1_fu_668_p2             |   icmp   |      0|    0|   1|           3|           1|
    |ap_block_pp0_stage0_flag00001001   |    or    |      0|    0|   2|           1|           1|
    |brmerge1_fu_363_p2                 |    or    |      0|    0|   2|           1|           1|
    |brmerge1_mid1_fu_652_p2            |    or    |      0|    0|   2|           1|           1|
    |brmerge_fu_777_p2                  |    or    |      0|    0|   2|           1|           1|
    |tmp_11_fu_471_p2                   |    or    |      0|    0|  11|          11|          11|
    |brmerge1_mid2_fu_657_p3            |  select  |      0|    0|   2|           1|           1|
    |col_assign_1_mid2_fu_455_p3        |  select  |      0|    0|  11|           1|          11|
    |col_assign_mid2_fu_387_p3          |  select  |      0|    0|  11|           1|           1|
    |ix_0_cast_mid2_v_fu_687_p3         |  select  |      0|    0|   2|           1|           2|
    |jx_0_4_fu_793_p3                   |  select  |      0|    0|   4|           1|           4|
    |jx_fu_748_p3                       |  select  |      0|    0|   2|           1|           2|
    |not_tmp_34_1_mid2_fu_645_p3        |  select  |      0|    0|   2|           1|           1|
    |or_cond2_mid2_fu_614_p3            |  select  |      0|    0|   2|           1|           1|
    |p_tmp_mid1_fu_694_p3               |  select  |      0|    0|   4|           1|           4|
    |p_tmp_mid2_fu_702_p3               |  select  |      0|    0|   3|           1|           3|
    |p_tmp_s_fu_594_p3                  |  select  |      0|    0|   4|           1|           4|
    |phitmp10_fu_1177_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp11_fu_1191_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp12_fu_1245_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp13_fu_1259_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp14_fu_1383_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp15_fu_1397_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp16_fu_1411_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp17_fu_1453_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp18_fu_1425_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp19_fu_1439_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp20_fu_1467_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp21_fu_1481_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp2288_mid1_fu_680_p3          |  select  |      0|    0|   2|           1|           2|
    |phitmp2288_s_fu_587_p3             |  select  |      0|    0|   2|           1|           2|
    |phitmp22_fu_1495_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp23_fu_1509_p3                |  select  |      0|    0|  32|           1|          32|
    |phitmp2_fu_987_p3                  |  select  |      0|    0|  32|           1|          32|
    |phitmp3_mid2_fu_673_p3             |  select  |      0|    0|   2|           1|           1|
    |phitmp5_fu_1055_p3                 |  select  |      0|    0|  32|           1|          32|
    |phitmp6_fu_973_p3                  |  select  |      0|    0|  32|           1|          32|
    |phitmp7_fu_1041_p3                 |  select  |      0|    0|  32|           1|          32|
    |phitmp8_fu_1123_p3                 |  select  |      0|    0|  32|           1|          32|
    |phitmp9_fu_1109_p3                 |  select  |      0|    0|  32|           1|          32|
    |tmp_2_mid2_fu_417_p3               |  select  |      0|    0|   2|           1|           1|
    |win_0_1_1_fu_1295_p1               |  select  |      0|    0|  32|           1|          32|
    |win_0_3_1_fu_1339_p1               |  select  |      0|    0|  32|           1|          32|
    |win_1_0_1_fu_1390_p3               |  select  |      0|    0|  32|           1|          32|
    |win_1_1_1_fu_1404_p3               |  select  |      0|    0|  32|           1|          32|
    |win_1_1_fu_1048_p3                 |  select  |      0|    0|  32|           1|          32|
    |win_1_2_1_fu_1418_p3               |  select  |      0|    0|  32|           1|          32|
    |win_1_3_1_fu_1432_p3               |  select  |      0|    0|  32|           1|          32|
    |win_1_3_fu_1061_p3                 |  select  |      0|    0|  32|           1|          32|
    |win_1_4_1_fu_1446_p3               |  select  |      0|    0|  32|           1|          32|
    |win_2_1_fu_1116_p3                 |  select  |      0|    0|  32|           1|          32|
    |win_2_3_fu_1129_p3                 |  select  |      0|    0|  32|           1|          32|
    |win_3_0_1_fu_1460_p3               |  select  |      0|    0|  32|           1|          32|
    |win_3_1_1_fu_1474_p3               |  select  |      0|    0|  32|           1|          32|
    |win_3_1_fu_1184_p3                 |  select  |      0|    0|  32|           1|          32|
    |win_3_2_1_fu_1488_p3               |  select  |      0|    0|  32|           1|          32|
    |win_3_3_1_fu_1502_p3               |  select  |      0|    0|  32|           1|          32|
    |win_3_3_fu_1197_p3                 |  select  |      0|    0|  32|           1|          32|
    |win_3_4_1_fu_1516_p3               |  select  |      0|    0|  32|           1|          32|
    |win_4_1_fu_1252_p3                 |  select  |      0|    0|  32|           1|          32|
    |win_4_3_fu_1266_p3                 |  select  |      0|    0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|    0|   2|           1|           2|
    |rev1_fu_608_p2                     |    xor   |      0|    0|   2|           1|           2|
    |rev2_fu_709_p2                     |    xor   |      0|    0|   2|           1|           2|
    |rev_fu_327_p2                      |    xor   |      0|    0|   2|           1|           2|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                              |          |      0| 1036|2353|         982|        2213|
    +-----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter3     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8     |   9|          2|    1|          2|
    |col_assign_1_phi_fu_285_p4  |   9|          2|   11|         22|
    |col_assign_1_reg_281        |   9|          2|   11|         22|
    |col_assign_reg_292          |   9|          2|   11|         22|
    |grp_fu_619_p1               |  15|          3|    2|          6|
    |grp_fu_624_p1               |  15|          3|    3|          9|
    |grp_fu_663_p1               |  15|          3|    3|          9|
    |in_s_V_blk_n                |   9|          2|    1|          2|
    |indvar_flatten_reg_270      |   9|          2|   21|         42|
    |out_s_V_blk_n               |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 138|         29|   67|        144|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_lineBuff_3_addr_reg_2011  |  10|   0|   10|          0|
    |ap_reg_pp0_iter1_tmp_16_reg_2027           |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_jx_0_4_reg_2220           |   3|   0|    3|          0|
    |ap_reg_pp0_iter2_p_tmp_mid2_reg_2172       |   3|   0|    3|          0|
    |ap_reg_pp0_iter3_win_0_0_1_reg_2267        |  32|   0|   32|          0|
    |ap_reg_pp0_iter3_win_0_4_1_reg_2278        |  32|   0|   32|          0|
    |brmerge1_mid2_reg_2083                     |   1|   0|    1|          0|
    |brmerge1_reg_1972                          |   1|   0|    1|          0|
    |brmerge_reg_2203                           |   1|   0|    1|          0|
    |col_assign_1_mid2_reg_1977                 |  11|   0|   11|          0|
    |col_assign_1_reg_281                       |  11|   0|   11|          0|
    |col_assign_reg_292                         |  11|   0|   11|          0|
    |exitcond_flatten_reg_1929                  |   1|   0|    1|          0|
    |exitcond_reg_1940                          |   1|   0|    1|          0|
    |icmp6_reg_2062                             |   1|   0|    1|          0|
    |icmp7_reg_2021                             |   1|   0|    1|          0|
    |icmp8_reg_2135                             |   1|   0|    1|          0|
    |indvar_flatten_reg_270                     |  21|   0|   21|          0|
    |ix_0_cast_mid2_v_reg_2099                  |   2|   0|    2|          0|
    |jx_0_4_reg_2220                            |   3|   0|    3|          0|
    |jx_reg_2190                                |   2|   0|    2|          0|
    |lineBuff_0_addr_reg_2039                   |  10|   0|   10|          0|
    |lineBuff_1_addr_reg_2001                   |  10|   0|   10|          0|
    |lineBuff_2_addr_reg_2050                   |  10|   0|   10|          0|
    |lineBuff_3_addr_reg_2011                   |  10|   0|   10|          0|
    |not_tmp_34_1_mid2_reg_2140                 |   1|   0|    1|          0|
    |or_cond1_reg_2117                          |   1|   0|    1|          0|
    |or_cond2_mid1_reg_2006                     |   1|   0|    1|          0|
    |or_cond2_mid2_reg_2067                     |   1|   0|    1|          0|
    |or_cond2_reg_1902                          |   1|   0|    1|          0|
    |or_cond_reg_2163                           |   1|   0|    1|          0|
    |p_tmp_mid2_reg_2172                        |   3|   0|    3|          0|
    |phitmp1_reg_2149                           |   1|   0|    1|          0|
    |phitmp3_mid2_reg_2158                      |   1|   0|    1|          0|
    |row_reg_1994                               |  11|   0|   11|          0|
    |tmp10_i_reg_2329                           |  32|   0|   32|          0|
    |tmp10_reg_2294                             |  32|   0|   32|          0|
    |tmp11_i_reg_2324                           |  32|   0|   32|          0|
    |tmp14_i_reg_2304                           |  32|   0|   32|          0|
    |tmp14_reg_2314                             |  32|   0|   32|          0|
    |tmp15_i_reg_2369                           |  32|   0|   32|          0|
    |tmp16_reg_2354                             |  32|   0|   32|          0|
    |tmp18_i_reg_2349                           |  32|   0|   32|          0|
    |tmp19_i_reg_2344                           |  32|   0|   32|          0|
    |tmp22_i_reg_2359                           |  32|   0|   32|          0|
    |tmp23_i_reg_2374                           |  32|   0|   32|          0|
    |tmp2_reg_2319                              |  32|   0|   32|          0|
    |tmp3_reg_2283                              |  32|   0|   32|          0|
    |tmp6_i_reg_2339                            |  32|   0|   32|          0|
    |tmp7_i_reg_2379                            |  32|   0|   32|          0|
    |tmp_13_reg_1962                            |   2|   0|    2|          0|
    |tmp_14_reg_2015                            |   3|   0|    3|          0|
    |tmp_16_reg_2027                            |   1|   0|    1|          0|
    |tmp_17_reg_2334                            |  32|   0|   32|          0|
    |tmp_18_reg_2364                            |  16|   0|   16|          0|
    |tmp_19_reg_1989                            |   1|   0|    1|          0|
    |tmp_23_reg_2075                            |   2|   0|    2|          0|
    |tmp_24_reg_2033                            |   3|   0|    3|          0|
    |tmp_2_mid2_reg_1953                        |   1|   0|    1|          0|
    |tmp_4_reg_1957                             |   2|   0|    2|          0|
    |tmp_5_reg_1916                             |   3|   0|    3|          0|
    |win_0_0_1_reg_2267                         |  32|   0|   32|          0|
    |win_0_2_1_reg_2225                         |  32|   0|   32|          0|
    |win_0_2_fu_106                             |  32|   0|   32|          0|
    |win_0_4_1_reg_2278                         |  32|   0|   32|          0|
    |win_1_1_1_reg_2237                         |  32|   0|   32|          0|
    |win_1_2_fu_118                             |  32|   0|   32|          0|
    |win_1_3_1_reg_2289                         |  32|   0|   32|          0|
    |win_2_0_reg_2199                           |  32|   0|   32|          0|
    |win_2_2_fu_130                             |  32|   0|   32|          0|
    |win_2_2_load_reg_2231                      |  32|   0|   32|          0|
    |win_2_4_reg_2257                           |  32|   0|   32|          0|
    |win_3_0_1_reg_2252                         |  32|   0|   32|          0|
    |win_3_2_1_reg_2299                         |  32|   0|   32|          0|
    |win_3_2_fu_142                             |  32|   0|   32|          0|
    |win_3_4_1_reg_2262                         |  32|   0|   32|          0|
    |win_4_0_reg_2209                           |  32|   0|   32|          0|
    |win_4_1_1_reg_2309                         |  32|   0|   32|          0|
    |win_4_2_fu_154                             |  32|   0|   32|          0|
    |win_4_2_load_reg_2181                      |  32|   0|   32|          0|
    |win_4_3_1_reg_2272                         |  32|   0|   32|          0|
    |win_tmp_0_0_fu_98                          |  32|   0|   32|          0|
    |win_tmp_0_1_fu_102                         |  32|   0|   32|          0|
    |win_tmp_0_3_1_reg_2045                     |  32|   0|   32|          0|
    |win_tmp_0_3_fu_158                         |  32|   0|   32|          0|
    |win_tmp_1_0_fu_110                         |  32|   0|   32|          0|
    |win_tmp_1_1_fu_114                         |  32|   0|   32|          0|
    |win_tmp_1_3_1_reg_2108                     |  32|   0|   32|          0|
    |win_tmp_1_3_fu_162                         |  32|   0|   32|          0|
    |win_tmp_2_0_fu_122                         |  32|   0|   32|          0|
    |win_tmp_2_1_fu_126                         |  32|   0|   32|          0|
    |win_tmp_2_3_1_reg_2055                     |  32|   0|   32|          0|
    |win_tmp_2_3_fu_166                         |  32|   0|   32|          0|
    |win_tmp_3_0_fu_134                         |  32|   0|   32|          0|
    |win_tmp_3_1_fu_138                         |  32|   0|   32|          0|
    |win_tmp_3_3_1_reg_2126                     |  32|   0|   32|          0|
    |win_tmp_3_3_fu_170                         |  32|   0|   32|          0|
    |win_tmp_4_0_fu_146                         |  32|   0|   32|          0|
    |win_tmp_4_1_fu_150                         |  32|   0|   32|          0|
    |win_tmp_4_3_1_reg_2247                     |  32|   0|   32|          0|
    |win_tmp_4_3_fu_174                         |  32|   0|   32|          0|
    |win_tmp_4_4_fu_178                         |  32|   0|   32|          0|
    |exitcond_flatten_reg_1929                  |  64|  32|    1|          0|
    |or_cond_reg_2163                           |  64|  32|    1|          0|
    |tmp10_i_reg_2329                           |  64|  32|   32|          0|
    |tmp18_i_reg_2349                           |  64|  32|   32|          0|
    |tmp6_i_reg_2339                            |  64|  32|   32|          0|
    |win_2_2_load_reg_2231                      |  64|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |2466| 192| 2212|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    process   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    process   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    process   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    process   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    process   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    process   | return value |
|in_s_V_dout     |  in |   32|   ap_fifo  |    in_s_V    |    pointer   |
|in_s_V_empty_n  |  in |    1|   ap_fifo  |    in_s_V    |    pointer   |
|in_s_V_read     | out |    1|   ap_fifo  |    in_s_V    |    pointer   |
|out_s_V_din     | out |   32|   ap_fifo  |    out_s_V   |    pointer   |
|out_s_V_full_n  |  in |    1|   ap_fifo  |    out_s_V   |    pointer   |
|out_s_V_write   | out |    1|   ap_fifo  |    out_s_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

