// Seed: 1151483299
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    input  tri0  id_0,
    input  tri0  id_1,
    output uwire id_2
);
  logic [7:0] id_4;
  module_0();
  assign id_4[1|1] = id_1;
endmodule
module module_3;
  id_1(
      .id_0(id_2), .id_1(1), .id_2(1 - 1)
  ); module_0();
  wire id_3, id_4;
endmodule
