

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_18_12'
================================================================
* Date:           Wed Dec 20 21:42:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      107|  1.070 us|  1.070 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |      105|      105|        43|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 1, D = 43, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 46 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i47"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_14 = load i7 %i" [backprop.c:18]   --->   Operation 49 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.86ns)   --->   "%icmp_ln18 = icmp_eq  i7 %i_14, i7 64" [backprop.c:18]   --->   Operation 51 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.27ns)   --->   "%add_ln18 = add i7 %i_14, i7 1" [backprop.c:18]   --->   Operation 53 'add' 'add_ln18' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.i47.split, void %VITIS_LOOP_68_2.i.preheader.exitStub" [backprop.c:18]   --->   Operation 54 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_16_cast = zext i7 %i_14" [backprop.c:18]   --->   Operation 55 'zext' 'i_16_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%activations2_addr = getelementptr i64 %activations2, i64 0, i64 %i_16_cast" [backprop.c:19]   --->   Operation 56 'getelementptr' 'activations2_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.26ns)   --->   "%activations2_load = load i6 %activations2_addr" [backprop.c:19]   --->   Operation 57 'load' 'activations2_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 58 [1/1] (0.84ns)   --->   "%store_ln18 = store i7 %add_ln18, i7 %i" [backprop.c:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 59 [1/2] (2.26ns)   --->   "%activations2_load = load i6 %activations2_addr" [backprop.c:19]   --->   Operation 59 'load' 'activations2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %activations2_load" [backprop.c:20]   --->   Operation 60 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.54ns)   --->   "%xor_ln20 = xor i64 %bitcast_ln20, i64 9223372036854775808" [backprop.c:20]   --->   Operation 61 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 62 [5/5] (5.86ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load" [backprop.c:19]   --->   Operation 62 'dsub' 'sub_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i64 %xor_ln20" [backprop.c:20]   --->   Operation 63 'bitcast' 'bitcast_ln20_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [13/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 64 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 65 [4/5] (5.86ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load" [backprop.c:19]   --->   Operation 65 'dsub' 'sub_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [12/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 66 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 67 [3/5] (5.86ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load" [backprop.c:19]   --->   Operation 67 'dsub' 'sub_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [11/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 68 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 69 [2/5] (5.86ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load" [backprop.c:19]   --->   Operation 69 'dsub' 'sub_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [10/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 70 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 71 [1/5] (5.86ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load" [backprop.c:19]   --->   Operation 71 'dsub' 'sub_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [9/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 72 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 73 [5/5] (7.14ns)   --->   "%mul_i = dmul i64 %activations2_load, i64 %sub_i1" [backprop.c:19]   --->   Operation 73 'dmul' 'mul_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [8/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 74 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 75 [4/5] (7.14ns)   --->   "%mul_i = dmul i64 %activations2_load, i64 %sub_i1" [backprop.c:19]   --->   Operation 75 'dmul' 'mul_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [7/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 76 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 77 [3/5] (7.14ns)   --->   "%mul_i = dmul i64 %activations2_load, i64 %sub_i1" [backprop.c:19]   --->   Operation 77 'dmul' 'mul_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [6/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 78 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 79 [2/5] (7.14ns)   --->   "%mul_i = dmul i64 %activations2_load, i64 %sub_i1" [backprop.c:19]   --->   Operation 79 'dmul' 'mul_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [5/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 80 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 81 [1/5] (7.14ns)   --->   "%mul_i = dmul i64 %activations2_load, i64 %sub_i1" [backprop.c:19]   --->   Operation 81 'dmul' 'mul_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [4/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 82 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%dactivations2_addr = getelementptr i64 %dactivations2, i64 0, i64 %i_16_cast" [backprop.c:19]   --->   Operation 83 'getelementptr' 'dactivations2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (2.26ns)   --->   "%store_ln19 = store i64 %mul_i, i6 %dactivations2_addr" [backprop.c:19]   --->   Operation 84 'store' 'store_ln19' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 85 [3/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 85 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 86 [2/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 86 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 87 [1/13] (7.01ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_2" [backprop.c:20]   --->   Operation 87 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.86>
ST_16 : Operation 88 [5/5] (5.86ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [backprop.c:20]   --->   Operation 88 'dadd' 'add_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.86>
ST_17 : Operation 89 [4/5] (5.86ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [backprop.c:20]   --->   Operation 89 'dadd' 'add_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 90 [3/5] (5.86ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [backprop.c:20]   --->   Operation 90 'dadd' 'add_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 91 [2/5] (5.86ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [backprop.c:20]   --->   Operation 91 'dadd' 'add_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 92 [1/5] (5.86ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [backprop.c:20]   --->   Operation 92 'dadd' 'add_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.28>
ST_21 : Operation 93 [22/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 93 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.28>
ST_22 : Operation 94 [21/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 94 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.28>
ST_23 : Operation 95 [20/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 95 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.28>
ST_24 : Operation 96 [19/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 96 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.28>
ST_25 : Operation 97 [18/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 97 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.28>
ST_26 : Operation 98 [17/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 98 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.28>
ST_27 : Operation 99 [16/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 99 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.28>
ST_28 : Operation 100 [15/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 100 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.28>
ST_29 : Operation 101 [14/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 101 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.28>
ST_30 : Operation 102 [13/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 102 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.28>
ST_31 : Operation 103 [12/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 103 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.28>
ST_32 : Operation 104 [11/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 104 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.28>
ST_33 : Operation 105 [10/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 105 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.28>
ST_34 : Operation 106 [9/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 106 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.28>
ST_35 : Operation 107 [8/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 107 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.28>
ST_36 : Operation 108 [7/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 108 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.28>
ST_37 : Operation 109 [6/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 109 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.28>
ST_38 : Operation 110 [5/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 110 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.28>
ST_39 : Operation 111 [4/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 111 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.28>
ST_40 : Operation 112 [3/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 112 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.28>
ST_41 : Operation 113 [2/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 113 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.28>
ST_42 : Operation 114 [1/22] (6.28ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [backprop.c:20]   --->   Operation 114 'ddiv' 'div_i1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 2.26>
ST_43 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [backprop.c:17]   --->   Operation 115 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 116 [1/1] (2.26ns)   --->   "%store_ln20 = store i64 %div_i1, i6 %activations2_addr" [backprop.c:20]   --->   Operation 116 'store' 'store_ln20' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_43 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.i47" [backprop.c:18]   --->   Operation 117 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', backprop.c:18) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('activations2_addr', backprop.c:19) [16]  (0 ns)
	'load' operation ('activations2_load', backprop.c:19) on array 'activations2' [17]  (2.27 ns)

 <State 2>: 2.81ns
The critical path consists of the following:
	'load' operation ('activations2_load', backprop.c:19) on array 'activations2' [17]  (2.27 ns)
	'xor' operation ('xor_ln20', backprop.c:20) [23]  (0.546 ns)

 <State 3>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', backprop.c:20) [25]  (7.01 ns)

 <State 4>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', backprop.c:20) [25]  (7.01 ns)

 <State 5>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', backprop.c:20) [25]  (7.01 ns)

 <State 6>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', backprop.c:20) [25]  (7.01 ns)

 <State 7>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', backprop.c:20) [25]  (7.01 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i', backprop.c:19) [19]  (7.15 ns)

 <State 9>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i', backprop.c:19) [19]  (7.15 ns)

 <State 10>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i', backprop.c:19) [19]  (7.15 ns)

 <State 11>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i', backprop.c:19) [19]  (7.15 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i', backprop.c:19) [19]  (7.15 ns)

 <State 13>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', backprop.c:20) [25]  (7.01 ns)

 <State 14>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', backprop.c:20) [25]  (7.01 ns)

 <State 15>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', backprop.c:20) [25]  (7.01 ns)

 <State 16>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i', backprop.c:20) [26]  (5.87 ns)

 <State 17>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i', backprop.c:20) [26]  (5.87 ns)

 <State 18>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i', backprop.c:20) [26]  (5.87 ns)

 <State 19>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i', backprop.c:20) [26]  (5.87 ns)

 <State 20>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i', backprop.c:20) [26]  (5.87 ns)

 <State 21>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 22>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 23>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 24>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 25>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 26>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 27>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 28>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 29>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 30>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 31>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 32>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 33>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 34>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 35>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 36>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 37>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 38>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 39>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 40>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 41>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 42>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', backprop.c:20) [27]  (6.29 ns)

 <State 43>: 2.27ns
The critical path consists of the following:
	'store' operation ('store_ln20', backprop.c:20) of variable 'div_i1', backprop.c:20 on array 'activations2' [28]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
