$date
	Sun Oct 23 09:15:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#596182
b10001 &
b10001 %
1$
b10001 !
1"
#596183
0"
#596186
b110100 &
b110100 %
#596190
b11010 &
b11010 %
#596194
b1101 &
b1101 %
#596198
b101000 &
b101000 %
#596202
b10100 &
b10100 %
#596206
b1010 &
b1010 %
#596210
b101 &
b101 %
#596214
b10000 &
b10000 %
#596218
b1000 &
b1000 %
#596222
b100 &
b100 %
#596226
b10 &
b10 %
#596230
b1 &
1#
b1 %
#596234
b0 &
b0 %
0#
0$
#1519030
b110 &
b110 %
1$
b110 !
1"
#1519031
0"
#1519034
b11 &
b11 %
#1519038
b1010 &
b1010 %
#1519042
b101 &
b101 %
#1519046
b10000 &
b10000 %
#1519050
b1000 &
b1000 %
#1519054
b100 &
b100 %
#1519058
b10 &
b10 %
#1519062
b1 &
1#
b1 %
#1519066
b0 &
b0 %
0#
0$
#2517003
b10 !
1"
#2517006
b10 &
b10 %
1$
#2517007
0"
#2517010
b1 &
b1 %
1#
#2517014
b0 &
0#
b0 %
0$
#4500012
