Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr  8 13:56:36 2024
| Host         : ghi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_test_top_timing_summary_routed.rpt -pb alu_test_top_timing_summary_routed.pb -rpx alu_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_test_top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: sys_clk_in (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   72          inf        0.000                      0                   72           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_0_pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 4.433ns (53.555%)  route 3.844ns (46.445%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  display/digit_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/digit_reg[1]/Q
                         net (fo=7, routed)           1.646     2.164    display/U4/Q[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.152     2.316 r  display/U4/seg_data_0_pin_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.199     4.514    seg_data_1_pin_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.763     8.277 r  seg_data_0_pin_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.277    seg_data_0_pin[1]
    A4                                                                r  seg_data_0_pin[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_0_pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 4.378ns (53.252%)  route 3.843ns (46.748%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE                         0.000     0.000 r  display/digit_reg[2]/C
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_reg[2]/Q
                         net (fo=7, routed)           1.787     2.243    display/U4/Q[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.154     2.397 r  display/U4/seg_data_0_pin_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.056     4.453    seg_data_1_pin_OBUF[5]
    B3                   OBUF (Prop_obuf_I_O)         3.768     8.221 r  seg_data_0_pin_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.221    seg_data_0_pin[5]
    B3                                                                r  seg_data_0_pin[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_0_pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.437ns (54.425%)  route 3.716ns (45.575%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  display/digit_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/digit_reg[1]/Q
                         net (fo=7, routed)           1.648     2.166    display/U4/Q[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.152     2.318 r  display/U4/seg_data_0_pin_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.068     4.386    seg_data_1_pin_OBUF[3]
    B1                   OBUF (Prop_obuf_I_O)         3.767     8.153 r  seg_data_0_pin_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.153    seg_data_0_pin[3]
    B1                                                                r  seg_data_0_pin[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_0_pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.140ns (50.992%)  route 3.979ns (49.008%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE                         0.000     0.000 r  display/digit_reg[2]/C
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_reg[2]/Q
                         net (fo=7, routed)           1.787     2.243    display/U4/Q[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.124     2.367 r  display/U4/seg_data_0_pin_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.192     4.559    seg_data_1_pin_OBUF[4]
    A1                   OBUF (Prop_obuf_I_O)         3.560     8.120 r  seg_data_0_pin_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.120    seg_data_0_pin[4]
    A1                                                                r  seg_data_0_pin[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_0_pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 4.205ns (51.879%)  route 3.900ns (48.121%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  display/digit_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/digit_reg[1]/Q
                         net (fo=7, routed)           1.646     2.164    display/U4/Q[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.124     2.288 r  display/U4/seg_data_0_pin_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.254     4.542    seg_data_1_pin_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.563     8.105 r  seg_data_0_pin_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.105    seg_data_0_pin[0]
    B4                                                                r  seg_data_0_pin[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_1_pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 4.416ns (55.717%)  route 3.510ns (44.283%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  display/digit_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/digit_reg[1]/Q
                         net (fo=7, routed)           1.646     2.164    display/U4/Q[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.152     2.316 r  display/U4/seg_data_0_pin_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.864     4.180    seg_data_1_pin_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         3.746     7.925 r  seg_data_1_pin_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.925    seg_data_1_pin[1]
    E3                                                                r  seg_data_1_pin[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_0_pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 4.209ns (53.263%)  route 3.693ns (46.737%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  display/digit_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display/digit_reg[1]/Q
                         net (fo=7, routed)           1.648     2.166    display/U4/Q[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.124     2.290 r  display/U4/seg_data_0_pin_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.045     4.335    seg_data_1_pin_OBUF[2]
    A3                   OBUF (Prop_obuf_I_O)         3.567     7.902 r  seg_data_0_pin_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.902    seg_data_0_pin[2]
    A3                                                                r  seg_data_0_pin[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_1_pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 4.369ns (55.664%)  route 3.480ns (44.336%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE                         0.000     0.000 r  display/digit_reg[2]/C
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_reg[2]/Q
                         net (fo=7, routed)           1.787     2.243    display/U4/Q[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.154     2.397 r  display/U4/seg_data_0_pin_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.692     4.090    seg_data_1_pin_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.759     7.849 r  seg_data_1_pin_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.849    seg_data_1_pin[5]
    E2                                                                r  seg_data_1_pin[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_0_pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 4.143ns (52.876%)  route 3.693ns (47.124%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE                         0.000     0.000 r  display/digit_reg[2]/C
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_reg[2]/Q
                         net (fo=7, routed)           1.792     2.248    display/U4/Q[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.124     2.372 r  display/U4/seg_data_0_pin_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.900     4.273    seg_data_1_pin_OBUF[6]
    B2                   OBUF (Prop_obuf_I_O)         3.563     7.836 r  seg_data_0_pin_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.836    seg_data_0_pin[6]
    B2                                                                r  seg_data_0_pin[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data_1_pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.745ns  (logic 4.135ns (53.385%)  route 3.610ns (46.615%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE                         0.000     0.000 r  display/digit_reg[2]/C
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_reg[2]/Q
                         net (fo=7, routed)           1.792     2.248    display/U4/Q[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.124     2.372 r  display/U4/seg_data_0_pin_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.818     4.190    seg_data_1_pin_OBUF[6]
    D2                   OBUF (Prop_obuf_I_O)         3.555     7.745 r  seg_data_1_pin_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.745    seg_data_1_pin[6]
    D2                                                                r  seg_data_1_pin[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  display/count_reg[10]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/count_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    display/count_reg_n_0_[10]
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/count_reg[8]_i_1_n_5
    SLICE_X62Y43         FDCE                                         r  display/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE                         0.000     0.000 r  display/count_reg[14]/C
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/count_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    display/count_reg_n_0_[14]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/count_reg[12]_i_1_n_5
    SLICE_X62Y44         FDCE                                         r  display/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE                         0.000     0.000 r  display/count_reg[2]/C
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/count_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    display/count_reg_n_0_[2]
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/count_reg[0]_i_1_n_5
    SLICE_X62Y41         FDCE                                         r  display/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDCE                         0.000     0.000 r  display/count_reg[6]/C
    SLICE_X62Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/count_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    display/count_reg_n_0_[6]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/count_reg[4]_i_1_n_5
    SLICE_X62Y42         FDCE                                         r  display/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE                         0.000     0.000 r  display/count_reg[18]/C
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/count_reg[18]/Q
                         net (fo=26, routed)          0.134     0.275    display/sel0[2]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  display/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    display/count_reg[16]_i_1_n_5
    SLICE_X62Y45         FDCE                                         r  display/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  display/count_reg[10]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/count_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    display/count_reg_n_0_[10]
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  display/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    display/count_reg[8]_i_1_n_4
    SLICE_X62Y43         FDCE                                         r  display/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE                         0.000     0.000 r  display/count_reg[14]/C
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/count_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    display/count_reg_n_0_[14]
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  display/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    display/count_reg[12]_i_1_n_4
    SLICE_X62Y44         FDCE                                         r  display/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE                         0.000     0.000 r  display/count_reg[2]/C
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/count_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    display/count_reg_n_0_[2]
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  display/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    display/count_reg[0]_i_1_n_4
    SLICE_X62Y41         FDCE                                         r  display/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDCE                         0.000     0.000 r  display/count_reg[6]/C
    SLICE_X62Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/count_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    display/count_reg_n_0_[6]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  display/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    display/count_reg[4]_i_1_n_4
    SLICE_X62Y42         FDCE                                         r  display/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE                         0.000     0.000 r  display/count_reg[0]/C
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  display/count_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    display/count_reg_n_0_[0]
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  display/count[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    display/count[0]_i_3_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  display/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    display/count_reg[0]_i_1_n_7
    SLICE_X62Y41         FDCE                                         r  display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





