<stg><name>sao_top_Pipeline_VITIS_LOOP_54_1</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_in = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_in"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %state_bstate_n_bits_held_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %aligned_word = alloca i32 1

]]></Node>
<StgValue><ssdm name="aligned_word"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %state_bstate_currIdx_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %baeState_0_constprop_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baeState_0_constprop_load

]]></Node>
<StgValue><ssdm name="baeState_0_constprop_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %state_ivlOffset_5_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %state_ivlOffset_5

]]></Node>
<StgValue><ssdm name="state_ivlOffset_5_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %state_bstate_held_aligned_word_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_held_aligned_word_5

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_5_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %state_bstate_n_bits_held_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_n_bits_held_5

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_5_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %state_bstate_currIdx_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_bstate_currIdx_5

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_5_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 %state_bstate_currIdx_5_read, i32 %state_bstate_currIdx_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 %state_bstate_held_aligned_word_5_read, i8 %aligned_word

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i8 %state_bstate_n_bits_held_5_read, i8 %state_bstate_n_bits_held_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i31 %state_ivlOffset_5_read, i31 %p_in

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:1 %p_in_load = load i31 %p_in

]]></Node>
<StgValue><ssdm name="p_in_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2 %state_bstate_n_bits_held_6_load = load i8 %state_bstate_n_bits_held_6

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_6_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
:3 %empty_45 = trunc i32 %p_load

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="31">
<![CDATA[
:6 %trunc_ln1543 = trunc i31 %p_in_load

]]></Node>
<StgValue><ssdm name="trunc_ln1543"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:7 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="8">
<![CDATA[
:8 %zext_ln13 = zext i8 %state_bstate_n_bits_held_6_load

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %icmp_ln13 = icmp_eq  i8 %state_bstate_n_bits_held_6_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %add_ln56 = add i32 %p_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge17

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %add_ln16 = add i8 %state_bstate_n_bits_held_6_load, i8 255

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:8 %store_ln17 = store i8 %add_ln16, i8 %state_bstate_n_bits_held_6

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge17:0 %state_bstate_currIdx_6_load = load i32 %state_bstate_currIdx_6

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_6_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge17:1 %zext_ln5 = zext i32 %state_bstate_currIdx_6_load

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge17:2 %bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="bStream_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge17:3 %retVal_7 = load i3 %bStream_addr

]]></Node>
<StgValue><ssdm name="retVal_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17:4 %add_ln6 = add i32 %state_bstate_currIdx_6_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge17:8 %store_ln46 = store i32 %add_ln6, i32 %state_bstate_currIdx_6

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge17:10 %store_ln46 = store i8 7, i8 %state_bstate_n_bits_held_6

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %aligned_word_load = load i8 %aligned_word

]]></Node>
<StgValue><ssdm name="aligned_word_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln14 = add i9 %zext_ln13, i9 511

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="9">
<![CDATA[
:2 %sext_ln14 = sext i9 %add_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="8">
<![CDATA[
:3 %zext_ln14 = zext i8 %aligned_word_load

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %retVal_5 = lshr i32 %zext_ln14, i32 %sext_ln14

]]></Node>
<StgValue><ssdm name="retVal_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32">
<![CDATA[
:5 %retVal_6 = trunc i32 %retVal_5

]]></Node>
<StgValue><ssdm name="retVal_6"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="1">
<![CDATA[
:6 %zext_ln11 = zext i1 %retVal_6

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge17:3 %retVal_7 = load i3 %bStream_addr

]]></Node>
<StgValue><ssdm name="retVal_7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge17:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="1">
<![CDATA[
._crit_edge17:6 %zext_ln42 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
._crit_edge17:7 %retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42

]]></Node>
<StgValue><ssdm name="retVal"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge17:9 %store_ln46 = store i8 %retVal_7, i8 %aligned_word

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge17:11 %br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="23" op_0_bw="23" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:2 %tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i31.i32.i32, i31 %p_in_load, i32 8, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:0 %val = phi i9 %retVal, void %._crit_edge17, i9 %zext_ln11, void

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:1 %or_ln1543 = or i9 %shl_ln, i9 %val

]]></Node>
<StgValue><ssdm name="or_ln1543"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:3 %ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:4 %icmp_ln1076 = icmp_ult  i32 %ret, i32 %baeState_0_constprop_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln1076"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:5 %sub_ln229 = sub i32 %ret, i32 %baeState_0_constprop_load_read

]]></Node>
<StgValue><ssdm name="sub_ln229"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:6 %ret_3 = select i1 %icmp_ln1076, i32 %ret, i32 %sub_ln229

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:7 %trunc_ln76 = trunc i32 %ret_3

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:8 %binVal = xor i1 %icmp_ln1076, i1 1

]]></Node>
<StgValue><ssdm name="binVal"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:9 %icmp_ln57 = icmp_ult  i32 %add_ln56, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:10 %and_ln57 = and i1 %icmp_ln57, i1 %binVal

]]></Node>
<StgValue><ssdm name="and_ln57"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i:11 %br_ln57 = br i1 %and_ln57, void %_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i._crit_edge:0 %store_ln57 = store i31 %trunc_ln76, i31 %p_in

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i._crit_edge:1 %store_ln57 = store i32 %add_ln56, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i._crit_edge:2 %br_ln57 = br void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub:0 %state_bstate_n_bits_held_6_load_1 = load i8 %state_bstate_n_bits_held_6

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_6_load_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub:1 %aligned_word_load_1 = load i8 %aligned_word

]]></Node>
<StgValue><ssdm name="aligned_word_load_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub:2 %state_bstate_currIdx_6_load_1 = load i32 %state_bstate_currIdx_6

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_6_load_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %empty_45

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_bstate_currIdx_7_out, i32 %state_bstate_currIdx_6_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_n_bits_held_7_out, i8 %state_bstate_n_bits_held_6_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_held_aligned_word_7_out, i8 %aligned_word_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub:7 %write_ln76 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ret_1_out, i32 %ret_3

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
