Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Oct 21 17:13:19 2024
| Host         : pavilion-e79168 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_test_timing_summary_routed.rpt -pb i2c_test_timing_summary_routed.pb -rpx i2c_test_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  64          
HPDR-1     Warning           Port pin direction inconsistency             1           
LUTAR-1    Warning           LUT drives async reset alert                 1           
TIMING-18  Warning           Missing input or output delay                8           
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: gc/counter_clk_reg[21]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: i2c_master/i2c_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.417        0.000                      0                16701        0.143        0.000                      0                16701        4.500        0.000                       0                  8376  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.417        0.000                      0                16701        0.143        0.000                      0                16701        4.500        0.000                       0                  8376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[44][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 1.751ns (18.704%)  route 7.611ns (81.296%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           0.707     9.222    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.550 r  gc/drw/isr/vram[615][3]_i_3/O
                         net (fo=14, routed)          1.354    10.904    gc/drw/isr_data[3]
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.028 r  gc/drw/vram[1][3]_i_3/O
                         net (fo=153, routed)         1.553    12.581    gc/drw/vram[1][3]_i_3_n_0
    SLICE_X54Y102        LUT2 (Prop_lut2_I1_O)        0.124    12.705 r  gc/drw/vram[255][3]_i_1/O
                         net (fo=45, routed)          1.720    14.425    gc/drw/vram[255][3]_i_1_n_0
    SLICE_X29Y83         FDRE                                         r  gc/drw/vram_reg[44][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.430    14.771    gc/drw/clk_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  gc/drw/vram_reg[44][3]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)       -0.081    14.841    gc/drw/vram_reg[44][3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.425    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[43][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 1.751ns (18.727%)  route 7.599ns (81.273%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           0.707     9.222    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.550 r  gc/drw/isr/vram[615][3]_i_3/O
                         net (fo=14, routed)          1.354    10.904    gc/drw/isr_data[3]
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.028 r  gc/drw/vram[1][3]_i_3/O
                         net (fo=153, routed)         1.553    12.581    gc/drw/vram[1][3]_i_3_n_0
    SLICE_X54Y102        LUT2 (Prop_lut2_I1_O)        0.124    12.705 r  gc/drw/vram[255][3]_i_1/O
                         net (fo=45, routed)          1.708    14.413    gc/drw/vram[255][3]_i_1_n_0
    SLICE_X34Y83         FDRE                                         r  gc/drw/vram_reg[43][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.427    14.768    gc/drw/clk_IBUF_BUFG
    SLICE_X34Y83         FDRE                                         r  gc/drw/vram_reg[43][3]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)       -0.043    14.876    gc/drw/vram_reg[43][3]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[36][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.751ns (18.898%)  route 7.514ns (81.102%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           0.707     9.222    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.550 r  gc/drw/isr/vram[615][3]_i_3/O
                         net (fo=14, routed)          1.354    10.904    gc/drw/isr_data[3]
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.028 r  gc/drw/vram[1][3]_i_3/O
                         net (fo=153, routed)         1.553    12.581    gc/drw/vram[1][3]_i_3_n_0
    SLICE_X54Y102        LUT2 (Prop_lut2_I1_O)        0.124    12.705 r  gc/drw/vram[255][3]_i_1/O
                         net (fo=45, routed)          1.624    14.328    gc/drw/vram[255][3]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  gc/drw/vram_reg[36][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.429    14.770    gc/drw/clk_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  gc/drw/vram_reg[36][3]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)       -0.093    14.828    gc/drw/vram_reg[36][3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[717][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 1.653ns (18.389%)  route 7.336ns (81.611%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           1.024     9.539    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.328     9.867 r  gc/drw/isr/vram[615][2]_i_3/O
                         net (fo=14, routed)          2.292    12.159    gc/drw/isr_data[2]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.150    12.309 r  gc/drw/vram[710][2]_i_1/O
                         net (fo=64, routed)          1.743    14.052    gc/drw/vram[710][2]_i_1_n_0
    SLICE_X57Y29         FDRE                                         r  gc/drw/vram_reg[717][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.442    14.783    gc/drw/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  gc/drw/vram_reg[717][2]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)       -0.269    14.659    gc/drw/vram_reg[717][2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[29][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 1.751ns (18.826%)  route 7.550ns (81.174%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           0.707     9.222    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.550 r  gc/drw/isr/vram[615][3]_i_3/O
                         net (fo=14, routed)          1.354    10.904    gc/drw/isr_data[3]
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.028 r  gc/drw/vram[1][3]_i_3/O
                         net (fo=153, routed)         1.553    12.581    gc/drw/vram[1][3]_i_3_n_0
    SLICE_X54Y102        LUT2 (Prop_lut2_I1_O)        0.124    12.705 r  gc/drw/vram[255][3]_i_1/O
                         net (fo=45, routed)          1.659    14.364    gc/drw/vram[255][3]_i_1_n_0
    SLICE_X23Y100        FDRE                                         r  gc/drw/vram_reg[29][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.614    14.955    gc/drw/clk_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  gc/drw/vram_reg[29][3]/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X23Y100        FDRE (Setup_fdre_C_D)       -0.067    15.040    gc/drw/vram_reg[29][3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[705][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 1.653ns (18.494%)  route 7.285ns (81.506%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           1.024     9.539    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.328     9.867 r  gc/drw/isr/vram[615][2]_i_3/O
                         net (fo=14, routed)          2.292    12.159    gc/drw/isr_data[2]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.150    12.309 r  gc/drw/vram[710][2]_i_1/O
                         net (fo=64, routed)          1.692    14.001    gc/drw/vram[710][2]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  gc/drw/vram_reg[705][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.441    14.782    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  gc/drw/vram_reg[705][2]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)       -0.233    14.694    gc/drw/vram_reg[705][2]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[706][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 1.653ns (18.679%)  route 7.197ns (81.321%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           1.024     9.539    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.328     9.867 r  gc/drw/isr/vram[615][2]_i_3/O
                         net (fo=14, routed)          2.292    12.159    gc/drw/isr_data[2]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.150    12.309 r  gc/drw/vram[710][2]_i_1/O
                         net (fo=64, routed)          1.603    13.913    gc/drw/vram[710][2]_i_1_n_0
    SLICE_X55Y28         FDRE                                         r  gc/drw/vram_reg[706][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.440    14.781    gc/drw/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  gc/drw/vram_reg[706][2]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X55Y28         FDRE (Setup_fdre_C_D)       -0.283    14.643    gc/drw/vram_reg[706][2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[709][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 1.653ns (18.680%)  route 7.196ns (81.320%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           1.024     9.539    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.328     9.867 r  gc/drw/isr/vram[615][2]_i_3/O
                         net (fo=14, routed)          2.292    12.159    gc/drw/isr_data[2]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.150    12.309 r  gc/drw/vram[710][2]_i_1/O
                         net (fo=64, routed)          1.603    13.912    gc/drw/vram[710][2]_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  gc/drw/vram_reg[709][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.442    14.783    gc/drw/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  gc/drw/vram_reg[709][2]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)       -0.269    14.659    gc/drw/vram_reg[709][2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[715][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.653ns (18.739%)  route 7.168ns (81.261%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           1.024     9.539    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.328     9.867 r  gc/drw/isr/vram[615][2]_i_3/O
                         net (fo=14, routed)          2.292    12.159    gc/drw/isr_data[2]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.150    12.309 r  gc/drw/vram[710][2]_i_1/O
                         net (fo=64, routed)          1.575    13.884    gc/drw/vram[710][2]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  gc/drw/vram_reg[715][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.443    14.784    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  gc/drw/vram_reg[715][2]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X56Y31         FDRE (Setup_fdre_C_D)       -0.247    14.682    gc/drw/vram_reg[715][2]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 gc/drw/isr_ptr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[704][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 1.653ns (18.761%)  route 7.158ns (81.239%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.542     5.063    gc/drw/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc/drw/isr_ptr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gc/drw/isr_ptr_reg[2]_rep__0/Q
                         net (fo=116, routed)         1.577     7.118    gc/drw/isr/vram[615][6]_i_9_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.323     7.441 r  gc/drw/isr/vram[615][3]_i_26/O
                         net (fo=3, routed)           0.700     8.141    gc/drw/isr/vram[615][3]_i_26_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.374     8.515 r  gc/drw/isr/vram[615][3]_i_10/O
                         net (fo=2, routed)           1.024     9.539    gc/drw/isr/vram[615][3]_i_10_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.328     9.867 r  gc/drw/isr/vram[615][2]_i_3/O
                         net (fo=14, routed)          2.292    12.159    gc/drw/isr_data[2]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.150    12.309 r  gc/drw/vram[710][2]_i_1/O
                         net (fo=64, routed)          1.565    13.874    gc/drw/vram[710][2]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  gc/drw/vram_reg[704][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.441    14.782    gc/drw/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  gc/drw/vram_reg[704][2]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X54Y30         FDRE (Setup_fdre_C_D)       -0.247    14.680    gc/drw/vram_reg[704][2]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  0.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gc/drw/ss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[186][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.071%)  route 0.316ns (62.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.561     1.444    gc/drw/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  gc/drw/ss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gc/drw/ss_reg[0]/Q
                         net (fo=129, routed)         0.316     1.901    gc/drw/ss[0]
    SLICE_X47Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.946 r  gc/drw/vram[186][0]_i_1/O
                         net (fo=1, routed)           0.000     1.946    gc/drw/vram[186][0]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  gc/drw/vram_reg[186][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.833     1.960    gc/drw/clk_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  gc/drw/vram_reg[186][0]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.092     1.803    gc/drw/vram_reg[186][0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gc/drw/isr_ptr_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/isr_ptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.251ns (75.692%)  route 0.081ns (24.308%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.555     1.438    gc/drw/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  gc/drw/isr_ptr_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gc/drw/isr_ptr_reg[6]_rep/Q
                         net (fo=99, routed)          0.081     1.660    gc/drw/isr_ptr_reg[6]_rep_n_0
    SLICE_X54Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.705 r  gc/drw/isr_ptr[4]_i_3/O
                         net (fo=1, routed)           0.000     1.705    gc/drw/isr_ptr[4]_i_3_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.770 r  gc/drw/isr_ptr_reg[4]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.770    gc/drw/isr_ptr_reg[4]_i_1_n_5
    SLICE_X54Y79         FDRE                                         r  gc/drw/isr_ptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.823     1.951    gc/drw/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  gc/drw/isr_ptr_reg[6]/C
                         clock pessimism             -0.500     1.451    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.130     1.581    gc/drw/isr_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gc/drw/ss_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[201][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.231ns (34.889%)  route 0.431ns (65.111%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.561     1.444    gc/drw/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  gc/drw/ss_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gc/drw/ss_reg[0]_rep__3/Q
                         net (fo=114, routed)         0.271     1.856    gc/drw/ss_reg[0]_rep__3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.901 r  gc/drw/vram[201][5]_i_3/O
                         net (fo=1, routed)           0.160     2.061    gc/drw/vram[201][5]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I5_O)        0.045     2.106 r  gc/drw/vram[201][5]_i_1/O
                         net (fo=1, routed)           0.000     2.106    gc/drw/vram[201][5]_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  gc/drw/vram_reg[201][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.917     2.045    gc/drw/clk_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  gc/drw/vram_reg[201][5]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.120     1.916    gc/drw/vram_reg[201][5]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 gc/drw/ss_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[26][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.231ns (35.791%)  route 0.414ns (64.209%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.561     1.444    gc/drw/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  gc/drw/ss_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gc/drw/ss_reg[0]_rep__5/Q
                         net (fo=113, routed)         0.316     1.901    gc/drw/ss_reg[0]_rep__5_n_0
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.946 r  gc/drw/vram[26][1]_i_3/O
                         net (fo=1, routed)           0.099     2.045    gc/drw/vram[26][1]_i_3_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.090 r  gc/drw/vram[26][1]_i_1/O
                         net (fo=1, routed)           0.000     2.090    gc/drw/vram[26][1]_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  gc/drw/vram_reg[26][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.917     2.045    gc/drw/clk_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  gc/drw/vram_reg[26][1]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.092     1.888    gc/drw/vram_reg[26][1]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 command_pointer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            command_pointer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.550     1.433    clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  command_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  command_pointer_reg[7]/Q
                         net (fo=2, routed)           0.114     1.688    command_pointer_reg__0[7]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.733 r  command_pointer[7]_i_2/O
                         net (fo=1, routed)           0.000     1.733    p_0_in[7]
    SLICE_X31Y24         FDRE                                         r  command_pointer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.816     1.943    clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  command_pointer_reg[7]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.091     1.524    command_pointer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 gc/drw/isr_ptr_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/isr_ptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.287ns (78.073%)  route 0.081ns (21.927%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.555     1.438    gc/drw/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  gc/drw/isr_ptr_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gc/drw/isr_ptr_reg[6]_rep/Q
                         net (fo=99, routed)          0.081     1.660    gc/drw/isr_ptr_reg[6]_rep_n_0
    SLICE_X54Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.705 r  gc/drw/isr_ptr[4]_i_3/O
                         net (fo=1, routed)           0.000     1.705    gc/drw/isr_ptr[4]_i_3_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.806 r  gc/drw/isr_ptr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    gc/drw/isr_ptr_reg[4]_i_1_n_4
    SLICE_X54Y79         FDRE                                         r  gc/drw/isr_ptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.823     1.951    gc/drw/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  gc/drw/isr_ptr_reg[7]/C
                         clock pessimism             -0.500     1.451    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.134     1.585    gc/drw/isr_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 gc/drw/p_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/ss_reg[0]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.564%)  route 0.403ns (68.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.561     1.444    gc/drw/clk_IBUF_BUFG
    SLICE_X40Y95         FDRE                                         r  gc/drw/p_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  gc/drw/p_ptr_reg[3]/Q
                         net (fo=136, routed)         0.403     1.989    gc/drw/p_ptr_reg__0[3]
    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.034 r  gc/drw/ss[0]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     2.034    gc/drw/ss[0]_rep__3_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  gc/drw/ss_reg[0]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.829     1.957    gc/drw/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  gc/drw/ss_reg[0]_rep__3/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.102     1.810    gc/drw/ss_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 gc/drw/ss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[199][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.095%)  route 0.394ns (67.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.561     1.444    gc/drw/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  gc/drw/ss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gc/drw/ss_reg[0]/Q
                         net (fo=129, routed)         0.394     1.979    gc/drw/ss[0]
    SLICE_X39Y97         LUT6 (Prop_lut6_I2_O)        0.045     2.024 r  gc/drw/vram[199][7]_i_2/O
                         net (fo=1, routed)           0.000     2.024    gc/drw/vram[199][7]_i_2_n_0
    SLICE_X39Y97         FDRE                                         r  gc/drw/vram_reg[199][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.830     1.958    gc/drw/clk_IBUF_BUFG
    SLICE_X39Y97         FDRE                                         r  gc/drw/vram_reg[199][7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.091     1.800    gc/drw/vram_reg[199][7]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 gc/drw/ss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_reg[199][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.985%)  route 0.396ns (68.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.561     1.444    gc/drw/clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  gc/drw/ss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gc/drw/ss_reg[0]/Q
                         net (fo=129, routed)         0.396     1.981    gc/drw/ss[0]
    SLICE_X39Y97         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  gc/drw/vram[199][0]_i_1/O
                         net (fo=1, routed)           0.000     2.026    gc/drw/vram[199][0]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  gc/drw/vram_reg[199][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.830     1.958    gc/drw/clk_IBUF_BUFG
    SLICE_X39Y97         FDRE                                         r  gc/drw/vram_reg[199][0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.092     1.801    gc/drw/vram_reg[199][0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 gc/drw/isr_ptr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/isr_ptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.256ns (64.293%)  route 0.142ns (35.707%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.556     1.439    gc/drw/clk_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  gc/drw/isr_ptr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  gc/drw/isr_ptr_reg[4]_rep/Q
                         net (fo=109, routed)         0.142     1.722    gc/drw/isr_ptr_reg[4]_rep_n_0
    SLICE_X54Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.767 r  gc/drw/isr_ptr[4]_i_5/O
                         net (fo=1, routed)           0.000     1.767    gc/drw/isr_ptr[4]_i_5_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.837 r  gc/drw/isr_ptr_reg[4]_i_1/O[0]
                         net (fo=4, routed)           0.000     1.837    gc/drw/isr_ptr_reg[4]_i_1_n_7
    SLICE_X54Y79         FDRE                                         r  gc/drw/isr_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.823     1.951    gc/drw/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  gc/drw/isr_ptr_reg[4]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.130     1.582    gc/drw/isr_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y38   address_vram_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y39   address_vram_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   address_vram_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   address_vram_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y39   address_vram_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   address_vram_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   address_vram_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y38   address_vram_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y38   address_vram_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y38   address_vram_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y38   address_vram_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   address_vram_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   address_vram_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   address_vram_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   address_vram_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   address_vram_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   address_vram_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   address_vram_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   address_vram_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y38   address_vram_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y38   address_vram_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   address_vram_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   address_vram_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   address_vram_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   address_vram_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   address_vram_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   address_vram_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   address_vram_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   address_vram_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master/i2c_scl_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.896ns  (logic 4.329ns (36.391%)  route 7.567ns (63.609%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE                         0.000     0.000 r  i2c_master/i2c_scl_enable_reg/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  i2c_master/i2c_scl_enable_reg/Q
                         net (fo=1, routed)           0.944     1.403    i2c_master/i2c_scl_enable
    SLICE_X14Y24         LUT2 (Prop_lut2_I0_O)        0.146     1.549 r  i2c_master/scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.623     8.172    scl_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.724    11.896 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    11.896    scl
    A14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/write_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 3.986ns (38.805%)  route 6.286ns (61.195%))
  Logic Levels:           2  (FDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE                         0.000     0.000 r  i2c_master/write_enable_reg/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  i2c_master/write_enable_reg/Q
                         net (fo=2, routed)           6.286     6.745    sda_IOBUF_inst/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    10.272 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.272    sda
    A16                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            i2c_master/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.496ns  (logic 1.581ns (24.337%)  route 4.915ns (75.663%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sda_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           4.915     6.372    i2c_master/sda_IBUF
    SLICE_X28Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.496 r  i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.496    i2c_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X28Y23         FDCE                                         r  i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            i2c_master/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 1.581ns (24.457%)  route 4.883ns (75.543%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  sda_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           4.883     6.340    i2c_master/sda_IBUF
    SLICE_X28Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.464 r  i2c_master/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.464    i2c_master/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X28Y23         FDPE                                         r  i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.993ns  (logic 0.828ns (16.582%)  route 4.165ns (83.418%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE                         0.000     0.000 r  gc/player_reg[9]/C
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/player_reg[9]/Q
                         net (fo=34, routed)          1.287     1.743    gc/p_0_in[1]
    SLICE_X34Y104        LUT4 (Prop_lut4_I1_O)        0.124     1.867 f  gc/player[12]_i_4/O
                         net (fo=7, routed)           0.799     2.666    gc/player[12]_i_4_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.790 f  gc/player[15]_i_3/O
                         net (fo=12, routed)          1.121     3.912    gc/player[15]_i_3_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.036 r  gc/player[15]_i_1/O
                         net (fo=17, routed)          0.958     4.993    gc/player[15]_i_1_n_0
    SLICE_X36Y105        FDRE                                         r  gc/player_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.983ns  (logic 0.828ns (16.616%)  route 4.155ns (83.384%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE                         0.000     0.000 r  gc/player_reg[9]/C
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/player_reg[9]/Q
                         net (fo=34, routed)          1.287     1.743    gc/p_0_in[1]
    SLICE_X34Y104        LUT4 (Prop_lut4_I1_O)        0.124     1.867 f  gc/player[12]_i_4/O
                         net (fo=7, routed)           0.799     2.666    gc/player[12]_i_4_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.790 f  gc/player[15]_i_3/O
                         net (fo=12, routed)          1.121     3.912    gc/player[15]_i_3_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.036 r  gc/player[15]_i_1/O
                         net (fo=17, routed)          0.948     4.983    gc/player[15]_i_1_n_0
    SLICE_X35Y106        FDRE                                         r  gc/player_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.983ns  (logic 0.828ns (16.616%)  route 4.155ns (83.384%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE                         0.000     0.000 r  gc/player_reg[9]/C
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/player_reg[9]/Q
                         net (fo=34, routed)          1.287     1.743    gc/p_0_in[1]
    SLICE_X34Y104        LUT4 (Prop_lut4_I1_O)        0.124     1.867 f  gc/player[12]_i_4/O
                         net (fo=7, routed)           0.799     2.666    gc/player[12]_i_4_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.790 f  gc/player[15]_i_3/O
                         net (fo=12, routed)          1.121     3.912    gc/player[15]_i_3_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.036 r  gc/player[15]_i_1/O
                         net (fo=17, routed)          0.948     4.983    gc/player[15]_i_1_n_0
    SLICE_X35Y106        FDRE                                         r  gc/player_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.983ns  (logic 0.828ns (16.616%)  route 4.155ns (83.384%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE                         0.000     0.000 r  gc/player_reg[9]/C
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/player_reg[9]/Q
                         net (fo=34, routed)          1.287     1.743    gc/p_0_in[1]
    SLICE_X34Y104        LUT4 (Prop_lut4_I1_O)        0.124     1.867 f  gc/player[12]_i_4/O
                         net (fo=7, routed)           0.799     2.666    gc/player[12]_i_4_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.790 f  gc/player[15]_i_3/O
                         net (fo=12, routed)          1.121     3.912    gc/player[15]_i_3_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.036 r  gc/player[15]_i_1/O
                         net (fo=17, routed)          0.948     4.983    gc/player[15]_i_1_n_0
    SLICE_X35Y106        FDRE                                         r  gc/player_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[11]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.842ns  (logic 0.828ns (17.099%)  route 4.014ns (82.901%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE                         0.000     0.000 r  gc/player_reg[9]/C
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/player_reg[9]/Q
                         net (fo=34, routed)          1.287     1.743    gc/p_0_in[1]
    SLICE_X34Y104        LUT4 (Prop_lut4_I1_O)        0.124     1.867 f  gc/player[12]_i_4/O
                         net (fo=7, routed)           0.799     2.666    gc/player[12]_i_4_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.790 f  gc/player[15]_i_3/O
                         net (fo=12, routed)          1.121     3.912    gc/player[15]_i_3_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.036 r  gc/player[15]_i_1/O
                         net (fo=17, routed)          0.807     4.842    gc/player[15]_i_1_n_0
    SLICE_X34Y105        FDRE                                         r  gc/player_reg[11]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.842ns  (logic 0.828ns (17.101%)  route 4.014ns (82.899%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE                         0.000     0.000 r  gc/player_reg[9]/C
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/player_reg[9]/Q
                         net (fo=34, routed)          1.287     1.743    gc/p_0_in[1]
    SLICE_X34Y104        LUT4 (Prop_lut4_I1_O)        0.124     1.867 f  gc/player[12]_i_4/O
                         net (fo=7, routed)           0.799     2.666    gc/player[12]_i_4_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.790 f  gc/player[15]_i_3/O
                         net (fo=12, routed)          1.121     3.912    gc/player[15]_i_3_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.036 r  gc/player[15]_i_1/O
                         net (fo=17, routed)          0.806     4.842    gc/player[15]_i_1_n_0
    SLICE_X33Y103        FDRE                                         r  gc/player_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.751%)  route 0.140ns (52.249%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[4]/C
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i2c_master/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.140     0.268    i2c_master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X28Y23         FDCE                                         r  i2c_master/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.902%)  route 0.136ns (49.098%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[7]/C
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.136     0.277    i2c_master/FSM_onehot_state_reg_n_0_[7]
    SLICE_X28Y23         FDCE                                         r  i2c_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.679%)  route 0.142ns (46.321%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[8]/C
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.142     0.306    i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X28Y23         FDCE                                         r  i2c_master/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.455%)  route 0.143ns (46.545%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[9]/C
    SLICE_X30Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[9]/Q
                         net (fo=8, routed)           0.143     0.307    i2c_master/FSM_onehot_state_reg_n_0_[9]
    SLICE_X28Y23         FDCE                                         r  i2c_master/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/write_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.514%)  route 0.137ns (42.486%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[0]/C
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i2c_master/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.137     0.278    i2c_master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  i2c_master/write_enable_i_1/O
                         net (fo=1, routed)           0.000     0.323    i2c_master/write_enable_i_1_n_0
    SLICE_X28Y24         FDCE                                         r  i2c_master/write_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE                         0.000     0.000 r  gc/player_reg[8]/C
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  gc/player_reg[8]/Q
                         net (fo=37, routed)          0.099     0.227    gc/p_0_in[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I0_O)        0.099     0.326 r  gc/player[11]_i_1/O
                         net (fo=1, routed)           0.000     0.326    gc/player[11]_i_1_n_0
    SLICE_X35Y106        FDRE                                         r  gc/player_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[13]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.111%)  route 0.145ns (43.889%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/player_reg[13]/Q
                         net (fo=9, routed)           0.145     0.286    gc/p_0_in[5]
    SLICE_X37Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  gc/player[13]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.331    gc/player[13]_rep__0_i_1_n_0
    SLICE_X37Y104        FDRE                                         r  gc/player_reg[13]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.632%)  route 0.130ns (38.368%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[6]/C
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2c_master/FSM_onehot_state_reg[6]/Q
                         net (fo=5, routed)           0.130     0.294    i2c_master/FSM_onehot_state_reg_n_0_[6]
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.339 r  i2c_master/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    i2c_master/counter[1]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  i2c_master/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[11]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.643%)  route 0.154ns (45.357%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE                         0.000     0.000 r  gc/player_reg[9]/C
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/player_reg[9]/Q
                         net (fo=34, routed)          0.154     0.295    gc/p_0_in[1]
    SLICE_X34Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.340 r  gc/player[11]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.340    gc/player[11]_rep__0_i_1_n_0
    SLICE_X34Y105        FDRE                                         r  gc/player_reg[11]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.227ns (66.154%)  route 0.116ns (33.846%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE                         0.000     0.000 r  gc/player_reg[14]/C
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  gc/player_reg[14]/Q
                         net (fo=186, routed)         0.116     0.244    gc/p_0_in[6]
    SLICE_X35Y103        LUT6 (Prop_lut6_I5_O)        0.099     0.343 r  gc/player[15]_i_2/O
                         net (fo=1, routed)           0.000     0.343    gc/player[15]_i_2_n_0
    SLICE_X35Y103        FDRE                                         r  gc/player_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.386ns  (logic 1.966ns (6.926%)  route 26.420ns (93.074%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.563     5.084    clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  address_vram_reg[1]/Q
                         net (fo=2050, routed)       19.394    24.934    gc/drw/Q[1]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.058 r  gc/drw/saved_data_2[2]_i_340/O
                         net (fo=1, routed)           0.000    25.058    gc/drw/saved_data_2[2]_i_340_n_0
    SLICE_X45Y85         MUXF7 (Prop_muxf7_I0_O)      0.212    25.270 r  gc/drw/saved_data_2_reg[2]_i_153/O
                         net (fo=1, routed)           0.000    25.270    gc/drw/saved_data_2_reg[2]_i_153_n_0
    SLICE_X45Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    25.364 r  gc/drw/saved_data_2_reg[2]_i_59/O
                         net (fo=1, routed)           1.692    27.056    gc/drw/saved_data_2_reg[2]_i_59_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.316    27.372 r  gc/drw/saved_data_2[2]_i_21/O
                         net (fo=1, routed)           0.000    27.372    gc/drw/saved_data_2[2]_i_21_n_0
    SLICE_X32Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    27.589 r  gc/drw/saved_data_2_reg[2]_i_9/O
                         net (fo=1, routed)           2.235    29.824    gc/drw/saved_data_2_reg[2]_i_9_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.299    30.123 r  gc/drw/saved_data_2[2]_i_3/O
                         net (fo=1, routed)           1.914    32.037    gc/drw/saved_data_2[2]_i_3_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.124    32.161 r  gc/drw/saved_data_2[2]_i_2/O
                         net (fo=1, routed)           1.186    33.347    gc/drw/command_vram[2]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.124    33.471 r  gc/drw/saved_data_2[2]_i_1/O
                         net (fo=1, routed)           0.000    33.471    i2c_master/D[2]
    SLICE_X32Y23         FDRE                                         r  i2c_master/saved_data_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.011ns  (logic 2.030ns (7.247%)  route 25.981ns (92.753%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.563     5.084    clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  address_vram_reg[1]/Q
                         net (fo=2050, routed)       18.620    24.160    gc/drw/Q[1]
    SLICE_X45Y87         LUT6 (Prop_lut6_I2_O)        0.124    24.284 r  gc/drw/saved_data_2[5]_i_338/O
                         net (fo=1, routed)           0.000    24.284    gc/drw/saved_data_2[5]_i_338_n_0
    SLICE_X45Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    24.522 r  gc/drw/saved_data_2_reg[5]_i_152/O
                         net (fo=1, routed)           0.000    24.522    gc/drw/saved_data_2_reg[5]_i_152_n_0
    SLICE_X45Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    24.626 r  gc/drw/saved_data_2_reg[5]_i_59/O
                         net (fo=1, routed)           1.726    26.352    gc/drw/saved_data_2_reg[5]_i_59_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.316    26.668 r  gc/drw/saved_data_2[5]_i_21/O
                         net (fo=1, routed)           0.000    26.668    gc/drw/saved_data_2[5]_i_21_n_0
    SLICE_X31Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    26.885 r  gc/drw/saved_data_2_reg[5]_i_9/O
                         net (fo=1, routed)           2.109    28.994    gc/drw/saved_data_2_reg[5]_i_9_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.299    29.293 r  gc/drw/saved_data_2[5]_i_3/O
                         net (fo=1, routed)           2.258    31.551    gc/drw/saved_data_2[5]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    31.675 r  gc/drw/saved_data_2[5]_i_2/O
                         net (fo=1, routed)           1.268    32.943    gc/drw/command_vram[5]
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.152    33.095 r  gc/drw/saved_data_2[5]_i_1/O
                         net (fo=1, routed)           0.000    33.095    i2c_master/D[5]
    SLICE_X33Y24         FDRE                                         r  i2c_master/saved_data_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.997ns  (logic 1.998ns (7.136%)  route 25.999ns (92.864%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.563     5.084    clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  address_vram_reg[1]/Q
                         net (fo=2050, routed)       19.614    25.154    gc/drw/Q[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.278 r  gc/drw/saved_data_2[4]_i_341/O
                         net (fo=1, routed)           0.000    25.278    gc/drw/saved_data_2[4]_i_341_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    25.495 r  gc/drw/saved_data_2_reg[4]_i_153/O
                         net (fo=1, routed)           0.000    25.495    gc/drw/saved_data_2_reg[4]_i_153_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    25.589 r  gc/drw/saved_data_2_reg[4]_i_59/O
                         net (fo=1, routed)           1.289    26.878    gc/drw/saved_data_2_reg[4]_i_59_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I1_O)        0.316    27.194 r  gc/drw/saved_data_2[4]_i_21/O
                         net (fo=1, routed)           0.000    27.194    gc/drw/saved_data_2[4]_i_21_n_0
    SLICE_X29Y94         MUXF7 (Prop_muxf7_I1_O)      0.245    27.439 r  gc/drw/saved_data_2_reg[4]_i_9/O
                         net (fo=1, routed)           2.072    29.510    gc/drw/saved_data_2_reg[4]_i_9_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.298    29.808 r  gc/drw/saved_data_2[4]_i_3/O
                         net (fo=1, routed)           1.978    31.786    gc/drw/saved_data_2[4]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.124    31.910 r  gc/drw/saved_data_2[4]_i_2/O
                         net (fo=1, routed)           1.047    32.958    gc/drw/command_vram[4]
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124    33.082 r  gc/drw/saved_data_2[4]_i_1/O
                         net (fo=1, routed)           0.000    33.082    i2c_master/D[4]
    SLICE_X33Y24         FDRE                                         r  i2c_master/saved_data_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.752ns  (logic 2.037ns (7.340%)  route 25.715ns (92.660%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.563     5.084    clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  address_vram_reg[1]/Q
                         net (fo=2050, routed)       19.136    24.676    gc/drw/Q[1]
    SLICE_X44Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.800 r  gc/drw/saved_data_2[3]_i_339/O
                         net (fo=1, routed)           0.000    24.800    gc/drw/saved_data_2[3]_i_339_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    25.045 r  gc/drw/saved_data_2_reg[3]_i_152/O
                         net (fo=1, routed)           0.000    25.045    gc/drw/saved_data_2_reg[3]_i_152_n_0
    SLICE_X44Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    25.149 r  gc/drw/saved_data_2_reg[3]_i_59/O
                         net (fo=1, routed)           1.232    26.381    gc/drw/saved_data_2_reg[3]_i_59_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I1_O)        0.316    26.697 r  gc/drw/saved_data_2[3]_i_21/O
                         net (fo=1, routed)           0.000    26.697    gc/drw/saved_data_2[3]_i_21_n_0
    SLICE_X29Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    26.914 r  gc/drw/saved_data_2_reg[3]_i_9/O
                         net (fo=1, routed)           2.183    29.096    gc/drw/saved_data_2_reg[3]_i_9_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.299    29.395 r  gc/drw/saved_data_2[3]_i_3/O
                         net (fo=1, routed)           1.579    30.974    gc/drw/saved_data_2[3]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.124    31.098 r  gc/drw/saved_data_2[3]_i_2/O
                         net (fo=1, routed)           1.586    32.684    gc/drw/command_vram[3]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.152    32.836 r  gc/drw/saved_data_2[3]_i_1/O
                         net (fo=1, routed)           0.000    32.836    i2c_master/D[3]
    SLICE_X32Y23         FDRE                                         r  i2c_master/saved_data_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.161ns  (logic 1.966ns (7.238%)  route 25.195ns (92.762%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.563     5.084    clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  address_vram_reg[1]/Q
                         net (fo=2050, routed)       19.125    24.665    gc/drw/Q[1]
    SLICE_X44Y87         LUT6 (Prop_lut6_I2_O)        0.124    24.789 r  gc/drw/saved_data_2[0]_i_336/O
                         net (fo=1, routed)           0.000    24.789    gc/drw/saved_data_2[0]_i_336_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    25.001 r  gc/drw/saved_data_2_reg[0]_i_151/O
                         net (fo=1, routed)           0.000    25.001    gc/drw/saved_data_2_reg[0]_i_151_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    25.095 r  gc/drw/saved_data_2_reg[0]_i_58/O
                         net (fo=1, routed)           0.828    25.923    gc/drw/saved_data_2_reg[0]_i_58_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I0_O)        0.316    26.239 r  gc/drw/saved_data_2[0]_i_21/O
                         net (fo=1, routed)           0.000    26.239    gc/drw/saved_data_2[0]_i_21_n_0
    SLICE_X32Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.456 r  gc/drw/saved_data_2_reg[0]_i_9/O
                         net (fo=1, routed)           1.911    28.367    gc/drw/saved_data_2_reg[0]_i_9_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.299    28.666 r  gc/drw/saved_data_2[0]_i_3/O
                         net (fo=1, routed)           1.619    30.285    gc/drw/saved_data_2[0]_i_3_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    30.409 r  gc/drw/saved_data_2[0]_i_2/O
                         net (fo=1, routed)           1.712    32.121    gc/drw/command_vram[0]
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124    32.245 r  gc/drw/saved_data_2[0]_i_1/O
                         net (fo=1, routed)           0.000    32.245    i2c_master/D[0]
    SLICE_X33Y24         FDRE                                         r  i2c_master/saved_data_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.580ns  (logic 2.023ns (7.611%)  route 24.557ns (92.389%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.563     5.084    clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  address_vram_reg[1]/Q
                         net (fo=2050, routed)       18.141    23.682    gc/drw/Q[1]
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  gc/drw/saved_data_2[7]_i_347/O
                         net (fo=1, routed)           0.000    23.806    gc/drw/saved_data_2[7]_i_347_n_0
    SLICE_X36Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    24.044 r  gc/drw/saved_data_2_reg[7]_i_157/O
                         net (fo=1, routed)           0.000    24.044    gc/drw/saved_data_2_reg[7]_i_157_n_0
    SLICE_X36Y88         MUXF8 (Prop_muxf8_I0_O)      0.104    24.148 r  gc/drw/saved_data_2_reg[7]_i_62/O
                         net (fo=1, routed)           1.102    25.250    gc/drw/saved_data_2_reg[7]_i_62_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.316    25.566 r  gc/drw/saved_data_2[7]_i_22/O
                         net (fo=1, routed)           0.000    25.566    gc/drw/saved_data_2[7]_i_22_n_0
    SLICE_X34Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    25.780 r  gc/drw/saved_data_2_reg[7]_i_10/O
                         net (fo=1, routed)           2.178    27.957    gc/drw/saved_data_2_reg[7]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.297    28.254 r  gc/drw/saved_data_2[7]_i_4/O
                         net (fo=1, routed)           1.862    30.117    gc/drw/saved_data_2[7]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    30.241 r  gc/drw/saved_data_2[7]_i_2/O
                         net (fo=1, routed)           1.274    31.514    gc/drw/command_vram[7]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.150    31.664 r  gc/drw/saved_data_2[7]_i_1/O
                         net (fo=1, routed)           0.000    31.664    i2c_master/D[7]
    SLICE_X33Y25         FDRE                                         r  i2c_master/saved_data_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.574ns  (logic 1.971ns (7.417%)  route 24.603ns (92.583%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.563     5.084    clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  address_vram_reg[1]/Q
                         net (fo=2050, routed)       18.742    24.282    gc/drw/Q[1]
    SLICE_X44Y88         LUT6 (Prop_lut6_I2_O)        0.124    24.406 r  gc/drw/saved_data_2[6]_i_337/O
                         net (fo=1, routed)           0.000    24.406    gc/drw/saved_data_2[6]_i_337_n_0
    SLICE_X44Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    24.623 r  gc/drw/saved_data_2_reg[6]_i_151/O
                         net (fo=1, routed)           0.000    24.623    gc/drw/saved_data_2_reg[6]_i_151_n_0
    SLICE_X44Y88         MUXF8 (Prop_muxf8_I1_O)      0.094    24.717 r  gc/drw/saved_data_2_reg[6]_i_58/O
                         net (fo=1, routed)           0.907    25.624    gc/drw/saved_data_2_reg[6]_i_58_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.316    25.940 r  gc/drw/saved_data_2[6]_i_21/O
                         net (fo=1, routed)           0.000    25.940    gc/drw/saved_data_2[6]_i_21_n_0
    SLICE_X36Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    26.157 r  gc/drw/saved_data_2_reg[6]_i_9/O
                         net (fo=1, routed)           1.701    27.858    gc/drw/saved_data_2_reg[6]_i_9_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.299    28.157 r  gc/drw/saved_data_2[6]_i_3/O
                         net (fo=1, routed)           2.229    30.387    gc/drw/saved_data_2[6]_i_3_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    30.511 r  gc/drw/saved_data_2[6]_i_2/O
                         net (fo=1, routed)           1.023    31.534    gc/drw/command_vram[6]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.658 r  gc/drw/saved_data_2[6]_i_1/O
                         net (fo=1, routed)           0.000    31.658    i2c_master/D[6]
    SLICE_X33Y25         FDRE                                         r  i2c_master/saved_data_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_vram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.452ns  (logic 1.992ns (7.531%)  route 24.460ns (92.469%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.563     5.084    clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  address_vram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  address_vram_reg[1]/Q
                         net (fo=2050, routed)       18.581    24.121    gc/drw/Q[1]
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.124    24.245 r  gc/drw/saved_data_2[1]_i_336/O
                         net (fo=1, routed)           0.000    24.245    gc/drw/saved_data_2[1]_i_336_n_0
    SLICE_X44Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    24.457 r  gc/drw/saved_data_2_reg[1]_i_151/O
                         net (fo=1, routed)           0.000    24.457    gc/drw/saved_data_2_reg[1]_i_151_n_0
    SLICE_X44Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    24.551 r  gc/drw/saved_data_2_reg[1]_i_58/O
                         net (fo=1, routed)           0.979    25.530    gc/drw/saved_data_2_reg[1]_i_58_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.316    25.846 r  gc/drw/saved_data_2[1]_i_21/O
                         net (fo=1, routed)           0.000    25.846    gc/drw/saved_data_2[1]_i_21_n_0
    SLICE_X32Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    26.063 r  gc/drw/saved_data_2_reg[1]_i_9/O
                         net (fo=1, routed)           1.617    27.679    gc/drw/saved_data_2_reg[1]_i_9_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.299    27.978 r  gc/drw/saved_data_2[1]_i_3/O
                         net (fo=1, routed)           1.991    29.969    gc/drw/saved_data_2[1]_i_3_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.124    30.093 r  gc/drw/saved_data_2[1]_i_2/O
                         net (fo=1, routed)           1.293    31.386    gc/drw/command_vram[1]
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.536 r  gc/drw/saved_data_2[1]_i_1/O
                         net (fo=1, routed)           0.000    31.536    i2c_master/D[1]
    SLICE_X33Y24         FDRE                                         r  i2c_master/saved_data_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/i2c_clk_indep_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.817ns  (logic 4.392ns (34.265%)  route 8.426ns (65.735%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.549     5.070    i2c_master/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  i2c_master/i2c_clk_indep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  i2c_master/i2c_clk_indep_reg/Q
                         net (fo=3, routed)           1.803     7.391    i2c_master/i2c_clk_indep_reg_n_0
    SLICE_X14Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.541 r  i2c_master/scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.623    14.164    scl_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.724    17.888 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    17.888    scl
    A14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.948ns  (logic 4.271ns (47.729%)  route 4.677ns (52.271%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.545     5.066    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  command_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  command_pointer_reg[2]/Q
                         net (fo=14, routed)          1.201     6.785    i2c_master/address_vram[15]_i_4_0[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.909 f  i2c_master/led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.537     7.446    i2c_master/led_OBUF[0]_inst_i_2_n_0
    SLICE_X30Y24         LUT3 (Prop_lut3_I2_O)        0.124     7.570 r  i2c_master/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          2.939    10.509    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.014 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.014    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.551     1.434    clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  enable_reg/Q
                         net (fo=7, routed)           0.132     1.707    i2c_master/enable
    SLICE_X28Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.752 r  i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    i2c_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X28Y23         FDCE                                         r  i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.270%)  route 0.185ns (56.730%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.550     1.433    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mode_reg[6]/Q
                         net (fo=2, routed)           0.185     1.759    i2c_master/saved_data_reg[6]_0
    SLICE_X32Y23         FDRE                                         r  i2c_master/saved_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.685%)  route 0.260ns (58.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.551     1.434    clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  enable_reg/Q
                         net (fo=7, routed)           0.260     1.835    i2c_master/enable
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.880 r  i2c_master/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    i2c_master/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X28Y23         FDPE                                         r  i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.186ns (40.340%)  route 0.275ns (59.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.551     1.434    clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  enable_reg/Q
                         net (fo=7, routed)           0.275     1.850    i2c_master/enable
    SLICE_X30Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.895 r  i2c_master/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.895    i2c_master/FSM_onehot_state[9]_i_1_n_0
    SLICE_X30Y24         FDCE                                         r  i2c_master/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[11]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (43.959%)  route 0.237ns (56.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.644     1.528    clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  input_l_reg/Q
                         net (fo=17, routed)          0.237     1.906    gc/input_l
    SLICE_X34Y105        LUT6 (Prop_lut6_I4_O)        0.045     1.951 r  gc/player[11]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.951    gc/player[11]_rep__0_i_1_n_0
    SLICE_X34Y105        FDRE                                         r  gc/player_reg[11]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.723%)  route 0.271ns (59.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.644     1.528    clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  input_l_reg/Q
                         net (fo=17, routed)          0.271     1.939    gc/input_l
    SLICE_X33Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.984 r  gc/player[12]_i_2/O
                         net (fo=1, routed)           0.000     1.984    gc/player[12]_i_2_n_0
    SLICE_X33Y103        FDRE                                         r  gc/player_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[12]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.634%)  route 0.272ns (59.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.644     1.528    clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  input_l_reg/Q
                         net (fo=17, routed)          0.272     1.940    gc/input_l
    SLICE_X33Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.985 r  gc/player[12]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.985    gc/player[12]_rep_i_1_n_0
    SLICE_X33Y103        FDRE                                         r  gc/player_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.231ns (37.358%)  route 0.387ns (62.642%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.550     1.433    clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  command_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  command_pointer_reg[3]/Q
                         net (fo=14, routed)          0.252     1.827    i2c_master/address_vram[15]_i_4_0[3]
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.872 r  i2c_master/g0_b6/O
                         net (fo=1, routed)           0.135     2.006    gc/drw/out[6]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.051 r  gc/drw/saved_data_2[6]_i_1/O
                         net (fo=1, routed)           0.000     2.051    i2c_master/D[6]
    SLICE_X33Y25         FDRE                                         r  i2c_master/saved_data_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.186ns (35.389%)  route 0.340ns (64.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.644     1.528    clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  input_l_reg/Q
                         net (fo=17, routed)          0.340     2.008    gc/input_l
    SLICE_X36Y105        LUT5 (Prop_lut5_I2_O)        0.045     2.053 r  gc/player[9]_i_1/O
                         net (fo=1, routed)           0.000     2.053    gc/player[9]_i_1_n_0
    SLICE_X36Y105        FDRE                                         r  gc/player_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.305ns (49.152%)  route 0.316ns (50.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.550     1.433    clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  command_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  command_pointer_reg[0]/Q
                         net (fo=18, routed)          0.230     1.804    i2c_master/address_vram[15]_i_4_0[0]
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.051     1.855 r  i2c_master/g0_b1/O
                         net (fo=1, routed)           0.085     1.941    gc/drw/out[1]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.113     2.054 r  gc/drw/saved_data_2[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    i2c_master/D[1]
    SLICE_X33Y24         FDRE                                         r  i2c_master/saved_data_2_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         16510 Endpoints
Min Delay         16510 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc/player_reg[13]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[218][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.933ns  (logic 1.670ns (11.183%)  route 13.263ns (88.817%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]_rep/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  gc/player_reg[13]_rep/Q
                         net (fo=100, routed)         3.075     3.494    gc/drw/vram_reg[200][6]_0
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.325     3.819 r  gc/drw/vram[1][0]_i_5/O
                         net (fo=14, routed)          2.123     5.943    gc/drw/vram[1][0]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.269 f  gc/drw/vram[1][0]_i_3/O
                         net (fo=94, routed)          3.837    10.105    gc/drw/vram[1][0]_i_3_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I4_O)        0.150    10.255 f  gc/drw/vram[3][7]_i_14/O
                         net (fo=60, routed)          1.579    11.834    gc/drw/vram[3][7]_i_14_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I4_O)        0.326    12.160 r  gc/drw/vram[218][7]_i_3/O
                         net (fo=1, routed)           0.291    12.451    gc/drw/vram[218][7]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.575 r  gc/drw/vram[218][7]_i_1/O
                         net (fo=8, routed)           2.358    14.933    gc/drw/vram[218][7]_i_1_n_0
    SLICE_X49Y109        FDRE                                         r  gc/drw/vram_reg[218][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.610     4.951    gc/drw/clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  gc/drw/vram_reg[218][4]/C

Slack:                    inf
  Source:                 gc/player_reg[13]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[79][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.807ns  (logic 1.318ns (8.901%)  route 13.489ns (91.099%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]_rep/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  gc/player_reg[13]_rep/Q
                         net (fo=100, routed)         3.075     3.494    gc/drw/vram_reg[200][6]_0
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.325     3.819 r  gc/drw/vram[1][0]_i_5/O
                         net (fo=14, routed)          1.594     5.413    gc/drw/vram[1][0]_i_5_n_0
    SLICE_X34Y101        LUT6 (Prop_lut6_I4_O)        0.326     5.739 f  gc/drw/vram[3][7]_i_10/O
                         net (fo=94, routed)          5.795    11.534    gc/drw/vram[3][7]_i_10_n_0
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.124    11.658 f  gc/drw/vram[133][7]_i_3/O
                         net (fo=11, routed)          1.689    13.347    gc/drw/vram[133][7]_i_3_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.471 r  gc/drw/vram[79][7]_i_1/O
                         net (fo=8, routed)           1.336    14.807    gc/drw/vram[79][7]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  gc/drw/vram_reg[79][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.436     4.777    gc/drw/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  gc/drw/vram_reg[79][1]/C

Slack:                    inf
  Source:                 gc/player_reg[13]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[79][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.807ns  (logic 1.318ns (8.901%)  route 13.489ns (91.099%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]_rep/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  gc/player_reg[13]_rep/Q
                         net (fo=100, routed)         3.075     3.494    gc/drw/vram_reg[200][6]_0
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.325     3.819 r  gc/drw/vram[1][0]_i_5/O
                         net (fo=14, routed)          1.594     5.413    gc/drw/vram[1][0]_i_5_n_0
    SLICE_X34Y101        LUT6 (Prop_lut6_I4_O)        0.326     5.739 f  gc/drw/vram[3][7]_i_10/O
                         net (fo=94, routed)          5.795    11.534    gc/drw/vram[3][7]_i_10_n_0
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.124    11.658 f  gc/drw/vram[133][7]_i_3/O
                         net (fo=11, routed)          1.689    13.347    gc/drw/vram[133][7]_i_3_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.471 r  gc/drw/vram[79][7]_i_1/O
                         net (fo=8, routed)           1.336    14.807    gc/drw/vram[79][7]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  gc/drw/vram_reg[79][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.436     4.777    gc/drw/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  gc/drw/vram_reg[79][5]/C

Slack:                    inf
  Source:                 gc/player_reg[13]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[58][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.804ns  (logic 1.468ns (9.916%)  route 13.336ns (90.084%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]_rep/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  gc/player_reg[13]_rep/Q
                         net (fo=100, routed)         3.075     3.494    gc/drw/vram_reg[200][6]_0
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.325     3.819 f  gc/drw/vram[1][0]_i_5/O
                         net (fo=14, routed)          2.123     5.943    gc/drw/vram[1][0]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.269 r  gc/drw/vram[1][0]_i_3/O
                         net (fo=94, routed)          3.186     9.455    gc/drw/vram[1][0]_i_3_n_0
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.124     9.579 f  gc/drw/vram[1][3]_i_5/O
                         net (fo=2, routed)           1.693    11.272    gc/drw/vram[1][3]_i_5_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.396 r  gc/drw/vram[1][2]_i_3/O
                         net (fo=153, routed)         2.783    14.179    gc/drw/vram[1][2]_i_3_n_0
    SLICE_X23Y104        LUT4 (Prop_lut4_I1_O)        0.150    14.329 r  gc/drw/vram[58][2]_i_1/O
                         net (fo=1, routed)           0.475    14.804    gc/drw/vram[58][2]_i_1_n_0
    SLICE_X23Y104        FDRE                                         r  gc/drw/vram_reg[58][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.613     4.954    gc/drw/clk_IBUF_BUFG
    SLICE_X23Y104        FDRE                                         r  gc/drw/vram_reg[58][2]/C

Slack:                    inf
  Source:                 gc/player_reg[13]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[51][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.800ns  (logic 1.468ns (9.919%)  route 13.332ns (90.081%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]_rep/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  gc/player_reg[13]_rep/Q
                         net (fo=100, routed)         3.075     3.494    gc/drw/vram_reg[200][6]_0
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.325     3.819 f  gc/drw/vram[1][0]_i_5/O
                         net (fo=14, routed)          2.123     5.943    gc/drw/vram[1][0]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.269 r  gc/drw/vram[1][0]_i_3/O
                         net (fo=94, routed)          3.186     9.455    gc/drw/vram[1][0]_i_3_n_0
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.124     9.579 f  gc/drw/vram[1][3]_i_5/O
                         net (fo=2, routed)           1.693    11.272    gc/drw/vram[1][3]_i_5_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.396 r  gc/drw/vram[1][2]_i_3/O
                         net (fo=153, routed)         2.748    14.144    gc/drw/vram[1][2]_i_3_n_0
    SLICE_X25Y104        LUT4 (Prop_lut4_I3_O)        0.150    14.294 r  gc/drw/vram[51][2]_i_1/O
                         net (fo=1, routed)           0.505    14.800    gc/drw/vram[51][2]_i_1_n_0
    SLICE_X25Y104        FDRE                                         r  gc/drw/vram_reg[51][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.612     4.953    gc/drw/clk_IBUF_BUFG
    SLICE_X25Y104        FDRE                                         r  gc/drw/vram_reg[51][2]/C

Slack:                    inf
  Source:                 gc/player_reg[13]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[144][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.796ns  (logic 1.670ns (11.287%)  route 13.126ns (88.713%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]_rep/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  gc/player_reg[13]_rep/Q
                         net (fo=100, routed)         3.075     3.494    gc/drw/vram_reg[200][6]_0
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.325     3.819 r  gc/drw/vram[1][0]_i_5/O
                         net (fo=14, routed)          2.123     5.943    gc/drw/vram[1][0]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.269 f  gc/drw/vram[1][0]_i_3/O
                         net (fo=94, routed)          3.837    10.105    gc/drw/vram[1][0]_i_3_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I4_O)        0.150    10.255 f  gc/drw/vram[3][7]_i_14/O
                         net (fo=60, routed)          1.715    11.970    gc/drw/vram[3][7]_i_14_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.326    12.296 r  gc/drw/vram[144][7]_i_4/O
                         net (fo=1, routed)           0.587    12.883    gc/drw/vram[144][7]_i_4_n_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I3_O)        0.124    13.007 r  gc/drw/vram[144][7]_i_1/O
                         net (fo=8, routed)           1.789    14.796    gc/drw/vram[144][7]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  gc/drw/vram_reg[144][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.613     4.954    gc/drw/clk_IBUF_BUFG
    SLICE_X57Y104        FDRE                                         r  gc/drw/vram_reg[144][4]/C

Slack:                    inf
  Source:                 gc/player_reg[13]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[156][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.770ns  (logic 1.670ns (11.307%)  route 13.100ns (88.693%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]_rep/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  gc/player_reg[13]_rep/Q
                         net (fo=100, routed)         3.075     3.494    gc/drw/vram_reg[200][6]_0
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.325     3.819 r  gc/drw/vram[1][0]_i_5/O
                         net (fo=14, routed)          2.123     5.943    gc/drw/vram[1][0]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.269 f  gc/drw/vram[1][0]_i_3/O
                         net (fo=94, routed)          3.837    10.105    gc/drw/vram[1][0]_i_3_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I4_O)        0.150    10.255 f  gc/drw/vram[3][7]_i_14/O
                         net (fo=60, routed)          1.538    11.794    gc/drw/vram[3][7]_i_14_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.326    12.120 r  gc/drw/vram[156][7]_i_5/O
                         net (fo=1, routed)           0.430    12.550    gc/drw/vram[156][7]_i_5_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.674 r  gc/drw/vram[156][7]_i_1/O
                         net (fo=8, routed)           2.096    14.770    gc/drw/vram[156][7]_i_1_n_0
    SLICE_X54Y110        FDRE                                         r  gc/drw/vram_reg[156][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.611     4.952    gc/drw/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  gc/drw/vram_reg[156][4]/C

Slack:                    inf
  Source:                 gc/player_reg[13]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[35][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.742ns  (logic 1.442ns (9.782%)  route 13.300ns (90.218%))
  Logic Levels:           6  (FDRE=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]_rep/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  gc/player_reg[13]_rep/Q
                         net (fo=100, routed)         3.075     3.494    gc/drw/vram_reg[200][6]_0
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.325     3.819 f  gc/drw/vram[1][0]_i_5/O
                         net (fo=14, routed)          2.123     5.943    gc/drw/vram[1][0]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.269 r  gc/drw/vram[1][0]_i_3/O
                         net (fo=94, routed)          3.186     9.455    gc/drw/vram[1][0]_i_3_n_0
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.124     9.579 f  gc/drw/vram[1][3]_i_5/O
                         net (fo=2, routed)           1.693    11.272    gc/drw/vram[1][3]_i_5_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.396 r  gc/drw/vram[1][2]_i_3/O
                         net (fo=153, routed)         2.073    13.469    gc/drw/vram[1][2]_i_3_n_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.124    13.593 r  gc/drw/vram[1][2]_i_1/O
                         net (fo=9, routed)           1.148    14.742    gc/drw/vram[1][2]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  gc/drw/vram_reg[35][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.428     4.769    gc/drw/clk_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  gc/drw/vram_reg[35][2]/C

Slack:                    inf
  Source:                 gc/FSM_onehot_state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[248][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.740ns  (logic 1.928ns (13.080%)  route 12.812ns (86.920%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y106        FDRE                         0.000     0.000 r  gc/FSM_onehot_state_reg[1]_rep/C
    SLICE_X26Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/FSM_onehot_state_reg[1]_rep/Q
                         net (fo=124, routed)         6.387     6.843    gc/drw/isr_ptr_reg[6]_rep__0_1
    SLICE_X47Y75         LUT2 (Prop_lut2_I1_O)        0.152     6.995 f  gc/drw/vram[1][7]_i_7/O
                         net (fo=6, routed)           1.342     8.337    gc/drw/vram[1][7]_i_7_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I2_O)        0.354     8.691 f  gc/drw/vram[443][7]_i_2/O
                         net (fo=10, routed)          0.979     9.670    gc/drw/vram[443][7]_i_2_n_0
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.320     9.990 r  gc/drw/vram[253][7]_i_3/O
                         net (fo=24, routed)          1.235    11.225    gc/drw/vram[253][7]_i_3_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.320    11.545 r  gc/drw/vram[255][7]_i_6/O
                         net (fo=6, routed)           0.881    12.426    gc/drw/vram[255][7]_i_6_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I1_O)        0.326    12.752 r  gc/drw/vram[248][7]_i_1/O
                         net (fo=8, routed)           1.988    14.740    gc/drw/vram[248][7]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  gc/drw/vram_reg[248][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.612     4.953    gc/drw/clk_IBUF_BUFG
    SLICE_X57Y108        FDRE                                         r  gc/drw/vram_reg[248][1]/C

Slack:                    inf
  Source:                 gc/FSM_onehot_state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[248][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.740ns  (logic 1.928ns (13.080%)  route 12.812ns (86.920%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y106        FDRE                         0.000     0.000 r  gc/FSM_onehot_state_reg[1]_rep/C
    SLICE_X26Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/FSM_onehot_state_reg[1]_rep/Q
                         net (fo=124, routed)         6.387     6.843    gc/drw/isr_ptr_reg[6]_rep__0_1
    SLICE_X47Y75         LUT2 (Prop_lut2_I1_O)        0.152     6.995 f  gc/drw/vram[1][7]_i_7/O
                         net (fo=6, routed)           1.342     8.337    gc/drw/vram[1][7]_i_7_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I2_O)        0.354     8.691 f  gc/drw/vram[443][7]_i_2/O
                         net (fo=10, routed)          0.979     9.670    gc/drw/vram[443][7]_i_2_n_0
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.320     9.990 r  gc/drw/vram[253][7]_i_3/O
                         net (fo=24, routed)          1.235    11.225    gc/drw/vram[253][7]_i_3_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.320    11.545 r  gc/drw/vram[255][7]_i_6/O
                         net (fo=6, routed)           0.881    12.426    gc/drw/vram[255][7]_i_6_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I1_O)        0.326    12.752 r  gc/drw/vram[248][7]_i_1/O
                         net (fo=8, routed)           1.988    14.740    gc/drw/vram[248][7]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  gc/drw/vram_reg[248][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        1.612     4.953    gc/drw/clk_IBUF_BUFG
    SLICE_X57Y108        FDRE                                         r  gc/drw/vram_reg[248][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc/FSM_onehot_state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/ss_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.654%)  route 0.231ns (55.346%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y106        FDRE                         0.000     0.000 r  gc/FSM_onehot_state_reg[1]_rep/C
    SLICE_X26Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/FSM_onehot_state_reg[1]_rep/Q
                         net (fo=124, routed)         0.231     0.372    gc/drw/isr_ptr_reg[6]_rep__0_1
    SLICE_X30Y105        LUT5 (Prop_lut5_I2_O)        0.045     0.417 r  gc/drw/ss[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    gc/drw/ss[0]_rep__0_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  gc/drw/ss_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.916     2.044    gc/drw/clk_IBUF_BUFG
    SLICE_X30Y105        FDRE                                         r  gc/drw/ss_reg[0]_rep__0/C

Slack:                    inf
  Source:                 gc/FSM_onehot_state_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[68][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.291%)  route 0.276ns (59.709%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE                         0.000     0.000 r  gc/FSM_onehot_state_reg[2]_rep__2/C
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/FSM_onehot_state_reg[2]_rep__2/Q
                         net (fo=113, routed)         0.276     0.417    gc/drw/vram_reg[836][0]_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.462 r  gc/drw/vram[68][4]_i_1/O
                         net (fo=1, routed)           0.000     0.462    gc/drw/vram[68][4]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  gc/drw/vram_reg[68][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.830     1.958    gc/drw/clk_IBUF_BUFG
    SLICE_X36Y98         FDRE                                         r  gc/drw/vram_reg[68][4]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            command_pointer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.189ns (35.615%)  route 0.342ns (64.385%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X28Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.185     0.326    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X30Y24         LUT5 (Prop_lut5_I4_O)        0.048     0.374 r  i2c_master/command_pointer[7]_i_1/O
                         net (fo=8, routed)           0.157     0.531    command_pointer
    SLICE_X30Y25         FDRE                                         r  command_pointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.816     1.943    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  command_pointer_reg[2]/C

Slack:                    inf
  Source:                 gc/FSM_onehot_state_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[198][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.606%)  route 0.351ns (65.394%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  gc/FSM_onehot_state_reg[1]_rep__4/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  gc/FSM_onehot_state_reg[1]_rep__4/Q
                         net (fo=117, routed)         0.351     0.492    gc/drw/vram_reg[61][4]_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.537 r  gc/drw/vram[198][0]_i_1/O
                         net (fo=1, routed)           0.000     0.537    gc/drw/vram[198][0]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  gc/drw/vram_reg[198][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.830     1.958    gc/drw/clk_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  gc/drw/vram_reg[198][0]/C

Slack:                    inf
  Source:                 gc/FSM_onehot_state_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/ss_reg[0]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.642%)  route 0.367ns (66.358%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y106        FDRE                         0.000     0.000 r  gc/FSM_onehot_state_reg[2]_rep__0/C
    SLICE_X26Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/FSM_onehot_state_reg[2]_rep__0/Q
                         net (fo=120, routed)         0.367     0.508    gc/drw/vram_reg[344][7]_0
    SLICE_X30Y105        LUT5 (Prop_lut5_I1_O)        0.045     0.553 r  gc/drw/ss[0]_rep__4_i_1/O
                         net (fo=1, routed)           0.000     0.553    gc/drw/ss[0]_rep__4_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  gc/drw/ss_reg[0]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.916     2.044    gc/drw/clk_IBUF_BUFG
    SLICE_X30Y105        FDRE                                         r  gc/drw/ss_reg[0]_rep__4/C

Slack:                    inf
  Source:                 gc/player_reg[13]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[192][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.275%)  route 0.373ns (66.725%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  gc/player_reg[13]_rep__1/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  gc/player_reg[13]_rep__1/Q
                         net (fo=101, routed)         0.373     0.514    gc/drw/vram_reg[192][7]_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.045     0.559 r  gc/drw/vram[192][7]_i_2/O
                         net (fo=1, routed)           0.000     0.559    gc/drw/vram[192][7]_i_2_n_0
    SLICE_X40Y100        FDRE                                         r  gc/drw/vram_reg[192][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.917     2.045    gc/drw/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  gc/drw/vram_reg[192][7]/C

Slack:                    inf
  Source:                 gc/FSM_onehot_state_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[28][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.243%)  route 0.374ns (66.757%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  gc/FSM_onehot_state_reg[1]_rep__4/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/FSM_onehot_state_reg[1]_rep__4/Q
                         net (fo=117, routed)         0.374     0.515    gc/drw/vram_reg[61][4]_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.560 r  gc/drw/vram[28][5]_i_1/O
                         net (fo=1, routed)           0.000     0.560    gc/drw/vram[28][5]_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  gc/drw/vram_reg[28][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.830     1.958    gc/drw/clk_IBUF_BUFG
    SLICE_X30Y97         FDRE                                         r  gc/drw/vram_reg[28][5]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.622%)  route 0.382ns (67.378%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X28Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.382     0.523    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X29Y23         LUT4 (Prop_lut4_I1_O)        0.044     0.567 r  i2c_master/start_i_1/O
                         net (fo=1, routed)           0.000     0.567    i2c_master_n_8
    SLICE_X29Y23         FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.818     1.945    clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  start_reg/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.741%)  route 0.382ns (67.259%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X28Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.382     0.523    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X29Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.568 r  i2c_master/enable_i_1/O
                         net (fo=1, routed)           0.000     0.568    i2c_master_n_3
    SLICE_X29Y23         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.818     1.945    clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  enable_reg/C

Slack:                    inf
  Source:                 gc/FSM_onehot_state_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.805%)  route 0.399ns (68.195%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDRE                         0.000     0.000 r  gc/FSM_onehot_state_reg[1]_rep__6/C
    SLICE_X32Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  gc/FSM_onehot_state_reg[1]_rep__6/Q
                         net (fo=118, routed)         0.399     0.540    gc/drw/vram_reg[99][0]_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.585 r  gc/drw/vram[20][0]_i_1/O
                         net (fo=1, routed)           0.000     0.585    gc/drw/vram[20][0]_i_1_n_0
    SLICE_X33Y94         FDRE                                         r  gc/drw/vram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8375, routed)        0.829     1.957    gc/drw/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  gc/drw/vram_reg[20][0]/C





