
*** Running vivado
    with args -log TopDatapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopDatapath.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TopDatapath.tcl -notrace
Command: synth_design -top TopDatapath -part xc7a35tlcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12348
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'JorBranch', assumed default net type 'wire' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:132]
INFO: [Synth 8-11241] undeclared symbol 'JorBranch1', assumed default net type 'wire' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:139]
INFO: [Synth 8-11241] undeclared symbol 'ALUSrcA1', assumed default net type 'wire' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:160]
INFO: [Synth 8-11241] undeclared symbol 'ALUSrcB1', assumed default net type 'wire' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:168]
INFO: [Synth 8-11241] undeclared symbol 'RegDst1', assumed default net type 'wire' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:175]
INFO: [Synth 8-11241] undeclared symbol 'MemToRegWire2', assumed default net type 'wire' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:192]
INFO: [Synth 8-11241] undeclared symbol 'PCSrc', assumed default net type 'wire' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:211]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 831.367 ; gain = 411.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopDatapath' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux32Bit2To1.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:51]
WARNING: [Synth 8-7071] port 'out' of module 'Mux32Bit2To1' is unconnected for instance 'PCSrcMux' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:51]
WARNING: [Synth 8-7023] instance 'PCSrcMux' of module 'Mux32Bit2To1' has 4 connections declared, but only 3 given [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:51]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ProgramCounter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ProgramCounter.v:30]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/PCAdder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/PCAdder.v:25]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/InstructionMemory.v:42]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/InstructionMemory.v:42]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/-IF_ID_RegisterFile.v:10]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/-IF_ID_RegisterFile.v:10]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Control.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Control' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Control.v:32]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'FiveBitExtender' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/5BitExtender.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FiveBitExtender' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/5BitExtender.v:8]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ShiftLeft2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ShiftLeft2.v:21]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/-ID_EX_RegisterFile.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/-ID_EX_RegisterFile.v:10]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3To1' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux32Bit3To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3To1' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux32Bit3To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/-EX_MEM_RegisterFile.v:10]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/-EX_MEM_RegisterFile.v:10]
WARNING: [Synth 8-689] width (1) of port connection 'outMemToReg' does not match port width (2) of module 'EX_MEM' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:192]
WARNING: [Synth 8-689] width (1) of port connection 'outWire35' does not match port width (32) of module 'EX_MEM' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:192]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/DataMemory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'AND_Gate' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/AND_Gate.v:5]
INFO: [Synth 8-6155] done synthesizing module 'AND_Gate' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/AND_Gate.v:5]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/-MEM_WB_RegisterFile.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/-MEM_WB_RegisterFile.v:10]
WARNING: [Synth 8-689] width (1) of port connection 'outMemToReg' does not match port width (2) of module 'MEM_WB' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:221]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (32) of module 'Mux32Bit3To1' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:240]
WARNING: [Synth 8-7071] port 'out' of module 'Mux32Bit2To1' is unconnected for instance 'JalSelMux' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:240]
WARNING: [Synth 8-7023] instance 'JalSelMux' of module 'Mux32Bit2To1' has 4 connections declared, but only 3 given [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:240]
INFO: [Synth 8-6155] done synthesizing module 'TopDatapath' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:23]
WARNING: [Synth 8-3848] Net out in module/entity TopDatapath does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:28]
WARNING: [Synth 8-3848] Net JorBranch in module/entity TopDatapath does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:132]
WARNING: [Synth 8-3848] Net ALUSrcA1 in module/entity TopDatapath does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:160]
WARNING: [Synth 8-3848] Net ALUSrcB1 in module/entity TopDatapath does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:168]
WARNING: [Synth 8-3848] Net RegDst1 in module/entity TopDatapath does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:175]
WARNING: [Synth 8-3848] Net wire1 in module/entity TopDatapath does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:30]
WARNING: [Synth 8-3848] Net wire12 in module/entity TopDatapath does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:34]
WARNING: [Synth 8-3848] Net PCSrcWire in module/entity TopDatapath does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:36]
WARNING: [Synth 8-3848] Net JorBranchWire1 in module/entity TopDatapath does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:37]
WARNING: [Synth 8-7129] Port Address[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[25] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[24] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[23] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[22] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[21] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[15] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[14] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[13] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[12] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[11] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[28] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[27] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[26] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[25] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[24] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[23] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[22] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[21] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[20] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[19] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[18] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[17] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[16] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[15] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[14] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[13] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[12] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[11] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[10] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[9] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port out in module TopDatapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 926.059 ; gain = 506.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 926.059 ; gain = 506.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tlcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 926.059 ; gain = 506.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tlcpg236-2L
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux32Bit3To1.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/DataMemory.v:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 926.059 ; gain = 506.203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	 129 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  20 Input    5 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
	  20 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 3     
	  19 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
WARNING: [Synth 8-7129] Port Address[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[25] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[24] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[23] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[22] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[21] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[15] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[14] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[13] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[12] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[11] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[28] in module InstructionMemory is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6851] RAM (memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[31]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[30]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[29]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[28]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[27]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[26]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[25]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[24]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[23]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[22]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[21]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[20]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[19]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[18]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[17]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[16]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[15]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[14]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[13]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[12]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[11]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[10]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[9]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[8]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[3]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[2]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[1]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[0]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[30]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[29]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[28]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[27]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[26]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[25]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[24]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[23]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[22]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[21]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[20]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[19]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[18]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[17]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[16]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[15]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[13]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[12]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[11]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[10]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[9]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[8]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[7]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[6]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[5]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[4]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[3]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[2]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[1]) is unused and will be removed from module Mux32Bit3To1.
WARNING: [Synth 8-3332] Sequential element (out_reg[0]) is unused and will be removed from module Mux32Bit3To1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1110.809 ; gain = 690.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1110.809 ; gain = 690.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1110.809 ; gain = 690.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1113.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7e1fc7b1
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1207.848 ; gain = 812.855
INFO: [Common 17-1381] The checkpoint 'C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.runs/synth_1/TopDatapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopDatapath_utilization_synth.rpt -pb TopDatapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 14:21:31 2024...
