Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  4 02:21:52 2020
| Host         : MSI-IT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file manageScene_control_sets_placed.rpt
| Design       : manageScene
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    69 |
| Unused register locations in slices containing registers |   416 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           46 |
|      3 |            1 |
|      4 |            3 |
|      6 |            1 |
|      7 |            1 |
|      9 |            1 |
|     10 |            8 |
|     13 |            1 |
|     14 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           93 |
| No           | No                    | Yes                    |              12 |           12 |
| No           | Yes                   | No                     |              38 |           17 |
| Yes          | No                    | No                     |              95 |           43 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|           Clock Signal          |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isSelect_reg_9                      |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isSelect_reg_0                      |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isSelect_reg_2                      |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isSelect_reg_3                      |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isSelect_reg_4                      |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isSelect_reg_5                      |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isSelect_reg_7                      |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isSelect_reg_8                      |                1 |              1 |
|  genblk1[0].fdiv2/tclk_0        |                                         |                                         |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isSelect_reg_6                      |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/isDie                               |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/newHealth_reg[9]_3                  |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         | ats/newHealth_reg[9]_0                  |                1 |              1 |
|  genblk1[19].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[1].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[20].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  vga_sync_unit/p_tick           |                                         | fight/rgb_reg_reg[11]_i_3               |                1 |              1 |
|  genblk1[0].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[26].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[25].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[22].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[23].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[21].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[24].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[3].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[10].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[5].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[4].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[6].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[27].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[2].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[8].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[12].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[9].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[13].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[11].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[7].fdiv2/clkDiv_reg_0  |                                         |                                         |                1 |              1 |
|  genblk1[14].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[16].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  genblk1[17].fdiv2/clkDiv       |                                         |                                         |                1 |              1 |
|  genblk1[15].fdiv2/clkDiv_reg_0 |                                         |                                         |                1 |              1 |
|  ats/isSelect_reg_3             |                                         | ats/isSelect_reg_2                      |                1 |              1 |
|  ats/isSelect_reg_4             |                                         | ats/isSelect_reg_5                      |                1 |              1 |
|  ats/isSelect_reg_8             |                                         | ats/isSelect_reg_9                      |                1 |              1 |
|  ats/isSelect_reg_6             |                                         | ats/isSelect_reg_7                      |                1 |              1 |
|  clk_IBUF_BUFG                  |                                         | nolabel_line73/TxD_i_1_n_0              |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       |                                         |                                         |                1 |              3 |
|  clk_IBUF_BUFG                  |                                         | vga_sync_unit/h_count_reg_reg[2]_4      |                3 |              4 |
|  clk_IBUF_BUFG                  | receiver_unit/bitcounter                | receiver_unit/bitcounter[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG                  | nolabel_line73/bitcounter[3]_i_2__0_n_0 | nolabel_line73/bitcounter[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                  | receiver_unit/direc1                    |                                         |                4 |              6 |
|  targetClk_BUFG                 |                                         |                                         |                6 |              7 |
|  clk_IBUF_BUFG                  | receiver_unit/rxshiftreg_0              |                                         |                3 |              9 |
|  fight/endFightScene[0]         |                                         |                                         |                3 |             10 |
|  clk_IBUF_BUFG                  | ats/ec1/E[0]                            |                                         |                5 |             10 |
|  clk_IBUF_BUFG                  | h/healed0_in                            |                                         |                3 |             10 |
|  clk_IBUF_BUFG                  | nolabel_line73/rightshiftreg            |                                         |                2 |             10 |
|  targetClk_BUFG                 | fight/x_pos[9]_i_2__0_n_0               | fight/x_pos[9]_i_1_n_0                  |                4 |             10 |
|  newpic_reg_n_0                 | ats/x_pos[9]_i_1__0_n_0                 | ats/ec1/SR[0]                           |                4 |             10 |
|  newpic_reg_n_0                 | ats/y_pos[9]_i_1_n_0                    | ats/ec1/SR[0]                           |                4 |             10 |
|  targetClk_BUFG                 | ats/ec2/newEnemy_y[9]_i_2_n_0           | ats/ec1/SR[0]                           |                4 |             10 |
|  clk_IBUF_BUFG                  | vga_sync_unit/p_tick                    |                                         |               12 |             13 |
|  clk_IBUF_BUFG                  |                                         | receiver_unit/counter[0]_i_1_n_0        |                4 |             14 |
|  clk_IBUF_BUFG                  |                                         | nolabel_line73/counter[0]_i_1__0_n_0    |                4 |             14 |
|  vga_sync_unit/p_tick           |                                         |                                         |               12 |             16 |
|  clk_IBUF_BUFG                  | transmit1                               | receiver_unit/direc1                    |                4 |             16 |
|  targetClk_BUFG                 | ats/ec1/newEnemy_y                      | ats/ec1/SR[0]                           |                8 |             20 |
|  clk_IBUF_BUFG                  | vga_sync_unit/v_count_reg0              |                                         |               14 |             37 |
|  clk_IBUF_BUFG                  |                                         |                                         |               43 |             67 |
+---------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


