{"sha": "d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDc1ZmJkM2RiZjdmMWE1YmY5MWNjYzU1YWNmMzEyY2JhNGY5MWJhZQ==", "commit": {"author": {"name": "Nick Clifton", "email": "nickc@redhat.com", "date": "2011-10-05T10:26:58Z"}, "committer": {"name": "Nick Clifton", "email": "nickc@gcc.gnu.org", "date": "2011-10-05T10:26:58Z"}, "message": "rx.md (tablejump): Add missing label.\n\n\t* config/rx/rx.md (tablejump): Add missing label.\n\t(adddi3_internal): Mark operand 0 as early-clobbered.\n\t(smaxsi3): Revert previous delta.\n\t(adc_internal): Fix whitespace in generated asm.\n\t(adc_flags): Likewise.\n\nFrom-SVN: r179542", "tree": {"sha": "1db32927b576646f1916eebc7ce931b06e64382e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1db32927b576646f1916eebc7ce931b06e64382e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae/comments", "author": {"login": "nickclifton", "id": 31441682, "node_id": "MDQ6VXNlcjMxNDQxNjgy", "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4", "gravatar_id": "", "url": "https://api.github.com/users/nickclifton", "html_url": "https://github.com/nickclifton", "followers_url": "https://api.github.com/users/nickclifton/followers", "following_url": "https://api.github.com/users/nickclifton/following{/other_user}", "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}", "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions", "organizations_url": "https://api.github.com/users/nickclifton/orgs", "repos_url": "https://api.github.com/users/nickclifton/repos", "events_url": "https://api.github.com/users/nickclifton/events{/privacy}", "received_events_url": "https://api.github.com/users/nickclifton/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "4d8752f06ca9fa584fc2e659ac0c06918af1089a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4d8752f06ca9fa584fc2e659ac0c06918af1089a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4d8752f06ca9fa584fc2e659ac0c06918af1089a"}], "stats": {"total": 26, "additions": 17, "deletions": 9}, "files": [{"sha": "a50a4f4430761d1372349cdc9c84a5eb6b0bb445", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae", "patch": "@@ -1,3 +1,11 @@\n+2011-10-05  Nick Clifton  <nickc@redhat.com>\n+\n+\t* config/rx/rx.md (tablejump): Add missing label.\n+\t(adddi3_internal): Mark operand 0 as early-clobbered.\n+\t(smaxsi3): Revert previous delta.\n+\t(adc_internal): Fix whitespace in generated asm.\n+\t(adc_flags): Likewise.\n+\n 2011-10-05  Andreas Krebbel  <Andreas.Krebbel@de.ibm.com>\n \n \t* expmed.c (expand_mult_highpart_optab): Replace optab_handler"}, {"sha": "5ce1c3976f33bbce1a3381b222de3359054248c6", "filename": "gcc/config/rx/rx.md", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae/gcc%2Fconfig%2Frx%2Frx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae/gcc%2Fconfig%2Frx%2Frx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frx%2Frx.md?ref=d75fbd3dbf7f1a5bf91ccc55acf312cba4f91bae", "patch": "@@ -332,7 +332,7 @@\n   \"\"\n   { return flag_pic ? (TARGET_AS100_SYNTAX ? \"\\n?:\\tbra\\t%0\"\n \t\t\t\t\t   : \"\\n1:\\tbra\\t%0\")\n-\t                                   : \"jmp\\t%0\";\n+\t                                   : \"\\n1:jmp\\t%0\";\n   }\n   [(set_attr \"timings\" \"33\")\n    (set_attr \"length\" \"2\")]\n@@ -901,7 +901,7 @@\n \t  (match_operand:SI   2 \"rx_source_operand\" \"r,Sint08,Sint16,Sint24,i,Q\")))\n     (clobber (reg:CC CC_REG))]\n   \"reload_completed\"\n-  \"adc %2,%0\"\n+  \"adc\\t%2, %0\"\n   [(set_attr \"timings\" \"11,11,11,11,11,33\")\n    (set_attr \"length\"   \"3,4,5,6,7,6\")]\n )\n@@ -922,7 +922,7 @@\n \t    (match_dup 2))\n \t  (const_int 0)))]\n   \"reload_completed && rx_match_ccmode (insn, CC_ZSCmode)\"\n-  \"adc %2,%0\"\n+  \"adc\\t%2, %0\"\n   [(set_attr \"timings\" \"11,11,11,11,11,33\")\n    (set_attr \"length\"   \"3,4,5,6,7,6\")]\n )\n@@ -980,7 +980,7 @@\n })\n \n (define_insn_and_split \"adddi3_internal\"\n-  [(set (match_operand:SI          0 \"register_operand\"  \"=r\")\n+  [(set (match_operand:SI          0 \"register_operand\"  \"=&r\")\n \t(plus:SI (match_operand:SI 2 \"register_operand\"  \"r\")\n \t\t (match_operand:SI 3 \"rx_source_operand\" \"riQ\")))\n    (set (match_operand:SI          1 \"register_operand\"  \"=r\")\n@@ -1163,11 +1163,11 @@\n    (set_attr \"timings\" \"22,44\")]\n )\n \n-(define_insn \"smax<int_modes:mode>3\"\n-  [(set (match_operand:int_modes                 0 \"register_operand\" \"=r,r,r,r,r,r\")\n-\t(smax:int_modes (match_operand:int_modes 1 \"register_operand\" \"%0,0,0,0,0,0\")\n-\t\t\t(match_operand:int_modes 2 \"rx_source_operand\"\n-\t\t\t\t\t\t \"r,Sint08,Sint16,Sint24,i,Q\")))]\n+(define_insn \"smaxsi3\"\n+  [(set (match_operand:SI          0 \"register_operand\" \"=r,r,r,r,r,r\")\n+\t(smax:SI (match_operand:SI 1 \"register_operand\" \"%0,0,0,0,0,0\")\n+\t\t (match_operand:SI 2 \"rx_source_operand\"\n+\t\t\t\t   \"r,Sint08,Sint16,Sint24,i,Q\")))]\n   \"\"\n   \"max\\t%Q2, %0\"\n   [(set_attr \"length\" \"3,4,5,6,7,6\")"}]}