// Seed: 2067450469
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output wire id_2,
    input wire id_3 id_8,
    input wire id_4,
    input wand id_5
    , id_9,
    output wor id_6
);
  wire  id_10;
  logic id_11;
  assign id_1 = id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd25
) (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input supply0 id_7,
    input supply0 id_8,
    output wire id_9,
    input wor id_10,
    input supply1 id_11,
    output tri id_12,
    output tri1 id_13,
    output wor id_14,
    input supply0 _id_15,
    output supply0 id_16
);
  assign id_9 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_10,
      id_1,
      id_1,
      id_14
  );
  logic [id_15 : -1] id_18;
  ;
  assign id_5 = -1 ? id_6 - 1 : id_6;
endmodule
