INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 11/project.srcs/sources_1/new/P3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 11/project.srcs/sim_1/new/P3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P3_tb
