#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 23 12:49:17 2020
# Process ID: 9722
# Current directory: /home/moun/Documents/src_file/src/v1
# Command line: vivado /home/moun/Documents/src_file/vivado_proj/
# Log file: /home/moun/Documents/src_file/src/v1/vivado.log
# Journal file: /home/moun/Documents/src_file/src/v1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/moun/Documents/src_file/vivado_proj/project_3/project_3.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
set_property file_type {VHDL 2008} [get_files  /home/moun/Documents/src_file/src/v1/ALU.vhd]
launch_simulation
set_property file_type {VHDL 2008} [get_files  /home/moun/Documents/src_file/src/v1/AGU.vhd]
set_property file_type {VHDL 2008} [get_files  /home/moun/Documents/src_file/src/v1/dff.vhd]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
run 100 us
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
run 100 us
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
run 100 us
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
run 100 us
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
run 100 us
run 100 us
close_sim
launch_simulation
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
run 100 us
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
close_sim
launch_simulation
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
close_project
create_project Zybo_Starter_Proj /home/moun/Documents/Vivado/Vivado_Project/Zybo_Starter_Proj -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
