{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574211346719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574211346719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 21:55:46 2019 " "Processing started: Tue Nov 19 21:55:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574211346719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574211346719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574211346719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574211347148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES-rtl " "Found design unit 1: AES-rtl" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347549 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-rtl " "Found design unit 1: Mux2_1-rtl" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Mux2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Mux2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddRoundKey-rtl " "Found design unit 1: AddRoundKey-rtl" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AddRoundKey.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AddRoundKey.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBox-rtl " "Found design unit 1: SBox-rtl" {  } { { "SBox.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/SBox.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBox " "Found entity 1: SBox" {  } { { "SBox.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/SBox.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "PC.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po.vhd 2 1 " "Found 2 design units, including 1 entities, in source file po.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PO-rtl " "Found design unit 1: PO-rtl" {  } { { "PO.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""} { "Info" "ISGN_ENTITY_NAME" "1 PO " "Found entity 1: PO" {  } { { "PO.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_nb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_nb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_8b-rtl " "Found design unit 1: Reg_8b-rtl" {  } { { "Reg_nb.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Reg_nb.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_8b " "Found entity 1: Reg_8b" {  } { { "Reg_nb.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Reg_nb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumn-rtl " "Found design unit 1: MixColumn-rtl" {  } { { "MixColumn.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumn.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumn " "Found entity 1: MixColumn" {  } { { "MixColumn.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumns-rtl " "Found design unit 1: MixColumns-rtl" {  } { { "MixColumns.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumns.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs_8b-rtl " "Found design unit 1: Regs_8b-rtl" {  } { { "Regs_8b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_8b.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs_8b " "Found entity 1: Regs_8b" {  } { { "Regs_8b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs_32b-rtl " "Found design unit 1: Regs_32b-rtl" {  } { { "Regs_32b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_32b.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs_32b " "Found entity 1: Regs_32b" {  } { { "Regs_32b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_muxes_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block_muxes_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block_muxes_reg-rtl " "Found design unit 1: Block_muxes_reg-rtl" {  } { { "Block_muxes_reg.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Block_muxes_reg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block_muxes_reg " "Found entity 1: Block_muxes_reg" {  } { { "Block_muxes_reg.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Block_muxes_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorrodadas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorrodadas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorRodadas-rtl " "Found design unit 1: contadorRodadas-rtl" {  } { { "contadorRodadas.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/contadorRodadas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347596 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorRodadas " "Found entity 1: contadorRodadas" {  } { { "contadorRodadas.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/contadorRodadas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574211347596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574211347596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES " "Elaborating entity \"AES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574211347627 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "general_ready AES.vhd(22) " "Verilog HDL or VHDL warning at AES.vhd(22): object \"general_ready\" assigned a value but never read" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1574211347627 "|AES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Controle " "Elaborating entity \"PC\" for hierarchy \"PC:Controle\"" {  } { { "AES.vhd" "Controle" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PO PO:Operativa " "Elaborating entity \"PO\" for hierarchy \"PO:Operativa\"" {  } { { "AES.vhd" "Operativa" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs_8b PO:Operativa\|Regs_8b:Regs_input " "Elaborating entity \"Regs_8b\" for hierarchy \"PO:Operativa\|Regs_8b:Regs_input\"" {  } { { "PO.vhd" "Regs_input" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBox PO:Operativa\|SBox:S_Box " "Elaborating entity \"SBox\" for hierarchy \"PO:Operativa\|SBox:S_Box\"" {  } { { "PO.vhd" "S_Box" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs_32b PO:Operativa\|Regs_32b:Regs_columns " "Elaborating entity \"Regs_32b\" for hierarchy \"PO:Operativa\|Regs_32b:Regs_columns\"" {  } { { "PO.vhd" "Regs_columns" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns PO:Operativa\|MixColumns:Mix_columns " "Elaborating entity \"MixColumns\" for hierarchy \"PO:Operativa\|MixColumns:Mix_columns\"" {  } { { "PO.vhd" "Mix_columns" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumn PO:Operativa\|MixColumns:Mix_columns\|MixColumn:Col0 " "Elaborating entity \"MixColumn\" for hierarchy \"PO:Operativa\|MixColumns:Mix_columns\|MixColumn:Col0\"" {  } { { "MixColumns.vhd" "Col0" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumns.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_muxes_reg PO:Operativa\|Block_muxes_reg:Bloco_mux_reg " "Elaborating entity \"Block_muxes_reg\" for hierarchy \"PO:Operativa\|Block_muxes_reg:Bloco_mux_reg\"" {  } { { "PO.vhd" "Bloco_mux_reg" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey PO:Operativa\|AddRoundKey:Add " "Elaborating entity \"AddRoundKey\" for hierarchy \"PO:Operativa\|AddRoundKey:Add\"" {  } { { "PO.vhd" "Add" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorRodadas contadorRodadas:Contador " "Elaborating entity \"contadorRodadas\" for hierarchy \"contadorRodadas:Contador\"" {  } { { "AES.vhd" "Contador" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574211347674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574211349924 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1574211389106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574211389454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574211389454 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4292 " "Implemented 4292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574211389954 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574211389954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3906 " "Implemented 3906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574211389954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574211389954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574211390032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 21:56:30 2019 " "Processing ended: Tue Nov 19 21:56:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574211390032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574211390032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574211390032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574211390032 ""}
