<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_RDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_RDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i.html">Component : ALT_ECC_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp296245432de3921787c436676c708c31"></a><a class="anchor" id="ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae07c78494c786d3112e6528752d12a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#gae07c78494c786d3112e6528752d12a7c">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae07c78494c786d3112e6528752d12a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ed8dd1424ef6db1900a35358caebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga97ed8dd1424ef6db1900a35358caebb3">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga97ed8dd1424ef6db1900a35358caebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ccc78a693e643de736443af7664206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga79ccc78a693e643de736443af7664206">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga79ccc78a693e643de736443af7664206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb2f778dea12ebe84fa8df72b1036e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga8eb2f778dea12ebe84fa8df72b1036e4">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga8eb2f778dea12ebe84fa8df72b1036e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373adc72fb2be69b8ca00cea593bacac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga373adc72fb2be69b8ca00cea593bacac">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga373adc72fb2be69b8ca00cea593bacac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c1a87d4ba3e14eecd4cb4e40aeda30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga28c1a87d4ba3e14eecd4cb4e40aeda30">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga28c1a87d4ba3e14eecd4cb4e40aeda30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ec1675c63f89abc616684ecfae65f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga99ec1675c63f89abc616684ecfae65f8">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga99ec1675c63f89abc616684ecfae65f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b12dcfda7922d46122d5681a817472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga34b12dcfda7922d46122d5681a817472">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga34b12dcfda7922d46122d5681a817472"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe7d7c6bd67eca21691246aa619cc1ab8"></a><a class="anchor" id="ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3f6b0d89b847471e656b89c7c08a370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga3f6b0d89b847471e656b89c7c08a370d">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3f6b0d89b847471e656b89c7c08a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0bde158bc39f22e373de6ef4d0438f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga1f0bde158bc39f22e373de6ef4d0438f">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga1f0bde158bc39f22e373de6ef4d0438f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa4f1aeb22b8b6f029cbcf95a8f1924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga0fa4f1aeb22b8b6f029cbcf95a8f1924">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0fa4f1aeb22b8b6f029cbcf95a8f1924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99816c327055a0c16f1db14cafa15439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga99816c327055a0c16f1db14cafa15439">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga99816c327055a0c16f1db14cafa15439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71331d6aafa9c328f1cdbd0bf7a78d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#gaf71331d6aafa9c328f1cdbd0bf7a78d4">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:gaf71331d6aafa9c328f1cdbd0bf7a78d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6304eb77e8a7a4e6e8e72aef54ee52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga9e6304eb77e8a7a4e6e8e72aef54ee52">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9e6304eb77e8a7a4e6e8e72aef54ee52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d1146cbe2dc8e0ca8311e7649630dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga85d1146cbe2dc8e0ca8311e7649630dd">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga85d1146cbe2dc8e0ca8311e7649630dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8cce4095b18511854e3b19c0482a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#gaee8cce4095b18511854e3b19c0482a74">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:gaee8cce4095b18511854e3b19c0482a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3879d70ade5434b2f2b4befeb83ef9d4"></a><a class="anchor" id="ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae7db801952ee9e813ee9d957b2111e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#gae7db801952ee9e813ee9d957b2111e10">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae7db801952ee9e813ee9d957b2111e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5b192100490d60ef33cbcb47e6ea12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#gafb5b192100490d60ef33cbcb47e6ea12">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gafb5b192100490d60ef33cbcb47e6ea12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9c0c8237777e1355275cad5358c003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga2b9c0c8237777e1355275cad5358c003">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga2b9c0c8237777e1355275cad5358c003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae436002d1b574f926601098bdffdd4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#gae436002d1b574f926601098bdffdd4c9">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:gae436002d1b574f926601098bdffdd4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ab5dbf0b547c1deda39ca5d414a6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#gaf6ab5dbf0b547c1deda39ca5d414a6a7">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gaf6ab5dbf0b547c1deda39ca5d414a6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0492f99256bb933f01695b31d03fde23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga0492f99256bb933f01695b31d03fde23">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0492f99256bb933f01695b31d03fde23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df3a2d855e7df4f4a9479468bf789c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga9df3a2d855e7df4f4a9479468bf789c9">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga9df3a2d855e7df4f4a9479468bf789c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c3c384a1c17998d580e180fc01b0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga88c3c384a1c17998d580e180fc01b0cb">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga88c3c384a1c17998d580e180fc01b0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp777fa08e14d73fb902c99b57b50d09f4"></a><a class="anchor" id="ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9c82298757596063cef873758e2beb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga9c82298757596063cef873758e2beb88">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga9c82298757596063cef873758e2beb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11da4be138876fe05de86822dd5645e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#gae11da4be138876fe05de86822dd5645e">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gae11da4be138876fe05de86822dd5645e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dee4535440cc36c65dc79e7cc5ec3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga6dee4535440cc36c65dc79e7cc5ec3a0">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6dee4535440cc36c65dc79e7cc5ec3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6409574a58f1fde1aa32286ab83c7aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga6409574a58f1fde1aa32286ab83c7aed">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga6409574a58f1fde1aa32286ab83c7aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e390f6b1124ae0cbcb79917e81caf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga23e390f6b1124ae0cbcb79917e81caf3">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga23e390f6b1124ae0cbcb79917e81caf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa519d89ac793bc840d9dd60c2dfbefec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#gaa519d89ac793bc840d9dd60c2dfbefec">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa519d89ac793bc840d9dd60c2dfbefec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe19a0ff701d62ec02e45149debdece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga6fe19a0ff701d62ec02e45149debdece">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga6fe19a0ff701d62ec02e45149debdece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c8f423854b8fe3c1c8ffce647eedd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga15c8f423854b8fe3c1c8ffce647eedd0">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga15c8f423854b8fe3c1c8ffce647eedd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_QSPI_RDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3bb038eda22f245f7828ece1c85b2109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga3bb038eda22f245f7828ece1c85b2109">ALT_ECC_QSPI_RDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga3bb038eda22f245f7828ece1c85b2109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100bed6d63308f7d413b6319ed8c9777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga100bed6d63308f7d413b6319ed8c9777">ALT_ECC_QSPI_RDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="separator:ga100bed6d63308f7d413b6319ed8c9777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502989380f5e61f7046eabef2c12c788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga502989380f5e61f7046eabef2c12c788">ALT_ECC_QSPI_RDATAECC1BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga100bed6d63308f7d413b6319ed8c9777">ALT_ECC_QSPI_RDATAECC1BUS_OFST</a>))</td></tr>
<tr class="separator:ga502989380f5e61f7046eabef2c12c788"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga2a16ac94e09ca495522d76e07d3e69ca"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_QSPI_RDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga2a16ac94e09ca495522d76e07d3e69ca">ALT_ECC_QSPI_RDATAECC1BUS_t</a></td></tr>
<tr class="separator:ga2a16ac94e09ca495522d76e07d3e69ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_QSPI_RDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_RDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae4cd4eb5a758588fd36e879cf35c2322"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab468ae3ed9780606be91e5a5d76dc273"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afa869232d1e7499551d6f989d8df37c1"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad41ce9755b429004ff6f0da32df3ef1c"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a60e6afed791d223f2f531b1066d20a2d"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7bcd69631d1ae731fed7749b5a40b216"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0a45f9347f916f36d96064c4671969ec"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3b38a720b087e3568e97a1cd3c158885"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gae07c78494c786d3112e6528752d12a7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga97ed8dd1424ef6db1900a35358caebb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga79ccc78a693e643de736443af7664206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8eb2f778dea12ebe84fa8df72b1036e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga373adc72fb2be69b8ca00cea593bacac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga28c1a87d4ba3e14eecd4cb4e40aeda30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga99ec1675c63f89abc616684ecfae65f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga34b12dcfda7922d46122d5681a817472"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3f6b0d89b847471e656b89c7c08a370d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1f0bde158bc39f22e373de6ef4d0438f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0fa4f1aeb22b8b6f029cbcf95a8f1924"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga99816c327055a0c16f1db14cafa15439"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf71331d6aafa9c328f1cdbd0bf7a78d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9e6304eb77e8a7a4e6e8e72aef54ee52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga85d1146cbe2dc8e0ca8311e7649630dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaee8cce4095b18511854e3b19c0482a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae7db801952ee9e813ee9d957b2111e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb5b192100490d60ef33cbcb47e6ea12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2b9c0c8237777e1355275cad5358c003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae436002d1b574f926601098bdffdd4c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf6ab5dbf0b547c1deda39ca5d414a6a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0492f99256bb933f01695b31d03fde23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9df3a2d855e7df4f4a9479468bf789c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga88c3c384a1c17998d580e180fc01b0cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9c82298757596063cef873758e2beb88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae11da4be138876fe05de86822dd5645e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6dee4535440cc36c65dc79e7cc5ec3a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6409574a58f1fde1aa32286ab83c7aed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga23e390f6b1124ae0cbcb79917e81caf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa519d89ac793bc840d9dd60c2dfbefec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6fe19a0ff701d62ec02e45149debdece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga15c8f423854b8fe3c1c8ffce647eedd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_QSPI_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3bb038eda22f245f7828ece1c85b2109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_RDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga100bed6d63308f7d413b6319ed8c9777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_OFST&#160;&#160;&#160;0x68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_RDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga502989380f5e61f7046eabef2c12c788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_RDATAECC1BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga100bed6d63308f7d413b6319ed8c9777">ALT_ECC_QSPI_RDATAECC1BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_RDATAECC1BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga2a16ac94e09ca495522d76e07d3e69ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_QSPI_RDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html#ga2a16ac94e09ca495522d76e07d3e69ca">ALT_ECC_QSPI_RDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_RDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
