$date
	Tue Sep 28 22:49:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module probadormux $end
$var wire 1 ( valid_outSynth $end
$var wire 1 ) valid_outCond $end
$var wire 1 * valid_1 $end
$var wire 1 + valid_0 $end
$var wire 1 , selector $end
$var wire 1 - reset_L $end
$var wire 2 . data_outSynth [1:0] $end
$var wire 2 / data_outCond [1:0] $end
$var wire 2 0 data_in1 [1:0] $end
$var wire 2 1 data_in0 [1:0] $end
$var wire 1 2 clk $end
$scope module mux0 $end
$var wire 1 * valid_1 $end
$var wire 1 + valid_0 $end
$var wire 1 , selector $end
$var wire 1 - reset_L $end
$var wire 2 3 data_in1 [1:0] $end
$var wire 2 4 data_in0 [1:0] $end
$var wire 1 2 clk $end
$var reg 2 5 data_out [1:0] $end
$var reg 2 6 mout [1:0] $end
$var reg 1 7 validOutMux $end
$var reg 1 ) valid_out $end
$upscope $end
$scope module mux1 $end
$var wire 1 ( valid_out $end
$var wire 1 * valid_1 $end
$var wire 1 + valid_0 $end
$var wire 1 , selector $end
$var wire 1 - reset_L $end
$var wire 2 8 data_out [1:0] $end
$var wire 2 9 data_in1 [1:0] $end
$var wire 2 : data_in0 [1:0] $end
$var wire 1 2 clk $end
$var wire 1 ; _24_ $end
$var wire 1 < _23_ $end
$var wire 1 = _22_ $end
$var wire 1 > _21_ $end
$var wire 1 ? _20_ $end
$var wire 1 @ _19_ $end
$var wire 1 A _18_ $end
$var wire 1 B _17_ $end
$var wire 1 C _16_ $end
$var wire 1 D _15_ $end
$var wire 1 E _14_ $end
$var wire 1 F _13_ $end
$var wire 1 G _12_ $end
$var wire 1 H _11_ $end
$var wire 1 I _10_ $end
$var wire 1 J _09_ $end
$var wire 1 K _08_ $end
$var wire 1 L _07_ $end
$var wire 1 M _06_ $end
$var wire 1 N _05_ $end
$var wire 1 O _04_ $end
$var wire 1 P _03_ $end
$var wire 1 Q _02_ $end
$var wire 1 R _01_ $end
$var wire 2 S _00_ [1:0] $end
$scope module _25_ $end
$var wire 1 > Y $end
$var wire 1 ? B $end
$var wire 1 - A $end
$upscope $end
$scope module _26_ $end
$var wire 1 > B $end
$var wire 1 T Y $end
$var wire 1 @ A $end
$upscope $end
$scope module _27_ $end
$var wire 1 = Y $end
$var wire 1 ( B $end
$var wire 1 - A $end
$upscope $end
$scope module _28_ $end
$var wire 1 < Y $end
$var wire 1 J B $end
$var wire 1 - A $end
$upscope $end
$scope module _29_ $end
$var wire 1 < A $end
$var wire 1 ; Y $end
$upscope $end
$scope module _30_ $end
$var wire 1 = A $end
$var wire 1 ; B $end
$var wire 1 R Y $end
$upscope $end
$scope module _31_ $end
$var wire 1 U A $end
$var wire 1 Q Y $end
$upscope $end
$scope module _32_ $end
$var wire 1 P Y $end
$var wire 1 + A $end
$upscope $end
$scope module _33_ $end
$var wire 1 O Y $end
$var wire 1 , A $end
$upscope $end
$scope module _34_ $end
$var wire 1 V A $end
$var wire 1 N Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 M Y $end
$var wire 1 , B $end
$var wire 1 * A $end
$upscope $end
$scope module _36_ $end
$var wire 1 M A $end
$var wire 1 L Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 P A $end
$var wire 1 K Y $end
$var wire 1 , B $end
$upscope $end
$scope module _38_ $end
$var wire 1 L A $end
$var wire 1 K B $end
$var wire 1 J Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 O A $end
$var wire 1 W B $end
$var wire 1 I Y $end
$upscope $end
$scope module _40_ $end
$var wire 1 X B $end
$var wire 1 H Y $end
$var wire 1 , A $end
$upscope $end
$scope module _41_ $end
$var wire 1 I A $end
$var wire 1 H B $end
$var wire 1 G Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 J A $end
$var wire 1 G B $end
$var wire 1 F Y $end
$upscope $end
$scope module _43_ $end
$var wire 1 N A $end
$var wire 1 J B $end
$var wire 1 E Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 E B $end
$var wire 1 D Y $end
$var wire 1 - A $end
$upscope $end
$scope module _45_ $end
$var wire 1 F A $end
$var wire 1 D B $end
$var wire 1 Y Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 O A $end
$var wire 1 Z B $end
$var wire 1 C Y $end
$upscope $end
$scope module _47_ $end
$var wire 1 [ B $end
$var wire 1 B Y $end
$var wire 1 , A $end
$upscope $end
$scope module _48_ $end
$var wire 1 C A $end
$var wire 1 B B $end
$var wire 1 A Y $end
$upscope $end
$scope module _49_ $end
$var wire 1 J A $end
$var wire 1 A B $end
$var wire 1 @ Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 Q A $end
$var wire 1 J B $end
$var wire 1 ? Y $end
$upscope $end
$scope module _51_ $end
$var wire 1 R D $end
$var wire 1 2 C $end
$var reg 1 ( Q $end
$upscope $end
$scope module _52_ $end
$var wire 1 \ D $end
$var wire 1 2 C $end
$var reg 1 ] Q $end
$upscope $end
$scope module _53_ $end
$var wire 1 ^ D $end
$var wire 1 2 C $end
$var reg 1 _ Q $end
$upscope $end
$upscope $end
$scope module tb0 $end
$var wire 2 ` data_outCond [1:0] $end
$var wire 2 a data_outSynth [1:0] $end
$var wire 1 ) valid_outCond $end
$var wire 1 ( valid_outSynth $end
$var reg 1 2 clk $end
$var reg 2 b data_in0 [1:0] $end
$var reg 2 c data_in1 [1:0] $end
$var reg 1 - reset_L $end
$var reg 1 , selector $end
$var reg 1 + valid_0 $end
$var reg 1 * valid_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 c
b0 b
bx a
bx `
x_
0^
x]
0\
0[
0Z
0Y
0X
0W
xV
xU
0T
b0 S
xR
xQ
0P
1O
xN
1M
0L
1K
0J
1I
1H
0G
1F
1E
1D
1C
1B
0A
1@
1?
1>
x=
1<
0;
b0 :
b0 9
bx 8
17
b0 6
bx 5
b0 4
b0 3
02
b0 1
b0 0
bx /
bx .
0-
0,
1+
1*
x)
x(
x'
z&
z%
z$
z#
z"
z!
$end
#2
1R
1N
1Q
0D
0=
0>
0V
0U
b0 /
b0 5
b0 `
0]
b0 .
b0 8
b0 a
0_
1-
12
#4
02
#6
1\
b1 S
1Y
0F
1G
0I
1[
1W
b1 6
b10 0
b10 3
b10 9
b10 c
b1 1
b1 4
b1 :
b1 b
1(
1)
12
#8
02
#10
1^
b11 S
1T
0@
1A
0C
0N
1V
0[
1Z
b11 6
b1 /
b1 5
b1 `
b1 .
b1 8
b1 a
1]
b0 0
b0 3
b0 9
b0 c
b11 1
b11 4
b11 :
b11 b
12
#12
02
#14
0^
b1 S
0T
1@
0A
1C
0Q
1[
0Z
b1 6
1U
b10 0
b10 3
b10 9
b10 c
b1 1
b1 4
b1 :
b1 b
b11 .
b11 8
b11 a
1_
b11 /
b11 5
b11 `
12
#16
02
#18
0\
b0 S
0Y
1F
0G
1L
1I
1Q
0K
0M
0U
0O
0[
1Z
b0 6
b1 /
b1 5
b1 `
b1 .
b1 8
b1 a
0_
1,
b0 0
b0 3
b0 9
b0 c
b11 1
b11 4
b11 :
b11 b
12
#20
02
#22
0\
0R
0^
0Y
1D
1>
b0 S
0T
1;
0F
0E
0?
0<
0@
1J
1A
0L
0B
1M
1N
1P
1[
0Z
07
b10 6
0V
0*
0+
b10 0
b10 3
b10 9
b10 c
b1 1
b1 4
b1 :
b1 b
b0 .
b0 8
b0 a
0]
b0 /
b0 5
b0 `
12
#24
02
#26
0A
1B
0[
1Z
b0 6
0)
0(
b0 0
b0 3
b0 9
b0 c
b11 1
b11 4
b11 :
b11 b
12
#28
02
#30
12
#32
02
#34
12
#36
02
