<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › ni.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ni.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Advanced Micro Devices, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Alex Deucher</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/firmware.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;nid.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>
<span class="cp">#include &quot;ni_reg.h&quot;</span>
<span class="cp">#include &quot;cayman_blit_shaders.h&quot;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_mc_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_mc_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">evergreen_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_irq_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">evergreen_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_fix_pci_max_read_req_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_pcie_gen2_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">si_rlc_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">si_rlc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="cp">#define EVERGREEN_PFP_UCODE_SIZE 1120</span>
<span class="cp">#define EVERGREEN_PM4_UCODE_SIZE 1376</span>
<span class="cp">#define EVERGREEN_RLC_UCODE_SIZE 768</span>
<span class="cp">#define BTC_MC_UCODE_SIZE 6024</span>

<span class="cp">#define CAYMAN_PFP_UCODE_SIZE 2176</span>
<span class="cp">#define CAYMAN_PM4_UCODE_SIZE 2176</span>
<span class="cp">#define CAYMAN_RLC_UCODE_SIZE 1024</span>
<span class="cp">#define CAYMAN_MC_UCODE_SIZE 6037</span>

<span class="cp">#define ARUBA_RLC_UCODE_SIZE 1536</span>

<span class="cm">/* Firmware Names */</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/BARTS_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/BARTS_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/BARTS_mc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/BTC_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/TURKS_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/TURKS_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/TURKS_mc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CAICOS_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CAICOS_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CAICOS_mc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CAYMAN_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CAYMAN_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CAYMAN_mc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/CAYMAN_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/ARUBA_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/ARUBA_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/ARUBA_rlc.bin&quot;</span><span class="p">);</span>

<span class="cp">#define BTC_IO_MC_REGS_SIZE 29</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">barts_io_mc_regs</span><span class="p">[</span><span class="n">BTC_IO_MC_REGS_SIZE</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x00000077</span><span class="p">,</span> <span class="mh">0xff010100</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000078</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000079</span><span class="p">,</span> <span class="mh">0x00001434</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007a</span><span class="p">,</span> <span class="mh">0xcc08ec08</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007b</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007c</span><span class="p">,</span> <span class="mh">0x000080c0</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007d</span><span class="p">,</span> <span class="mh">0x09000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007e</span><span class="p">,</span> <span class="mh">0x00210404</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000081</span><span class="p">,</span> <span class="mh">0x08a8e800</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000082</span><span class="p">,</span> <span class="mh">0x00030444</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000083</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000085</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000086</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000087</span><span class="p">,</span> <span class="mh">0x48490000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000088</span><span class="p">,</span> <span class="mh">0x20244647</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000089</span><span class="p">,</span> <span class="mh">0x00000005</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008b</span><span class="p">,</span> <span class="mh">0x66030000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008c</span><span class="p">,</span> <span class="mh">0x00006603</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008d</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008f</span><span class="p">,</span> <span class="mh">0x00001c0a</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000090</span><span class="p">,</span> <span class="mh">0xff000001</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000094</span><span class="p">,</span> <span class="mh">0x00101101</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000095</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000096</span><span class="p">,</span> <span class="mh">0x00116fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000097</span><span class="p">,</span> <span class="mh">0x60010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000098</span><span class="p">,</span> <span class="mh">0x10010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000099</span><span class="p">,</span> <span class="mh">0x00006000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009a</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009f</span><span class="p">,</span> <span class="mh">0x00946a00</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">turks_io_mc_regs</span><span class="p">[</span><span class="n">BTC_IO_MC_REGS_SIZE</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x00000077</span><span class="p">,</span> <span class="mh">0xff010100</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000078</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000079</span><span class="p">,</span> <span class="mh">0x00001434</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007a</span><span class="p">,</span> <span class="mh">0xcc08ec08</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007b</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007c</span><span class="p">,</span> <span class="mh">0x000080c0</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007d</span><span class="p">,</span> <span class="mh">0x09000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007e</span><span class="p">,</span> <span class="mh">0x00210404</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000081</span><span class="p">,</span> <span class="mh">0x08a8e800</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000082</span><span class="p">,</span> <span class="mh">0x00030444</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000083</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000085</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000086</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000087</span><span class="p">,</span> <span class="mh">0x48490000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000088</span><span class="p">,</span> <span class="mh">0x20244647</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000089</span><span class="p">,</span> <span class="mh">0x00000005</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008b</span><span class="p">,</span> <span class="mh">0x66030000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008c</span><span class="p">,</span> <span class="mh">0x00006603</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008d</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008f</span><span class="p">,</span> <span class="mh">0x00001c0a</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000090</span><span class="p">,</span> <span class="mh">0xff000001</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000094</span><span class="p">,</span> <span class="mh">0x00101101</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000095</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000096</span><span class="p">,</span> <span class="mh">0x00116fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000097</span><span class="p">,</span> <span class="mh">0x60010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000098</span><span class="p">,</span> <span class="mh">0x10010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000099</span><span class="p">,</span> <span class="mh">0x00006000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009a</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009f</span><span class="p">,</span> <span class="mh">0x00936a00</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">caicos_io_mc_regs</span><span class="p">[</span><span class="n">BTC_IO_MC_REGS_SIZE</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x00000077</span><span class="p">,</span> <span class="mh">0xff010100</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000078</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000079</span><span class="p">,</span> <span class="mh">0x00001434</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007a</span><span class="p">,</span> <span class="mh">0xcc08ec08</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007b</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007c</span><span class="p">,</span> <span class="mh">0x000080c0</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007d</span><span class="p">,</span> <span class="mh">0x09000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007e</span><span class="p">,</span> <span class="mh">0x00210404</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000081</span><span class="p">,</span> <span class="mh">0x08a8e800</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000082</span><span class="p">,</span> <span class="mh">0x00030444</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000083</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000085</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000086</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000087</span><span class="p">,</span> <span class="mh">0x48490000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000088</span><span class="p">,</span> <span class="mh">0x20244647</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000089</span><span class="p">,</span> <span class="mh">0x00000005</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008b</span><span class="p">,</span> <span class="mh">0x66030000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008c</span><span class="p">,</span> <span class="mh">0x00006603</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008d</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008f</span><span class="p">,</span> <span class="mh">0x00001c0a</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000090</span><span class="p">,</span> <span class="mh">0xff000001</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000094</span><span class="p">,</span> <span class="mh">0x00101101</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000095</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000096</span><span class="p">,</span> <span class="mh">0x00116fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000097</span><span class="p">,</span> <span class="mh">0x60010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000098</span><span class="p">,</span> <span class="mh">0x10010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000099</span><span class="p">,</span> <span class="mh">0x00006000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009a</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009f</span><span class="p">,</span> <span class="mh">0x00916a00</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">cayman_io_mc_regs</span><span class="p">[</span><span class="n">BTC_IO_MC_REGS_SIZE</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x00000077</span><span class="p">,</span> <span class="mh">0xff010100</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000078</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000079</span><span class="p">,</span> <span class="mh">0x00001434</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007a</span><span class="p">,</span> <span class="mh">0xcc08ec08</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007b</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007c</span><span class="p">,</span> <span class="mh">0x000080c0</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007d</span><span class="p">,</span> <span class="mh">0x09000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007e</span><span class="p">,</span> <span class="mh">0x00210404</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000081</span><span class="p">,</span> <span class="mh">0x08a8e800</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000082</span><span class="p">,</span> <span class="mh">0x00030444</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000083</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000085</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000086</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000087</span><span class="p">,</span> <span class="mh">0x48490000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000088</span><span class="p">,</span> <span class="mh">0x20244647</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000089</span><span class="p">,</span> <span class="mh">0x00000005</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008b</span><span class="p">,</span> <span class="mh">0x66030000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008c</span><span class="p">,</span> <span class="mh">0x00006603</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008d</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008f</span><span class="p">,</span> <span class="mh">0x00001c0a</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000090</span><span class="p">,</span> <span class="mh">0xff000001</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000094</span><span class="p">,</span> <span class="mh">0x00101101</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000095</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000096</span><span class="p">,</span> <span class="mh">0x00116fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000097</span><span class="p">,</span> <span class="mh">0x60010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000098</span><span class="p">,</span> <span class="mh">0x10010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000099</span><span class="p">,</span> <span class="mh">0x00006000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009a</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009f</span><span class="p">,</span> <span class="mh">0x00976b00</span><span class="p">}</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">ni_mc_load_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mem_type</span><span class="p">,</span> <span class="n">running</span><span class="p">,</span> <span class="n">blackout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">io_mc_regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ucode_size</span><span class="p">,</span> <span class="n">regs_size</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_BARTS</span>:
		<span class="n">io_mc_regs</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">barts_io_mc_regs</span><span class="p">;</span>
		<span class="n">ucode_size</span> <span class="o">=</span> <span class="n">BTC_MC_UCODE_SIZE</span><span class="p">;</span>
		<span class="n">regs_size</span> <span class="o">=</span> <span class="n">BTC_IO_MC_REGS_SIZE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_TURKS</span>:
		<span class="n">io_mc_regs</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">turks_io_mc_regs</span><span class="p">;</span>
		<span class="n">ucode_size</span> <span class="o">=</span> <span class="n">BTC_MC_UCODE_SIZE</span><span class="p">;</span>
		<span class="n">regs_size</span> <span class="o">=</span> <span class="n">BTC_IO_MC_REGS_SIZE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_CAICOS</span>:
	<span class="nl">default:</span>
		<span class="n">io_mc_regs</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">caicos_io_mc_regs</span><span class="p">;</span>
		<span class="n">ucode_size</span> <span class="o">=</span> <span class="n">BTC_MC_UCODE_SIZE</span><span class="p">;</span>
		<span class="n">regs_size</span> <span class="o">=</span> <span class="n">BTC_IO_MC_REGS_SIZE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_CAYMAN</span>:
		<span class="n">io_mc_regs</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cayman_io_mc_regs</span><span class="p">;</span>
		<span class="n">ucode_size</span> <span class="o">=</span> <span class="n">CAYMAN_MC_UCODE_SIZE</span><span class="p">;</span>
		<span class="n">regs_size</span> <span class="o">=</span> <span class="n">BTC_IO_MC_REGS_SIZE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mem_type</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SEQ_MISC0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MC_SEQ_MISC0_GDDR5_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MC_SEQ_MISC0_GDDR5_SHIFT</span><span class="p">;</span>
	<span class="n">running</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RUN_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">mem_type</span> <span class="o">==</span> <span class="n">MC_SEQ_MISC0_GDDR5_VALUE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">running</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">running</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">blackout</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_BLACKOUT_CNTL</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SHARED_BLACKOUT_CNTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* reset the engine and set to writable */</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span>

		<span class="cm">/* load mc io regs */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">regs_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_IO_DEBUG_INDEX</span><span class="p">,</span> <span class="n">io_mc_regs</span><span class="p">[(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)]);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_IO_DEBUG_DATA</span><span class="p">,</span> <span class="n">io_mc_regs</span><span class="p">[(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="cm">/* load the MC ucode */</span>
		<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ucode_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_PGM</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>

		<span class="cm">/* put the engine back into the active state */</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>

		<span class="cm">/* wait for training to complete */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">MC_IO_PAD_CNTL_D0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MEM_FALL_OUT_CMD</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">running</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SHARED_BLACKOUT_CNTL</span><span class="p">,</span> <span class="n">blackout</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ni_init_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">chip_name</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">rlc_chip_name</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">pfp_req_size</span><span class="p">,</span> <span class="n">me_req_size</span><span class="p">,</span> <span class="n">rlc_req_size</span><span class="p">,</span> <span class="n">mc_req_size</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">fw_name</span><span class="p">[</span><span class="mi">30</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">pdev</span> <span class="o">=</span> <span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;radeon_cp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;radeon_cp: Failed to register firmware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_BARTS</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;BARTS&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;BTC&quot;</span><span class="p">;</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mc_req_size</span> <span class="o">=</span> <span class="n">BTC_MC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_TURKS</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;TURKS&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;BTC&quot;</span><span class="p">;</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mc_req_size</span> <span class="o">=</span> <span class="n">BTC_MC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_CAICOS</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;CAICOS&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;BTC&quot;</span><span class="p">;</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">EVERGREEN_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mc_req_size</span> <span class="o">=</span> <span class="n">BTC_MC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_CAYMAN</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;CAYMAN&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;CAYMAN&quot;</span><span class="p">;</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">CAYMAN_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">CAYMAN_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">CAYMAN_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mc_req_size</span> <span class="o">=</span> <span class="n">CAYMAN_MC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_ARUBA</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;ARUBA&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;ARUBA&quot;</span><span class="p">;</span>
		<span class="cm">/* pfp/me same size as CAYMAN */</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">CAYMAN_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">CAYMAN_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">ARUBA_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mc_req_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span> <span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading %s Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_pfp.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">pfp_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;ni_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_me.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">me_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;ni_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_rlc.bin&quot;</span><span class="p">,</span> <span class="n">rlc_chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">rlc_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;ni_rlc: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* no MC ucode on TN */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_mc.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">mc_req_size</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
			       <span class="s">&quot;ni_mc: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="n">platform_device_unregister</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
			       <span class="s">&quot;ni_cp: Failed to load firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Core functions</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">cayman_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">gb_addr_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_shared_chmap</span><span class="p">,</span> <span class="n">mc_arb_ramcfg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cgts_tcc_disable</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sx_debug_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">smx_dc_ctl0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cgts_sm_ctrl_reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdp_host_path_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disabled_rb_mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_CAYMAN</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_shader_engines</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_pipes_per_simd</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_simds_per_se</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_backends_per_se</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_texture_channel_caches</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">CAYMAN_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_ARUBA</span>:
	<span class="nl">default:</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_shader_engines</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_pipes_per_simd</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9900</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9901</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9905</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9906</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9907</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9908</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9909</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9910</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9917</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_simds_per_se</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_backends_per_se</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9903</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9904</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x990A</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9913</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9918</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_simds_per_se</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_backends_per_se</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9919</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9990</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9991</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9994</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x99A0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_simds_per_se</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_backends_per_se</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_simds_per_se</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_backends_per_se</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_texture_channel_caches</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">ARUBA_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_CNTL</span><span class="p">,</span> <span class="n">GRBM_READ_TIMEOUT</span><span class="p">(</span><span class="mh">0xff</span><span class="p">));</span>

	<span class="n">evergreen_fix_pci_max_read_req_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">mc_shared_chmap</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_CHMAP</span><span class="p">);</span>
	<span class="n">mc_arb_ramcfg</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_ARB_RAMCFG</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFCOLS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFCOLS_SHIFT</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">mem_row_size_in_kb</span> <span class="o">=</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">+</span> <span class="n">tmp</span><span class="p">)))</span> <span class="o">/</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">mem_row_size_in_kb</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">mem_row_size_in_kb</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="cm">/* XXX use MC settings? */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">shader_engine_tile_size</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">num_gpus</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">multi_gpu_tile_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">NUM_PIPES_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NUM_PIPES_SHIFT</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">num_tile_pipes</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">PIPE_INTERLEAVE_SIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PIPE_INTERLEAVE_SIZE_SHIFT</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">mem_max_burst_length_bytes</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">256</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">NUM_SHADER_ENGINES_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NUM_SHADER_ENGINES_SHIFT</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">num_shader_engines</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">NUM_GPUS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NUM_GPUS_SHIFT</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">num_gpus</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">MULTI_GPU_TILE_SIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MULTI_GPU_TILE_SIZE_SHIFT</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">multi_gpu_tile_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">ROW_SIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">ROW_SIZE_SHIFT</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">mem_row_size_in_kb</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">tmp</span><span class="p">;</span>


	<span class="cm">/* setup tiling info dword.  gb_addr_config is not adequate since it does</span>
<span class="cm">	 * not have bank info, so create a custom tiling dword.</span>
<span class="cm">	 * bits 3:0   num_pipes</span>
<span class="cm">	 * bits 7:4   num_banks</span>
<span class="cm">	 * bits 11:8  group_size</span>
<span class="cm">	 * bits 15:12 row_size</span>
<span class="cm">	 */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">num_tile_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="nl">default:</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* num banks is 8 on all fusion asics. 0 = 4, 1 = 8, 2 = 16 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFBANK_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFBANK_SHIFT</span><span class="p">)</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span>
		<span class="p">((</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">PIPE_INTERLEAVE_SIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PIPE_INTERLEAVE_SIZE_SHIFT</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span>
		<span class="p">((</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">ROW_SIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">ROW_SIZE_SHIFT</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_shader_engines</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">rb_disable_bitmap</span><span class="p">;</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_GFX_INDEX</span><span class="p">,</span> <span class="n">INSTANCE_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_INDEX</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_GFX_INDEX</span><span class="p">,</span> <span class="n">INSTANCE_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_INDEX</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">rb_disable_bitmap</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CC_RB_BACKEND_DISABLE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">&lt;&lt;=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">rb_disable_bitmap</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* enabled rb are just the one not disabled :) */</span>
	<span class="n">disabled_rb_mask</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_GFX_INDEX</span><span class="p">,</span> <span class="n">INSTANCE_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_BROADCAST_WRITES</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_GFX_INDEX</span><span class="p">,</span> <span class="n">INSTANCE_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_BROADCAST_WRITES</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GB_ADDR_CONFIG</span><span class="p">,</span> <span class="n">gb_addr_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DMIF_ADDR_CONFIG</span><span class="p">,</span> <span class="n">gb_addr_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_ADDR_CONFIG</span><span class="p">,</span> <span class="n">gb_addr_config</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">NUM_PIPES_MASK</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">r6xx_remap_render_backend</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_backends_per_se</span> <span class="o">*</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_shader_engines</span><span class="p">,</span>
					<span class="n">CAYMAN_MAX_BACKENDS</span><span class="p">,</span> <span class="n">disabled_rb_mask</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GB_BACKEND_MAP</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">cgts_tcc_disable</span> <span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_texture_channel_caches</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cgts_tcc_disable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">16</span> <span class="o">+</span> <span class="n">i</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_TCC_DISABLE</span><span class="p">,</span> <span class="n">cgts_tcc_disable</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_SYS_TCC_DISABLE</span><span class="p">,</span> <span class="n">cgts_tcc_disable</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_USER_SYS_TCC_DISABLE</span><span class="p">,</span> <span class="n">cgts_tcc_disable</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_USER_TCC_DISABLE</span><span class="p">,</span> <span class="n">cgts_tcc_disable</span><span class="p">);</span>

	<span class="cm">/* reprogram the shader complex */</span>
	<span class="n">cgts_sm_ctrl_reg</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CGTS_SM_CTRL_REG</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_SM_CTRL_REG</span><span class="p">,</span> <span class="n">OVERRIDE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_SM_CTRL_REG</span><span class="p">,</span> <span class="n">cgts_sm_ctrl_reg</span><span class="p">);</span>

	<span class="cm">/* set HW defaults for 3D engine */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_MEQ_THRESHOLDS</span><span class="p">,</span> <span class="n">MEQ1_START</span><span class="p">(</span><span class="mh">0x30</span><span class="p">)</span> <span class="o">|</span> <span class="n">MEQ2_START</span><span class="p">(</span><span class="mh">0x60</span><span class="p">));</span>

	<span class="n">sx_debug_1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">);</span>
	<span class="n">sx_debug_1</span> <span class="o">|=</span> <span class="n">ENABLE_NEW_SMX_ADDRESS</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">,</span> <span class="n">sx_debug_1</span><span class="p">);</span>

	<span class="n">smx_dc_ctl0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SMX_DC_CTL0</span><span class="p">);</span>
	<span class="n">smx_dc_ctl0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NUMBER_OF_SETS</span><span class="p">(</span><span class="mh">0x1ff</span><span class="p">);</span>
	<span class="n">smx_dc_ctl0</span> <span class="o">|=</span> <span class="n">NUMBER_OF_SETS</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_num_of_sets</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SMX_DC_CTL0</span><span class="p">,</span> <span class="n">smx_dc_ctl0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_CONFIG_CNTL_1</span><span class="p">,</span> <span class="n">VTX_DONE_DELAY</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">CRC_SIMD_ID_WADDR_DISABLE</span><span class="p">);</span>

	<span class="cm">/* need to be explicitly zero-ed */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_OFFCHIP_LDS_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_LSTMP_RING_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_HSTMP_RING_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_ESTMP_RING_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_GSTMP_RING_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_VSTMP_RING_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_PSTMP_RING_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">TA_CNTL_AUX</span><span class="p">,</span> <span class="n">DISABLE_CUBE_ANISO</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_EXPORT_BUFFER_SIZES</span><span class="p">,</span> <span class="p">(</span><span class="n">COLOR_BUFFER_SIZE</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">POSITION_BUFFER_SIZE</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SMX_BUFFER_SIZE</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_FIFO_SIZE</span><span class="p">,</span> <span class="p">(</span><span class="n">SC_PRIM_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span><span class="p">)</span> <span class="o">|</span>
				 <span class="n">SC_HIZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span><span class="p">)</span> <span class="o">|</span>
				 <span class="n">SC_EARLYZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span><span class="p">)));</span>


	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_NUM_INSTANCES</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PERFMON_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_MS_FIFO_SIZES</span><span class="p">,</span> <span class="p">(</span><span class="n">CACHE_FIFO_SIZE</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">sq_num_cf_insts</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">FETCH_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xe0</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">ALU_UPDATE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x8</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_GPR_RESOURCE_MGMT_1</span><span class="p">,</span> <span class="n">NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_CONFIG</span><span class="p">,</span> <span class="p">(</span><span class="n">VC_ENABLE</span> <span class="o">|</span>
			   <span class="n">EXPORT_SRC_C</span> <span class="o">|</span>
			   <span class="n">GFX_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			   <span class="n">CS1_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			   <span class="n">CS2_PRIO</span><span class="p">(</span><span class="mi">1</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_CNTL_PS_FLUSH_REQ</span><span class="p">,</span> <span class="n">DYN_GPR_ENABLE</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_FORCE_EOV_MAX_CNTS</span><span class="p">,</span> <span class="p">(</span><span class="n">FORCE_EOV_MAX_CLK_CNT</span><span class="p">(</span><span class="mi">4095</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">FORCE_EOV_MAX_REZ_CNT</span><span class="p">(</span><span class="mi">255</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="n">CACHE_INVALIDATION</span><span class="p">(</span><span class="n">VC_AND_TC</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">AUTO_INVLD_EN</span><span class="p">(</span><span class="n">ES_AND_GS_AUTO</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_GS_VERTEX_REUSE</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_LINE_STIPPLE_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR0_SEL_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR0_SEL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR1_SEL_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR1_SEL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR2_SEL_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR2_SEL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR3_SEL_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR3_SEL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDP_MISC_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">HDP_FLUSH_INVALIDATE_CACHE</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MISC_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">hdp_host_path_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">,</span> <span class="n">hdp_host_path_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_CL_ENHANCE</span><span class="p">,</span> <span class="n">CLIP_VTX_REORDER_ENA</span> <span class="o">|</span> <span class="n">NUM_CLIP_SEQ</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * GART</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cayman_pcie_gart_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* flush hdp cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="cm">/* bits 0-7 are the VM contexts0-7 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_INVALIDATE_REQUEST</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cayman_pcie_gart_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No VRAM object for PCIE GART.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_table_vram_pin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">radeon_gart_restore</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MX_L1_TLB_CNTL</span><span class="p">,</span>
	       <span class="p">(</span><span class="mh">0xA</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">ENABLE_L1_TLB</span> <span class="o">|</span>
	       <span class="n">ENABLE_L1_FRAGMENT_PROCESSING</span> <span class="o">|</span>
	       <span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
	       <span class="n">ENABLE_ADVANCED_DRIVER_MODEL</span> <span class="o">|</span>
	       <span class="n">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span><span class="p">);</span>
	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_CACHE</span> <span class="o">|</span>
	       <span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
	       <span class="n">ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
	       <span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">CONTEXT1_IDENTITY_ACCESS_MODE</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="n">INVALIDATE_ALL_L1_TLBS</span> <span class="o">|</span> <span class="n">INVALIDATE_L2_CACHE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">L2_CACHE_BIGK_ASSOCIATIVITY</span> <span class="o">|</span>
	       <span class="n">L2_CACHE_BIGK_FRAGMENT_SIZE</span><span class="p">(</span><span class="mi">6</span><span class="p">));</span>
	<span class="cm">/* setup context0 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_START_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_END_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR</span><span class="p">,</span>
			<span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dummy_page</span><span class="p">.</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="n">ENABLE_CONTEXT</span> <span class="o">|</span> <span class="n">PAGE_TABLE_DEPTH</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x15D4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x15D8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x15DC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* empty context1-7 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_START_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_END_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* enable context1-7 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dummy_page</span><span class="p">.</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL</span><span class="p">,</span> <span class="n">ENABLE_CONTEXT</span> <span class="o">|</span> <span class="n">PAGE_TABLE_DEPTH</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</span><span class="p">);</span>

	<span class="n">cayman_pcie_gart_tlb_flush</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;PCIE GART of %uM enabled (table at 0x%016llX).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">),</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cayman_pcie_gart_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Disable all tables */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MX_L1_TLB_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L1_FRAGMENT_PROCESSING</span> <span class="o">|</span>
	       <span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
	       <span class="n">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span><span class="p">);</span>
	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
	       <span class="n">ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
	       <span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">CONTEXT1_IDENTITY_ACCESS_MODE</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">L2_CACHE_BIGK_ASSOCIATIVITY</span> <span class="o">|</span>
	       <span class="n">L2_CACHE_BIGK_FRAGMENT_SIZE</span><span class="p">(</span><span class="mi">6</span><span class="p">));</span>
	<span class="n">radeon_gart_table_vram_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cayman_pcie_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cayman_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cayman_cp_int_cntl_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			      <span class="kt">int</span> <span class="n">ring</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cp_int_cntl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">srbm_gfx_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_GFX_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SRBM_GFX_CNTL</span><span class="p">,</span> <span class="n">srbm_gfx_cntl</span> <span class="o">|</span> <span class="p">(</span><span class="n">ring</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL</span><span class="p">,</span> <span class="n">cp_int_cntl</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * CP.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cayman_fence_ring_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">fence_drv</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">].</span><span class="n">gpu_addr</span><span class="p">;</span>

	<span class="cm">/* flush read cache over gart for this vmid */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">CP_COHER_CNTL2</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SURFACE_SYNC</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_TC_ACTION_ENA</span> <span class="o">|</span> <span class="n">PACKET3_SH_ACTION_ENA</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span> <span class="cm">/* poll interval */</span>
	<span class="cm">/* EVENT_WRITE_EOP - flush caches, send int */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_EVENT_WRITE_EOP</span><span class="p">,</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">EVENT_TYPE</span><span class="p">(</span><span class="n">CACHE_FLUSH_AND_INV_EVENT_TS</span><span class="p">)</span> <span class="o">|</span> <span class="n">EVENT_INDEX</span><span class="p">(</span><span class="mi">5</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">|</span> <span class="n">DATA_SEL</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">INT_SEL</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">fence</span><span class="o">-&gt;</span><span class="n">seq</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cayman_ring_ib_execute</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">];</span>

	<span class="cm">/* set to DX10/11 mode */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_MODE_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_INDIRECT_BUFFER</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
			  <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
<span class="cp">#endif</span>
			  <span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">gpu_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">length_dw</span> <span class="o">|</span> <span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">vm_id</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>

	<span class="cm">/* flush read cache over gart for this vmid */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">CP_COHER_CNTL2</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">vm_id</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SURFACE_SYNC</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_TC_ACTION_ENA</span> <span class="o">|</span> <span class="n">PACKET3_SH_ACTION_ENA</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span> <span class="cm">/* poll interval */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cayman_cp_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">radeon_ttm_set_active_vram_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">CP_ME_HALT</span> <span class="o">|</span> <span class="n">CP_PFP_HALT</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cayman_cp_load_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">cayman_cp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CAYMAN_PFP_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CAYMAN_PM4_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_RADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cayman_cp_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to lock ring (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_ME_INITIALIZE</span><span class="p">,</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_ME_INITIALIZE_DEVICE_ID</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>

	<span class="n">cayman_cp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">cayman_default_size</span> <span class="o">+</span> <span class="mi">19</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to lock ring (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* setup clear context state */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_PREAMBLE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_PREAMBLE_BEGIN_CLEAR_STATE</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cayman_default_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">cayman_default_state</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_PREAMBLE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_PREAMBLE_END_CLEAR_STATE</span><span class="p">);</span>

	<span class="cm">/* set clear context state */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_CLEAR_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* SQ_VTX_BASE_VTX_LOC */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc0026f00</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* Clear consts */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc0036f00</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000bc4</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc0026900</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000316</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x0000000e</span><span class="p">);</span> <span class="cm">/* VGT_VERTEX_REUSE_BLOCK_CNTL */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span> <span class="cm">/*  */</span>

	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>

	<span class="cm">/* XXX init other rings */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cayman_cp_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cayman_cp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">radeon_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">]);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cayman_cp_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rb_bufsz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Reset cp; if cp is reset, then PA, SH, VGT also need to be reset */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="p">(</span><span class="n">SOFT_RESET_CP</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_PA</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_SH</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_VGT</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_SPI</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_SX</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_SEM_WAIT_TIMER</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_SEM_INCOMPLETE_TIMER_CNTL</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* Set the write pointer delay */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_WPTR_DELAY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_DEBUG</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">));</span>

	<span class="cm">/* ring 0 - compute and gfx */</span>
	<span class="cm">/* Set ring buffer size */</span>
	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_order</span><span class="p">(</span><span class="n">RADEON_GPU_PAGE_SIZE</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">rb_bufsz</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">BUF_SWAP_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Initialize the ring buffer&#39;s read and write pointers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_WPTR</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>

	<span class="cm">/* set the wb address wether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_RPTR_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_RPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_ADDR</span><span class="p">,</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_SCRATCH_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RB_NO_UPDATE</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_BASE</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CP_RB0_RPTR</span><span class="p">);</span>

	<span class="cm">/* ring1  - compute only */</span>
	<span class="cm">/* Set ring buffer size */</span>
	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">];</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_order</span><span class="p">(</span><span class="n">RADEON_GPU_PAGE_SIZE</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">rb_bufsz</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">BUF_SWAP_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Initialize the ring buffer&#39;s read and write pointers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_WPTR</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>

	<span class="cm">/* set the wb address wether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_RPTR_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP1_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_RPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP1_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_BASE</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CP_RB1_RPTR</span><span class="p">);</span>

	<span class="cm">/* ring2 - compute only */</span>
	<span class="cm">/* Set ring buffer size */</span>
	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">];</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_order</span><span class="p">(</span><span class="n">RADEON_GPU_PAGE_SIZE</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">rb_bufsz</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">BUF_SWAP_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Initialize the ring buffer&#39;s read and write pointers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_WPTR</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>

	<span class="cm">/* set the wb address wether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_RPTR_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP2_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_RPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP2_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_BASE</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CP_RB2_RPTR</span><span class="p">);</span>

	<span class="cm">/* start the rings */</span>
	<span class="n">cayman_cp_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="cm">/* this only test cp0 */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cayman_gpu_soft_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_reset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GUI_ACTIVE</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU softreset </span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE0=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE0</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE1=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE1</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  SRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_STATUS</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  VM_CONTEXT0_PROTECTION_FAULT_ADDR   0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x14F8</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  VM_CONTEXT0_PROTECTION_FAULT_STATUS 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x14D8</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x14FC</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x14DC</span><span class="p">));</span>

	<span class="n">evergreen_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">evergreen_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Disable CP parsing/prefetching */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_CNTL</span><span class="p">,</span> <span class="n">CP_ME_HALT</span> <span class="o">|</span> <span class="n">CP_PFP_HALT</span><span class="p">);</span>

	<span class="cm">/* reset all the gfx blocks */</span>
	<span class="n">grbm_reset</span> <span class="o">=</span> <span class="p">(</span><span class="n">SOFT_RESET_CP</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_CB</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_DB</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_GDS</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_PA</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SC</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SPI</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SH</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SX</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_TC</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_TA</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_VGT</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_IA</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_SOFT_RESET=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">grbm_reset</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">grbm_reset</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="cm">/* Wait a little for things to settle down */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE0=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE0</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE1=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE1</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  SRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_STATUS</span><span class="p">));</span>
	<span class="n">evergreen_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cayman_asic_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cayman_gpu_soft_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cayman_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* enable pcie gen2 link */</span>
	<span class="n">evergreen_pcie_gen2_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">ni_init_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">ni_init_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">ni_mc_load_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load MC firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_vram_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">evergreen_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">cayman_pcie_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">cayman_gpu_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">evergreen_blit_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_blit_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">copy</span><span class="p">.</span><span class="n">copy</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed blitter (%d) falling back to memcpy</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* allocate rlc buffers */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">si_rlc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to init rlc BOs!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_irq_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: IH init failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">evergreen_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span><span class="p">,</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">,</span>
			     <span class="n">CP_RB0_RPTR</span><span class="p">,</span> <span class="n">CP_RB0_WPTR</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span> <span class="mh">0xfffff</span><span class="p">,</span> <span class="n">RADEON_CP_PACKET2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">cayman_cp_load_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">cayman_cp_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_vm_manager_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_audio_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cayman_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,</span>
<span class="cm">	 * posting will perform necessary task to bring back GPU into good</span>
<span class="cm">	 * shape.</span>
<span class="cm">	 */</span>
	<span class="cm">/* post card */</span>
	<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">cayman_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;cayman startup failed on resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cayman_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* FIXME: we should wait for ring to be empty */</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_vm_manager_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_blit_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">cayman_cp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">evergreen_irq_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">cayman_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Plan is to move initialization in that function and use</span>
<span class="cm"> * helper function so that radeon_device_init pretty much</span>
<span class="cm"> * do nothing more than calling asic specific function. This</span>
<span class="cm"> * should also allow to remove a bunch of callback function</span>
<span class="cm"> * like vram_info.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cayman_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Read BIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Must be an ATOMBIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting atombios for cayman GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_atombios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Post card if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_card_posted</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Card not posted and no BIOS - ignoring</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;GPU not posted. posting now...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">r600_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* initialize memory controller */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">evergreen_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ih_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">64</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_pcie_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_vm_manager_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vm manager initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">cayman_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cayman_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r600_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
			<span class="n">si_rlc_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_vm_manager_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">cayman_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Don&#39;t start up if the MC ucode is missing.</span>
<span class="cm">	 * The default clocks and voltages before the MC ucode</span>
<span class="cm">	 * is loaded are not suffient for advanced operations.</span>
<span class="cm">	 *</span>
<span class="cm">	 * We can skip this check for TN, because there is no MC</span>
<span class="cm">	 * ucode.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: MC ucode required for NI+.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cayman_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_blit_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">cayman_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="n">si_rlc_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_vm_manager_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">cayman_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_vram_scratch_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * vm</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cayman_vm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* number of VMs */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vm_manager</span><span class="p">.</span><span class="n">nvm</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="cm">/* base offset of vram pages */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">FUS_MC_VM_FB_OFFSET</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&lt;&lt;=</span> <span class="mi">22</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vm_manager</span><span class="p">.</span><span class="n">vram_base_offset</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vm_manager</span><span class="p">.</span><span class="n">vram_base_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cayman_vm_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cayman_vm_bind</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_START_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_END_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">last_pfn</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">pt_gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="cm">/* flush hdp cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="cm">/* bits 0-7 are the VM contexts0-7 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_INVALIDATE_REQUEST</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">id</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cayman_vm_unbind</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_START_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_END_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* flush hdp cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="cm">/* bits 0-7 are the VM contexts0-7 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_INVALIDATE_REQUEST</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cayman_vm_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* flush hdp cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="cm">/* bits 0-7 are the VM contexts0-7 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_INVALIDATE_REQUEST</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define R600_PTE_VALID     (1 &lt;&lt; 0)</span>
<span class="cp">#define R600_PTE_SYSTEM    (1 &lt;&lt; 1)</span>
<span class="cp">#define R600_PTE_SNOOPED   (1 &lt;&lt; 2)</span>
<span class="cp">#define R600_PTE_READABLE  (1 &lt;&lt; 5)</span>
<span class="cp">#define R600_PTE_WRITEABLE (1 &lt;&lt; 6)</span>

<span class="kt">uint32_t</span> <span class="nf">cayman_vm_page_flags</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span>
			      <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">r600_flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">r600_flags</span> <span class="o">|=</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_VM_PAGE_VALID</span><span class="p">)</span> <span class="o">?</span> <span class="n">R600_PTE_VALID</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">r600_flags</span> <span class="o">|=</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_VM_PAGE_READABLE</span><span class="p">)</span> <span class="o">?</span> <span class="n">R600_PTE_READABLE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">r600_flags</span> <span class="o">|=</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_VM_PAGE_WRITEABLE</span><span class="p">)</span> <span class="o">?</span> <span class="n">R600_PTE_WRITEABLE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_VM_PAGE_SYSTEM</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_flags</span> <span class="o">|=</span> <span class="n">R600_PTE_SYSTEM</span><span class="p">;</span>
		<span class="n">r600_flags</span> <span class="o">|=</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_VM_PAGE_SNOOPED</span><span class="p">)</span> <span class="o">?</span> <span class="n">R600_PTE_SNOOPED</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r600_flags</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cayman_vm_set_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">pfn</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">pt</span><span class="p">;</span>

	<span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFFFFFFF000ULL</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">|=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">writeq</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">ptr</span> <span class="o">+</span> <span class="p">(</span><span class="n">pfn</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
