|rtc_test
CLK_50M => CLK_50M.IN2
RSTn => RSTn.IN1
rx => ~NO_FANOUT~
tx <= uarttx:u1.tx
DS1302_RST <= rtc_time:U2.RST
DS1302_SCLK <= rtc_time:U2.SCLK
DS1302_SIO <> rtc_time:U2.SIO


|rtc_test|clkdiv:u0
clk50 => cnt[0].CLK
clk50 => cnt[1].CLK
clk50 => cnt[2].CLK
clk50 => cnt[3].CLK
clk50 => cnt[4].CLK
clk50 => cnt[5].CLK
clk50 => cnt[6].CLK
clk50 => cnt[7].CLK
clk50 => cnt[8].CLK
clk50 => cnt[9].CLK
clk50 => cnt[10].CLK
clk50 => cnt[11].CLK
clk50 => cnt[12].CLK
clk50 => cnt[13].CLK
clk50 => cnt[14].CLK
clk50 => cnt[15].CLK
clk50 => clkout~reg0.CLK
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rtc_test|uarttx:u1
clk => presult.CLK
clk => idle~reg0.CLK
clk => tx~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => send.CLK
clk => wrsigrise.CLK
clk => wrsigbuf.CLK
datain[0] => Selector5.IN21
datain[0] => Selector7.IN16
datain[1] => presult.IN1
datain[1] => Selector5.IN20
datain[2] => presult.IN1
datain[2] => Selector5.IN19
datain[3] => presult.IN1
datain[3] => Selector5.IN18
datain[4] => presult.IN1
datain[4] => Selector5.IN17
datain[5] => presult.IN1
datain[5] => Selector5.IN16
datain[6] => presult.IN1
datain[6] => Selector5.IN15
datain[7] => presult.IN1
datain[7] => Selector5.IN14
wrsig => wrsigrise.IN1
wrsig => wrsigbuf.DATAIN
idle <= idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rtc_test|rtc_time:U2
CLK => CLK.IN1
RSTn => RSTn.IN1
Time_second[0] <= Time_second[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[1] <= Time_second[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[2] <= Time_second[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[3] <= Time_second[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[4] <= Time_second[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[5] <= Time_second[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[6] <= Time_second[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[7] <= Time_second[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[0] <= Time_munite[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[1] <= Time_munite[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[2] <= Time_munite[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[3] <= Time_munite[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[4] <= Time_munite[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[5] <= Time_munite[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[6] <= Time_munite[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[7] <= Time_munite[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[0] <= Time_hour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[1] <= Time_hour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[2] <= Time_hour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[3] <= Time_hour[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[4] <= Time_hour[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[5] <= Time_hour[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[6] <= Time_hour[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[7] <= Time_hour[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST <= ds1302_module:U1.RST
SCLK <= ds1302_module:U1.SCLK
SIO <> ds1302_module:U1.SIO


|rtc_test|rtc_time:U2|ds1302_module:U1
CLK => CLK.IN2
RSTn => RSTn.IN2
Start_Sig[0] => Start_Sig[0].IN1
Start_Sig[1] => Start_Sig[1].IN1
Start_Sig[2] => Start_Sig[2].IN1
Start_Sig[3] => Start_Sig[3].IN1
Start_Sig[4] => Start_Sig[4].IN1
Start_Sig[5] => Start_Sig[5].IN1
Start_Sig[6] => Start_Sig[6].IN1
Start_Sig[7] => Start_Sig[7].IN1
Done_Sig <= cmd_control:U1.Done_Sig
Time_Write_Data[0] => Time_Write_Data[0].IN1
Time_Write_Data[1] => Time_Write_Data[1].IN1
Time_Write_Data[2] => Time_Write_Data[2].IN1
Time_Write_Data[3] => Time_Write_Data[3].IN1
Time_Write_Data[4] => Time_Write_Data[4].IN1
Time_Write_Data[5] => Time_Write_Data[5].IN1
Time_Write_Data[6] => Time_Write_Data[6].IN1
Time_Write_Data[7] => Time_Write_Data[7].IN1
Time_Read_Data[0] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[1] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[2] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[3] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[4] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[5] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[6] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[7] <= cmd_control:U1.Time_Read_Data
RST <= i2c_com:U2.RST
SCLK <= i2c_com:U2.SCLK
SIO <> i2c_com:U2.SIO


|rtc_test|rtc_time:U2|ds1302_module:U1|cmd_control:U1
CLK => isDone.CLK
CLK => isStart[0].CLK
CLK => isStart[1].CLK
CLK => rRead[0].CLK
CLK => rRead[1].CLK
CLK => rRead[2].CLK
CLK => rRead[3].CLK
CLK => rRead[4].CLK
CLK => rRead[5].CLK
CLK => rRead[6].CLK
CLK => rRead[7].CLK
CLK => i[0].CLK
CLK => i[1].CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
RSTn => rData[0].ACLR
RSTn => rData[1].ACLR
RSTn => rData[2].ACLR
RSTn => rData[3].ACLR
RSTn => rData[4].ACLR
RSTn => rData[5].ACLR
RSTn => rData[6].ACLR
RSTn => rData[7].ACLR
RSTn => rAddr[0].ACLR
RSTn => rAddr[1].ACLR
RSTn => rAddr[2].ACLR
RSTn => rAddr[3].ACLR
RSTn => rAddr[4].ACLR
RSTn => rAddr[5].ACLR
RSTn => rAddr[6].ACLR
RSTn => rAddr[7].ACLR
RSTn => isDone.ACLR
RSTn => isStart[0].ACLR
RSTn => isStart[1].ACLR
RSTn => rRead[0].ACLR
RSTn => rRead[1].ACLR
RSTn => rRead[2].ACLR
RSTn => rRead[3].ACLR
RSTn => rRead[4].ACLR
RSTn => rRead[5].ACLR
RSTn => rRead[6].ACLR
RSTn => rRead[7].ACLR
RSTn => i[0].ACLR
RSTn => i[1].ACLR
Start_Sig[0] => Decoder0.IN7
Start_Sig[0] => WideOr12.IN0
Start_Sig[1] => Decoder0.IN6
Start_Sig[1] => WideOr12.IN1
Start_Sig[2] => Decoder0.IN5
Start_Sig[2] => WideOr12.IN2
Start_Sig[3] => Decoder0.IN4
Start_Sig[3] => WideOr11.IN0
Start_Sig[4] => Decoder0.IN3
Start_Sig[4] => WideOr11.IN1
Start_Sig[5] => Decoder0.IN2
Start_Sig[5] => WideOr11.IN2
Start_Sig[6] => Decoder0.IN1
Start_Sig[6] => WideOr11.IN3
Start_Sig[7] => Decoder0.IN0
Start_Sig[7] => WideOr11.IN4
Done_Sig <= isDone.DB_MAX_OUTPUT_PORT_TYPE
Time_Write_Data[0] => Selector11.IN4
Time_Write_Data[1] => Selector10.IN4
Time_Write_Data[2] => Selector9.IN4
Time_Write_Data[3] => Selector8.IN4
Time_Write_Data[4] => Selector7.IN4
Time_Write_Data[5] => Selector6.IN4
Time_Write_Data[6] => Selector5.IN4
Time_Write_Data[7] => Selector4.IN6
Time_Read_Data[0] <= rRead[0].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[1] <= rRead[1].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[2] <= rRead[2].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[3] <= rRead[3].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[4] <= rRead[4].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[5] <= rRead[5].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[6] <= rRead[6].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[7] <= rRead[7].DB_MAX_OUTPUT_PORT_TYPE
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => i.OUTPUTSELECT
Access_Done_Sig => i.OUTPUTSELECT
Access_Done_Sig => isStart.DATAB
Access_Done_Sig => isStart.DATAB
Access_Start_Sig[0] <= isStart[0].DB_MAX_OUTPUT_PORT_TYPE
Access_Start_Sig[1] <= isStart[1].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[0] => rRead.DATAB
Read_Data[1] => rRead.DATAB
Read_Data[2] => rRead.DATAB
Read_Data[3] => rRead.DATAB
Read_Data[4] => rRead.DATAB
Read_Data[5] => rRead.DATAB
Read_Data[6] => rRead.DATAB
Read_Data[7] => rRead.DATAB
Words_Addr[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE


|rtc_test|rtc_time:U2|ds1302_module:U1|i2c_com:U2
CLK => isDone.CLK
CLK => isOut.CLK
CLK => rSIO.CLK
CLK => rRST.CLK
CLK => rSCLK.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => i[0].CLK
CLK => i[1].CLK
CLK => i[2].CLK
CLK => i[3].CLK
CLK => i[4].CLK
CLK => i[5].CLK
CLK => Count1[0].CLK
CLK => Count1[1].CLK
CLK => Count1[2].CLK
CLK => Count1[3].CLK
CLK => Count1[4].CLK
RSTn => isDone.ACLR
RSTn => isOut.ACLR
RSTn => rSIO.ACLR
RSTn => rRST.ACLR
RSTn => rSCLK.ACLR
RSTn => rData[0].ACLR
RSTn => rData[1].ACLR
RSTn => rData[2].ACLR
RSTn => rData[3].ACLR
RSTn => rData[4].ACLR
RSTn => rData[5].ACLR
RSTn => rData[6].ACLR
RSTn => rData[7].ACLR
RSTn => i[0].ACLR
RSTn => i[1].ACLR
RSTn => i[2].ACLR
RSTn => i[3].ACLR
RSTn => i[4].ACLR
RSTn => i[5].ACLR
RSTn => Count1[0].ACLR
RSTn => Count1[1].ACLR
RSTn => Count1[2].ACLR
RSTn => Count1[3].ACLR
RSTn => Count1[4].ACLR
Start_Sig[0] => always0.IN0
Start_Sig[0] => isDone.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => rRST.OUTPUTSELECT
Start_Sig[0] => isOut.OUTPUTSELECT
Start_Sig[0] => rSCLK.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rSIO.OUTPUTSELECT
Start_Sig[1] => always0.IN1
Start_Sig[1] => isDone.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => rRST.OUTPUTSELECT
Start_Sig[1] => rSCLK.OUTPUTSELECT
Start_Sig[1] => rSIO.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => isOut.OUTPUTSELECT
Words_Addr[0] => Selector9.IN3
Words_Addr[0] => Selector27.IN4
Words_Addr[1] => Selector8.IN3
Words_Addr[1] => Selector26.IN4
Words_Addr[2] => Selector7.IN3
Words_Addr[2] => Selector25.IN4
Words_Addr[3] => Selector6.IN3
Words_Addr[3] => Selector24.IN4
Words_Addr[4] => Selector5.IN3
Words_Addr[4] => Selector23.IN4
Words_Addr[5] => Selector4.IN3
Words_Addr[5] => Selector22.IN4
Words_Addr[6] => Selector3.IN3
Words_Addr[6] => Selector21.IN4
Words_Addr[7] => Selector2.IN3
Words_Addr[7] => Selector20.IN4
Write_Data[0] => Selector9.IN4
Write_Data[1] => Selector8.IN4
Write_Data[2] => Selector7.IN4
Write_Data[3] => Selector6.IN4
Write_Data[4] => Selector5.IN4
Write_Data[5] => Selector4.IN4
Write_Data[6] => Selector3.IN4
Write_Data[7] => Selector2.IN4
Read_Data[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
Done_Sig <= isDone.DB_MAX_OUTPUT_PORT_TYPE
RST <= rRST.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= rSCLK.DB_MAX_OUTPUT_PORT_TYPE
SIO <> SIO


