#ifndef REGISTER_DEFINITIONS_H
#define REGISTER_DEFINITIONS_H

#define PERIPH_BASE 				(0x40000000U)
#define AHB1_OFFSET                 (0x00020000U)
#define AHB1_BASE                   (PERIPH_BASE + AHB1_OFFSET)

/* GPIO_D is at an offset of 0x0C00 from the AHB1_BASE */
#define GPIOD_OFFSET                (0x0C00U)
#define GPIOD_BASE                  (AHB1_BASE + GPIOD_OFFSET)

/* Before using a peripheral, need to enable its clock via RCC */
#define RCC_OFFSET                  (0x3800U)
#define RCC_BASE                    (AHB1_BASE + RCC_OFFSET)

/* Registers of Reset and Clock enable for AHB1 */
#define RCC_AHB1_RST_R_OFFSET       (0x10U)
#define RCC_AHB1_CLKEN_R_OFFSET     (0x30U)
#define RCC_AHB1_RST_R              (RCC_BASE + RCC_AHB1_RST_R_OFFSET)
#define RCC_AHB1_CLKEN_R            (RCC_BASE + RCC_AHB1_CLKEN_R_OFFSET)

/* Mode register for GPIO */
#define GPIO_MODE_R_OFFSET          (0x00U)
#define GPIO_MODE_R                 (GPIOD_BASE + GPIO_MODE_R_OFFSET)

/* To enable the GPIO_D Clock, the corresponding bit in RCC_AHB1_CLKEN_R
 * has to be set, which is bit 3
 * */
#define GPIO_D_EN                   (0x1 << 3)

/* Output Data register */
#define GPIO_OD_R_OFFSET            (0x14)


#endif /* REGISTER_DEFINITIONS_H */
