{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551129535896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551129535912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 22:18:55 2019 " "Processing started: Mon Feb 25 22:18:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551129535912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129535912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_oscilloscope -c DE1_oscilloscope " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_oscilloscope -c DE1_oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129535912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551129537472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551129537472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_oscilloscope.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file de1_oscilloscope.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_oscilloscope-structure " "Found design unit 1: DE1_oscilloscope-structure" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554601 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_oscilloscope " "Found entity 1: DE1_oscilloscope" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xydisplay.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file xydisplay.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XYdisplay-RTL " "Found design unit 1: XYdisplay-RTL" {  } { { "XYdisplay.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/XYdisplay.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554632 ""} { "Info" "ISGN_ENTITY_NAME" "1 XYdisplay " "Found entity 1: XYdisplay" {  } { { "XYdisplay.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/XYdisplay.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_for_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_for_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_for_vga-rtl " "Found design unit 1: pll_for_vga-rtl" {  } { { "pll_for_vga.vhd" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/pll_for_vga.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554632 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_for_vga " "Found entity 1: pll_for_vga" {  } { { "pll_for_vga.vhd" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/pll_for_vga.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_for_vga/pll_for_vga_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_for_vga/pll_for_vga_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_for_vga_0002 " "Found entity 1: pll_for_vga_0002" {  } { { "pll_for_vga/pll_for_vga_0002.v" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/pll_for_vga/pll_for_vga_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_adc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file read_adc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_ADC-RTL " "Found design unit 1: read_ADC-RTL" {  } { { "read_ADC.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/read_ADC.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554679 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_ADC " "Found entity 1: read_ADC" {  } { { "read_ADC.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/read_ADC.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_read_adc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test_read_adc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_read_ADC-test " "Found design unit 1: test_read_ADC-test" {  } { { "test_read_ADC.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/test_read_ADC.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554694 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_read_ADC " "Found entity 1: test_read_ADC" {  } { { "test_read_ADC.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/test_read_ADC.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_via_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file display_via_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_via_memory-RTL " "Found design unit 1: display_via_memory-RTL" {  } { { "display_via_memory.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554725 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_via_memory " "Found entity 1: display_via_memory" {  } { { "display_via_memory.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_detection.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file key_detection.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_detection-RTL " "Found design unit 1: key_detection-RTL" {  } { { "key_detection.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/key_detection.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554725 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_detection " "Found entity 1: key_detection" {  } { { "key_detection.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/key_detection.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "measure_frequency.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file measure_frequency.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 measure_frequency-RTL " "Found design unit 1: measure_frequency-RTL" {  } { { "measure_frequency.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/measure_frequency.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554757 ""} { "Info" "ISGN_ENTITY_NAME" "1 measure_frequency " "Found entity 1: measure_frequency" {  } { { "measure_frequency.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/measure_frequency.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_key_detection.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test_key_detection.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_key_detection-RTL " "Found design unit 1: test_key_detection-RTL" {  } { { "test_key_detection.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/test_key_detection.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554772 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_key_detection " "Found entity 1: test_key_detection" {  } { { "test_key_detection.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/test_key_detection.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc_bin_to_6x7seg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file calc_bin_to_6x7seg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc_bin_to_6x7seg-RTL " "Found design unit 1: calc_bin_to_6x7seg-RTL" {  } { { "calc_bin_to_6x7seg.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/calc_bin_to_6x7seg.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554788 ""} { "Info" "ISGN_ENTITY_NAME" "1 calc_bin_to_6x7seg " "Found entity 1: calc_bin_to_6x7seg" {  } { { "calc_bin_to_6x7seg.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/calc_bin_to_6x7seg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_calc_bin_to_6x7seg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test_calc_bin_to_6x7seg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_calc_bin_to_6x7seg-test " "Found design unit 1: test_calc_bin_to_6x7seg-test" {  } { { "test_calc_bin_to_6x7seg.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/test_calc_bin_to_6x7seg.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554803 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_calc_bin_to_6x7seg " "Found entity 1: test_calc_bin_to_6x7seg" {  } { { "test_calc_bin_to_6x7seg.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/test_calc_bin_to_6x7seg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-RTL " "Found design unit 1: signal_generator-RTL" {  } { { "signal_generator.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/signal_generator.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554819 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "signal_generator.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/signal_generator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129554819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129554819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_oscilloscope " "Elaborating entity \"DE1_oscilloscope\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551129555147 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_button_pressed_once DE1_oscilloscope.vhdl(336) " "VHDL Process Statement warning at DE1_oscilloscope.vhdl(336): signal \"reset_button_pressed_once\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551129555209 "|DE1_oscilloscope"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator signal_generator:signal_creation " "Elaborating entity \"signal_generator\" for hierarchy \"signal_generator:signal_creation\"" {  } { { "DE1_oscilloscope.vhdl" "signal_creation" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_via_memory display_via_memory:disp_via_mem " "Elaborating entity \"display_via_memory\" for hierarchy \"display_via_memory:disp_via_mem\"" {  } { { "DE1_oscilloscope.vhdl" "disp_via_mem" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_enable display_via_memory.vhdl(86) " "Verilog HDL or VHDL warning at display_via_memory.vhdl(86): object \"video_enable\" assigned a value but never read" {  } { { "display_via_memory.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551129555739 "|DE1_oscilloscope|display_via_memory:disp_via_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_vga display_via_memory:disp_via_mem\|pll_for_vga:vga_pll " "Elaborating entity \"pll_for_vga\" for hierarchy \"display_via_memory:disp_via_mem\|pll_for_vga:vga_pll\"" {  } { { "display_via_memory.vhdl" "vga_pll" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_vga_0002 display_via_memory:disp_via_mem\|pll_for_vga:vga_pll\|pll_for_vga_0002:pll_for_vga_inst " "Elaborating entity \"pll_for_vga_0002\" for hierarchy \"display_via_memory:disp_via_mem\|pll_for_vga:vga_pll\|pll_for_vga_0002:pll_for_vga_inst\"" {  } { { "pll_for_vga.vhd" "pll_for_vga_inst" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/pll_for_vga.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll display_via_memory:disp_via_mem\|pll_for_vga:vga_pll\|pll_for_vga_0002:pll_for_vga_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"display_via_memory:disp_via_mem\|pll_for_vga:vga_pll\|pll_for_vga_0002:pll_for_vga_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_for_vga/pll_for_vga_0002.v" "altera_pll_i" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/pll_for_vga/pll_for_vga_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555833 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551129555880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_via_memory:disp_via_mem\|pll_for_vga:vga_pll\|pll_for_vga_0002:pll_for_vga_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"display_via_memory:disp_via_mem\|pll_for_vga:vga_pll\|pll_for_vga_0002:pll_for_vga_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_for_vga/pll_for_vga_0002.v" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/pll_for_vga/pll_for_vga_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_via_memory:disp_via_mem\|pll_for_vga:vga_pll\|pll_for_vga_0002:pll_for_vga_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"display_via_memory:disp_via_mem\|pll_for_vga:vga_pll\|pll_for_vga_0002:pll_for_vga_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 106.481481 MHz " "Parameter \"output_clock_frequency0\" = \"106.481481 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129555911 ""}  } { { "pll_for_vga/pll_for_vga_0002.v" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/pll_for_vga/pll_for_vga_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551129555911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XYdisplay display_via_memory:disp_via_mem\|XYdisplay:display " "Elaborating entity \"XYdisplay\" for hierarchy \"display_via_memory:disp_via_mem\|XYdisplay:display\"" {  } { { "display_via_memory.vhdl" "display" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detection key_detection:input_keys " "Elaborating entity \"key_detection\" for hierarchy \"key_detection:input_keys\"" {  } { { "DE1_oscilloscope.vhdl" "input_keys" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measure_frequency measure_frequency:frequency_measure_process " "Elaborating entity \"measure_frequency\" for hierarchy \"measure_frequency:frequency_measure_process\"" {  } { { "DE1_oscilloscope.vhdl" "frequency_measure_process" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_ADC read_ADC:readADC " "Elaborating entity \"read_ADC\" for hierarchy \"read_ADC:readADC\"" {  } { { "DE1_oscilloscope.vhdl" "readADC" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129555973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_bin_to_6x7seg calc_bin_to_6x7seg:calc_seg " "Elaborating entity \"calc_bin_to_6x7seg\" for hierarchy \"calc_bin_to_6x7seg:calc_seg\"" {  } { { "DE1_oscilloscope.vhdl" "calc_seg" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129556036 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_via_memory:disp_via_mem\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_via_memory:disp_via_mem\|Mod0\"" {  } { { "display_via_memory.vhdl" "Mod0" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129572229 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_via_memory:disp_via_mem\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_via_memory:disp_via_mem\|Mod1\"" {  } { { "display_via_memory.vhdl" "Mod1" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129572229 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE1_oscilloscope.vhdl" "Div1" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 804 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129572229 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE1_oscilloscope.vhdl" "Div0" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 789 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129572229 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551129572229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_via_memory:disp_via_mem\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display_via_memory:disp_via_mem\|lpm_divide:Mod0\"" {  } { { "display_via_memory.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129572416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_via_memory:disp_via_mem\|lpm_divide:Mod0 " "Instantiated megafunction \"display_via_memory:disp_via_mem\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572416 ""}  } { { "display_via_memory.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551129572416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129572510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129572510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129572541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129572541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129572572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129572572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_via_memory:disp_via_mem\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display_via_memory:disp_via_mem\|lpm_divide:Mod1\"" {  } { { "display_via_memory.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129572650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_via_memory:disp_via_mem\|lpm_divide:Mod1 " "Instantiated megafunction \"display_via_memory:disp_via_mem\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572650 ""}  } { { "display_via_memory.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/display_via_memory.vhdl" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551129572650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/db/lpm_divide_u4m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129572712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129572712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129572744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129572744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/db/alt_u_div_82f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129572775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129572775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 804 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129572822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551129572822 ""}  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 804 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551129572822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129572884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129572884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129572915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129572915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551129572946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129572946 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1551129581152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1551129581152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[32\]\" and its non-tri-state driver." {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1551129581152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[33\]\" and its non-tri-state driver." {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1551129581152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[34\]\" and its non-tri-state driver." {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1551129581152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[35\]\" and its non-tri-state driver." {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1551129581152 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1551129581152 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1551129581230 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1551129581230 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[29\] VCC pin " "The pin \"GPIO_1\[29\]\" is fed by VCC" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 1 1551129581526 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 1 1551129581526 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129583352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129583352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129583352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129583352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[34\]~synth " "Node \"GPIO_1\[34\]~synth\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129583352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129583352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129583352 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551129583352 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551129583352 "|DE1_oscilloscope|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551129583352 "|DE1_oscilloscope|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551129583352 "|DE1_oscilloscope|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551129583352 "|DE1_oscilloscope|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551129583352 "|DE1_oscilloscope|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551129583352 "|DE1_oscilloscope|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551129583352 "|DE1_oscilloscope|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551129583352 "|DE1_oscilloscope|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551129583352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551129584428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551129592914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551129592914 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_oscilloscope.vhdl" "" { Text "C:/Users/TheeYo/Documents/FPGA/DE1_oscilloscope/DE1_oscilloscope.vhdl" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551129595426 "|DE1_oscilloscope|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551129595426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22474 " "Implemented 22474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551129595488 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551129595488 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551129595488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22298 " "Implemented 22298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551129595488 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551129595488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551129595488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551129595551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 22:19:55 2019 " "Processing ended: Mon Feb 25 22:19:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551129595551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551129595551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551129595551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551129595551 ""}
