;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 300, <90
	DJN 500, <-482
	SUB #0, -0
	SPL 0, #802
	SUB #0, -40
	SPL <121, 103
	ADD 210, 30
	SUB #50, -40
	SUB #50, -40
	SUB @121, 103
	SUB @127, 106
	SUB @121, 106
	SUB @-127, 100
	SPL 0, <402
	SUB @127, 106
	SLT 210, 30
	SUB 500, -482
	SUB #50, -40
	SUB #50, -40
	MOV -1, <-20
	MOV -7, <-20
	SUB @5, 0
	SUB 300, <90
	JMP -1, @-20
	JMZ 30, 9
	JMP -1, @-20
	JMZ 30, 9
	MOV -7, <-20
	SUB @5, 0
	ADD 30, 9
	SUB @5, 0
	MOV -7, <-20
	JMP -1, @-20
	ADD 330, -9
	JMP -1, #-23
	ADD 30, 9
	SUB 5, 20
	JMZ 30, 9
	SPL @300, 90
	SUB 0, 900
	SPL 0, <402
	SUB #50, -40
	SPL 0, <402
	SUB #50, -40
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
