force uut.rand_data[6]=1;
force uut.rand_data[5]=0;
force uut.rand_data[5]=1;
force uut.rand_data[4]=0;
force uut.rand_data[4]=1;
force uut.rand_data[3]=0;
force uut.rand_data[3]=1;
force uut.rand_data[2]=0;
force uut.rand_data[2]=1;
force uut.rand_data[1]=0;
force uut.rand_data[1]=1;
force uut.rand_data[0]=0;
force uut.rand_data[0]=1;
force uut.pc[7]=0;
force uut.IF_stage_inst.U81.Y=0;
force uut.pc[7]=1;
force uut.IF_stage_inst.U81.Y=1;
force uut.IF_stage_inst.U81.B0=1;
force uut.rand.U3.Y=0;
force uut.rand.U3.AN=0;
force uut.rand.U3.B=1;
force uut.rand.U3.C=1;
force uut.rand.U3.C=0;
force uut.rand.U3.B=0;
force uut.rand.U3.AN=1;
force uut.rand.U3.Y=1;
force uut.rand.U4.Y=0;
force uut.rand.U4.A=1;
force uut.rand.U4.Y=1;
force uut.rand.U4.A=0;
force uut.rand.U5.Y=0;
force uut.rand.U5.A=1;
force uut.rand.U5.Y=1;
force uut.rand.U5.A=0;
force uut.rand.U6.Y=0;
force uut.rand.U6.A=1;
force uut.rand.U6.B=1;
force uut.rand.U6.B=0;
force uut.rand.U6.A=0;
force uut.rand.U6.Y=1;
force uut.rand.U7.Y=0;
force uut.rand.U7.A=1;
force uut.rand.U7.Y=1;
force uut.rand.U7.A=0;
force uut.rand.U8.Y=0;
force uut.rand.U8.A=1;
force uut.rand.U8.B=1;
force uut.rand.U8.C=1;
force uut.rand.U27.A0=0;
force uut.inst_write_data[9]=0;
force uut.rand.U27.Y=0;
force uut.rand.U27.A2=0;
force uut.rand.U27.A1=0;
force uut.rand.U26.Y=1;
force uut.rand.U27.B0=1;
force uut.inst_write_data[9]=1;
force uut.rand.U27.Y=1;
force uut.rand.U27.B0=0;
force uut.rand.U26.Y=0;
force uut.rand.U26.B1=0;
force uut.rand.U26.B0=1;
force uut.rand.U26.B1=1;
force uut.rand.U26.B0=0;
force uut.rand.U26.A1=0;
force uut.rand.U26.A1=1;
force uut.rand.U26.A0=1;
force uut.rand.U26.A0=0;
force uut.rand.U8.C=0;
force uut.rand.U8.B=0;
force uut.rand.U8.A=0;
force uut.rand.U27.A1=1;
force uut.rand.U27.A2=1;
force uut.rand.U27.A0=1;
force uut.rand.U8.Y=1;
force uut.inst_write_data[15]=0;
force uut.rand.U9.Y=0;
force uut.rand.U9.A=0;
force uut.inst_write_data[15]=1;
force uut.rand.U9.Y=1;
force uut.rand.U9.A=1;
force uut.inst_write_data[14]=0;
force uut.rand.U10.Y=0;
force uut.rand.U10.A=0;
force uut.inst_write_data[14]=1;
force uut.rand.U10.Y=1;
force uut.rand.U10.A=1;
force uut.inst_write_data[13]=0;
force uut.rand.U11.Y=0;
force uut.rand.U11.A=0;
force uut.inst_write_data[13]=1;
force uut.rand.U11.Y=1;
force uut.rand.U11.A=1;
force uut.inst_write_data[12]=0;
force uut.rand.U12.Y=0;
force uut.rand.U12.A=0;
force uut.inst_write_data[12]=1;
force uut.rand.U12.Y=1;
force uut.rand.U12.A=1;
force uut.rand.U13.A0=0;
force uut.rand.U13.A1=0;
force uut.inst_write_data[0]=1;
force uut.rand.U13.Y=1;
force uut.inst_write_data[0]=0;
force uut.rand.U13.Y=0;
force uut.rand.U13.B1=1;
force uut.rand.U13.B0=1;
force uut.rand.U13.B1=0;
force uut.rand.U13.B0=0;
force uut.rand.U13.A1=1;
force uut.rand.U13.A0=1;
force uut.rand.U14.Y=0;
force uut.rand.U14.B=1;
force uut.rand.U14.A=1;
force uut.rand.U14.Y=1;
force uut.rand.U14.A=0;
force uut.rand.U14.B=0;
force uut.rand.U15.A0=0;
force uut.rand.U15.A1=0;
force uut.rand.U15.Y=1;
force uut.rand.U15.Y=0;
force uut.rand.U15.B1=1;
force uut.rand.U15.B0=1;
force uut.rand.U15.B1=0;
force uut.rand.U15.B0=0;
force uut.rand.U15.A1=1;
force uut.rand.U15.A0=1;
force uut.rand.U16.A0=0;
force uut.rand.U16.A1=0;
force uut.rand.U16.Y=1;
force uut.rand.U16.Y=0;
force uut.rand.U16.B1=1;
force uut.rand.U16.B0=1;
force uut.rand.U16.B1=0;
force uut.rand.U16.B0=0;
force uut.rand.U16.A1=1;
force uut.rand.U16.A0=1;
force uut.rand.U17.A0=0;
force uut.rand.U17.A1=0;
force uut.inst_write_data[1]=1;
force uut.rand.U17.Y=1;
force uut.inst_write_data[1]=0;
force uut.rand.U17.Y=0;
force uut.rand.U17.B1=1;
force uut.rand.U17.B0=1;
force uut.rand.U17.B1=0;
force uut.rand.U17.B0=0;
force uut.rand.U17.A1=1;
force uut.rand.U17.A0=1;
force uut.rand.U18.A0=0;
force uut.rand.U18.A1=0;
force uut.inst_write_data[2]=1;
force uut.rand.U18.Y=1;
force uut.inst_write_data[2]=0;
force uut.rand.U18.Y=0;
force uut.rand.U18.B1=1;
force uut.rand.U18.B0=1;
force uut.rand.U18.B1=0;
force uut.rand.U18.B0=0;
force uut.rand.U18.A1=1;
force uut.rand.U18.A0=1;
force uut.rand.U19.Y=0;
force uut.rand.U19.B=1;
force uut.rand.U19.A=1;
force uut.rand.U19.B=0;
force uut.rand.U19.A=0;
force uut.rand.U19.Y=1;
force uut.rand.U20.A0=0;
force uut.rand.U20.A1=0;
force uut.inst_write_data[3]=1;
force uut.rand.U20.Y=1;
force uut.inst_write_data[3]=0;
force uut.rand.U20.Y=0;
force uut.rand.U20.B1=1;
force uut.rand.U20.B0=1;
force uut.rand.U20.B1=0;
force uut.rand.U20.B0=0;
force uut.rand.U20.A1=1;
force uut.rand.U20.A0=1;
force uut.rand.U21.A0=0;
force uut.rand.U21.A1=0;
force uut.inst_write_data[4]=1;
force uut.rand.U21.Y=1;
force uut.inst_write_data[4]=0;
force uut.rand.U21.Y=0;
force uut.rand.U21.B1=1;
force uut.rand.U21.B0=1;
force uut.rand.U21.B1=0;
force uut.rand.U21.B0=0;
force uut.rand.U21.A1=1;
force uut.rand.U21.A0=1;
force uut.rand.U22.A0=0;
force uut.rand.U22.A1=0;
force uut.inst_write_data[5]=1;
force uut.rand.U22.Y=1;
force uut.inst_write_data[5]=0;
force uut.rand.U22.Y=0;
force uut.rand.U22.B1=1;
force uut.rand.U22.B0=1;
force uut.rand.U22.B1=0;
force uut.rand.U22.B0=0;
force uut.rand.U22.A1=1;
force uut.rand.U22.A0=1;
force uut.rand.U23.A0=0;
force uut.rand.U23.A1=0;
force uut.inst_write_data[6]=1;
force uut.rand.U23.Y=1;
force uut.inst_write_data[6]=0;
force uut.rand.U23.Y=0;
force uut.rand.U23.B1=1;
force uut.rand.U23.B0=1;
force uut.rand.U23.B1=0;
force uut.rand.U23.B0=0;
force uut.rand.U23.A1=1;
force uut.rand.U23.A0=1;
force uut.rand.U24.A0=0;
force uut.rand.U24.A1=0;
force uut.inst_write_data[7]=1;
force uut.rand.U24.Y=1;
force uut.inst_write_data[7]=0;
force uut.rand.U24.Y=0;
force uut.rand.U24.B1=1;
force uut.rand.U24.B0=1;
force uut.rand.U24.B1=0;
force uut.rand.U24.B0=0;
force uut.rand.U24.A1=1;
force uut.rand.U24.A0=1;
force uut.rand.U25.A0=0;
force uut.rand.U25.A1=0;
force uut.inst_write_data[8]=1;
force uut.rand.U25.Y=1;
force uut.inst_write_data[8]=0;
force uut.rand.U25.Y=0;
force uut.rand.U25.B1=1;
force uut.rand.U25.B0=1;
force uut.rand.U25.B1=0;
force uut.rand.U25.B0=0;
force uut.rand.U25.A1=1;
force uut.rand.U25.A0=1;
force uut.reg_read_addr_1[2]=0;
force uut.ID_stage_inst.U48.Y=0;
force uut.ID_stage_inst.U48.A=0;
force uut.reg_read_addr_1[2]=1;
force uut.ID_stage_inst.U48.Y=1;
force uut.ID_stage_inst.U48.A=1;
force uut.reg_read_addr_1[1]=0;
force uut.ID_stage_inst.U49.Y=0;
force uut.ID_stage_inst.U49.A=0;
force uut.reg_read_addr_1[1]=1;
force uut.ID_stage_inst.U49.Y=1;
force uut.ID_stage_inst.U49.A=1;
force uut.reg_read_addr_1[0]=0;
force uut.ID_stage_inst.U50.Y=0;
force uut.ID_stage_inst.U50.A=0;
force uut.reg_read_addr_1[0]=1;
force uut.ID_stage_inst.U50.Y=1;
force uut.ID_stage_inst.U50.A=1;
force uut.mem_write_en=0;
force uut.MEM_stage_inst.U9.Y=0;
force uut.MEM_stage_inst.U9.A=0;
force uut.mem_write_en=1;
force uut.MEM_stage_inst.U9.Y=1;
force uut.MEM_stage_inst.U9.A=1;
force uut.mem_access_addr[15]=0;
force uut.MEM_stage_inst.U10.Y=0;
force uut.MEM_stage_inst.U10.A=0;
force uut.mem_access_addr[15]=1;
force uut.MEM_stage_inst.U10.Y=1;
force uut.MEM_stage_inst.U10.A=1;
force uut.mem_access_addr[14]=0;
force uut.MEM_stage_inst.U11.Y=0;
force uut.MEM_stage_inst.U11.A=0;
force uut.mem_access_addr[14]=1;
force uut.MEM_stage_inst.U11.Y=1;
force uut.MEM_stage_inst.U11.A=1;
force uut.mem_access_addr[13]=0;
force uut.MEM_stage_inst.U12.Y=0;
force uut.MEM_stage_inst.U12.A=0;
force uut.mem_access_addr[13]=1;
force uut.MEM_stage_inst.U12.Y=1;
force uut.MEM_stage_inst.U12.A=1;
force uut.mem_access_addr[12]=0;
force uut.MEM_stage_inst.U13.Y=0;
force uut.MEM_stage_inst.U13.A=0;
force uut.mem_access_addr[12]=1;
force uut.MEM_stage_inst.U13.Y=1;
force uut.MEM_stage_inst.U13.A=1;
force uut.mem_access_addr[11]=0;
force uut.MEM_stage_inst.U14.Y=0;
force uut.MEM_stage_inst.U14.A=0;
force uut.mem_access_addr[11]=1;
force uut.MEM_stage_inst.U14.Y=1;
force uut.MEM_stage_inst.U14.A=1;
force uut.mem_access_addr[10]=0;
force uut.MEM_stage_inst.U15.Y=0;
force uut.MEM_stage_inst.U15.A=0;
force uut.mem_access_addr[10]=1;
force uut.MEM_stage_inst.U15.Y=1;
force uut.MEM_stage_inst.U15.A=1;
force uut.mem_access_addr[9]=0;
force uut.MEM_stage_inst.U16.Y=0;
force uut.MEM_stage_inst.U16.A=0;
force uut.mem_access_addr[9]=1;
force uut.MEM_stage_inst.U16.Y=1;
force uut.MEM_stage_inst.U16.A=1;
force uut.mem_access_addr[8]=0;
force uut.MEM_stage_inst.U17.Y=0;
force uut.MEM_stage_inst.U17.A=0;
force uut.mem_access_addr[8]=1;
force uut.MEM_stage_inst.U17.Y=1;
force uut.MEM_stage_inst.U17.A=1;
force uut.mem_access_addr[7]=0;
force uut.MEM_stage_inst.U18.Y=0;
force uut.MEM_stage_inst.U18.A=0;
force uut.mem_access_addr[7]=1;
force uut.MEM_stage_inst.U18.Y=1;
force uut.MEM_stage_inst.U18.A=1;
force uut.mem_access_addr[6]=0;
force uut.MEM_stage_inst.U19.Y=0;
force uut.MEM_stage_inst.U19.A=0;
force uut.mem_access_addr[6]=1;
force uut.MEM_stage_inst.U19.Y=1;
force uut.MEM_stage_inst.U19.A=1;
force uut.mem_access_addr[5]=0;
force uut.MEM_stage_inst.U20.Y=0;
force uut.MEM_stage_inst.U20.A=0;
force uut.mem_access_addr[5]=1;
force uut.MEM_stage_inst.U20.Y=1;
force uut.MEM_stage_inst.U20.A=1;
force uut.mem_access_addr[4]=0;
force uut.MEM_stage_inst.U21.Y=0;
force uut.MEM_stage_inst.U21.A=0;
force uut.mem_access_addr[4]=1;
force uut.MEM_stage_inst.U21.Y=1;
force uut.MEM_stage_inst.U21.A=1;
force uut.mem_access_addr[3]=0;
force uut.MEM_stage_inst.U22.Y=0;
force uut.MEM_stage_inst.U22.A=0;
force uut.mem_access_addr[3]=1;
force uut.MEM_stage_inst.U22.Y=1;
force uut.MEM_stage_inst.U22.A=1;
force uut.mem_access_addr[2]=0;
force uut.MEM_stage_inst.U23.Y=0;
force uut.MEM_stage_inst.U23.A=0;
force uut.mem_access_addr[2]=1;
force uut.MEM_stage_inst.U23.Y=1;
force uut.MEM_stage_inst.U23.A=1;
force uut.mem_access_addr[1]=0;
force uut.MEM_stage_inst.U24.Y=0;
force uut.MEM_stage_inst.U24.A=0;
force uut.mem_access_addr[1]=1;
force uut.MEM_stage_inst.U24.Y=1;
force uut.MEM_stage_inst.U24.A=1;
force uut.mem_access_addr[0]=0;
force uut.MEM_stage_inst.U25.Y=0;
force uut.MEM_stage_inst.U25.A=0;
force uut.mem_access_addr[0]=1;
force uut.MEM_stage_inst.U25.Y=1;
force uut.MEM_stage_inst.U25.A=1;
force uut.mem_write_data[15]=0;
force uut.MEM_stage_inst.U26.Y=0;
force uut.MEM_stage_inst.U26.A=0;
force uut.mem_write_data[15]=1;
force uut.MEM_stage_inst.U26.Y=1;
force uut.MEM_stage_inst.U26.A=1;
force uut.mem_write_data[14]=0;
force uut.MEM_stage_inst.U27.Y=0;
force uut.MEM_stage_inst.U27.A=0;
force uut.mem_write_data[14]=1;
force uut.MEM_stage_inst.U27.Y=1;
force uut.MEM_stage_inst.U27.A=1;
force uut.mem_write_data[13]=0;
force uut.MEM_stage_inst.U28.Y=0;
force uut.MEM_stage_inst.U28.A=0;
force uut.mem_write_data[13]=1;
force uut.MEM_stage_inst.U28.Y=1;
force uut.MEM_stage_inst.U28.A=1;
force uut.mem_write_data[12]=0;
force uut.MEM_stage_inst.U29.Y=0;
force uut.MEM_stage_inst.U29.A=0;
force uut.mem_write_data[12]=1;
force uut.MEM_stage_inst.U29.Y=1;
force uut.MEM_stage_inst.U29.A=1;
force uut.mem_write_data[11]=0;
force uut.MEM_stage_inst.U30.Y=0;
force uut.MEM_stage_inst.U30.A=0;
force uut.mem_write_data[11]=1;
force uut.MEM_stage_inst.U30.Y=1;
force uut.MEM_stage_inst.U30.A=1;
force uut.mem_write_data[10]=0;
force uut.MEM_stage_inst.U31.Y=0;
force uut.MEM_stage_inst.U31.A=0;
force uut.mem_write_data[10]=1;
force uut.MEM_stage_inst.U31.Y=1;
force uut.MEM_stage_inst.U31.A=1;
force uut.mem_write_data[9]=0;
force uut.MEM_stage_inst.U32.Y=0;
force uut.MEM_stage_inst.U32.A=0;
force uut.mem_write_data[9]=1;
force uut.MEM_stage_inst.U32.Y=1;
force uut.MEM_stage_inst.U32.A=1;
force uut.mem_write_data[8]=0;
force uut.MEM_stage_inst.U33.Y=0;
force uut.MEM_stage_inst.U33.A=0;
force uut.mem_write_data[8]=1;
force uut.MEM_stage_inst.U33.Y=1;
force uut.MEM_stage_inst.U33.A=1;
force uut.mem_write_data[7]=0;
force uut.MEM_stage_inst.U34.Y=0;
force uut.MEM_stage_inst.U34.A=0;
force uut.mem_write_data[7]=1;
force uut.MEM_stage_inst.U34.Y=1;
force uut.MEM_stage_inst.U34.A=1;
force uut.mem_write_data[6]=0;
force uut.MEM_stage_inst.U35.Y=0;
force uut.MEM_stage_inst.U35.A=0;
force uut.mem_write_data[6]=1;
force uut.MEM_stage_inst.U35.Y=1;
force uut.MEM_stage_inst.U35.A=1;
force uut.mem_write_data[5]=0;
force uut.MEM_stage_inst.U36.Y=0;
force uut.MEM_stage_inst.U36.A=0;
force uut.mem_write_data[5]=1;
force uut.MEM_stage_inst.U36.Y=1;
force uut.MEM_stage_inst.U36.A=1;
force uut.mem_write_data[4]=0;
force uut.MEM_stage_inst.U37.Y=0;
force uut.MEM_stage_inst.U37.A=0;
force uut.mem_write_data[4]=1;
force uut.MEM_stage_inst.U37.Y=1;
force uut.MEM_stage_inst.U37.A=1;
force uut.mem_write_data[3]=0;
force uut.MEM_stage_inst.U38.Y=0;
force uut.MEM_stage_inst.U38.A=0;
force uut.mem_write_data[3]=1;
force uut.MEM_stage_inst.U38.Y=1;
force uut.MEM_stage_inst.U38.A=1;
force uut.mem_write_data[2]=0;
force uut.MEM_stage_inst.U39.Y=0;
force uut.MEM_stage_inst.U39.A=0;
force uut.mem_write_data[2]=1;
force uut.MEM_stage_inst.U39.Y=1;
force uut.MEM_stage_inst.U39.A=1;
force uut.mem_write_data[1]=0;
force uut.MEM_stage_inst.U40.Y=0;
force uut.MEM_stage_inst.U40.A=0;
force uut.mem_write_data[1]=1;
force uut.MEM_stage_inst.U40.Y=1;
force uut.MEM_stage_inst.U40.A=1;
force uut.mem_write_data[0]=0;
force uut.MEM_stage_inst.U41.Y=0;
force uut.MEM_stage_inst.U41.A=0;
force uut.mem_write_data[0]=1;
force uut.MEM_stage_inst.U41.Y=1;
force uut.MEM_stage_inst.U41.A=1;
force uut.reg_write_dest[2]=0;
force uut.WB_stage_inst.U8.Y=0;
force uut.WB_stage_inst.U8.A=1;
force uut.reg_write_dest[2]=1;
force uut.WB_stage_inst.U8.Y=1;
force uut.WB_stage_inst.U8.A=0;
force uut.reg_write_dest[1]=0;
force uut.WB_stage_inst.U9.Y=0;
force uut.WB_stage_inst.U9.A=1;
force uut.reg_write_dest[1]=1;
force uut.WB_stage_inst.U9.Y=1;
force uut.WB_stage_inst.U9.A=0;
force uut.reg_write_dest[0]=0;
force uut.WB_stage_inst.U10.Y=0;
force uut.WB_stage_inst.U10.A=1;
force uut.reg_write_dest[0]=1;
force uut.WB_stage_inst.U10.Y=1;
force uut.WB_stage_inst.U10.A=0;
force uut.reg_write_en=0;
force uut.WB_stage_inst.U11.Y=0;
force uut.WB_stage_inst.U11.A=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[4].Q=0;
force uut.reg_write_en=1;
force uut.WB_stage_inst.U11.Y=1;
force uut.WB_stage_inst.U11.A=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[4].Q=1;
force uut.reg_write_data[0]=0;
force uut.WB_stage_inst.U12.Y=0;
force uut.reg_write_data[0]=1;
force uut.WB_stage_inst.U12.Y=1;
force uut.reg_write_data[10]=0;
force uut.WB_stage_inst.U13.Y=0;
force uut.reg_write_data[10]=1;
force uut.WB_stage_inst.U13.Y=1;
force uut.reg_write_data[11]=0;
force uut.WB_stage_inst.U14.Y=0;
force uut.reg_write_data[11]=1;
force uut.WB_stage_inst.U14.Y=1;
force uut.reg_write_data[12]=0;
force uut.WB_stage_inst.U15.Y=0;
force uut.reg_write_data[12]=1;
force uut.WB_stage_inst.U15.Y=1;
force uut.reg_write_data[13]=0;
force uut.WB_stage_inst.U16.Y=0;
force uut.reg_write_data[13]=1;
force uut.WB_stage_inst.U16.Y=1;
force uut.reg_write_data[14]=0;
force uut.WB_stage_inst.U17.Y=0;
force uut.reg_write_data[14]=1;
force uut.WB_stage_inst.U17.Y=1;
force uut.reg_write_data[15]=0;
force uut.WB_stage_inst.U18.Y=0;
force uut.reg_write_data[15]=1;
force uut.WB_stage_inst.U18.Y=1;
force uut.reg_write_data[1]=0;
force uut.WB_stage_inst.U19.Y=0;
force uut.reg_write_data[1]=1;
force uut.WB_stage_inst.U19.Y=1;
force uut.reg_write_data[2]=0;
force uut.WB_stage_inst.U20.Y=0;
force uut.reg_write_data[2]=1;
force uut.WB_stage_inst.U20.Y=1;
force uut.reg_write_data[3]=0;
force uut.WB_stage_inst.U21.Y=0;
force uut.reg_write_data[3]=1;
force uut.WB_stage_inst.U21.Y=1;
force uut.reg_write_data[4]=0;
force uut.WB_stage_inst.U22.Y=0;
force uut.reg_write_data[4]=1;
force uut.WB_stage_inst.U22.Y=1;
force uut.reg_write_data[5]=0;
force uut.WB_stage_inst.U23.Y=0;
force uut.reg_write_data[5]=1;
force uut.WB_stage_inst.U23.Y=1;
force uut.reg_write_data[6]=0;
force uut.WB_stage_inst.U24.Y=0;
force uut.reg_write_data[6]=1;
force uut.WB_stage_inst.U24.Y=1;
force uut.reg_write_data[7]=0;
force uut.WB_stage_inst.U25.Y=0;
force uut.reg_write_data[7]=1;
force uut.WB_stage_inst.U25.Y=1;
force uut.reg_write_data[8]=0;
force uut.WB_stage_inst.U26.Y=0;
force uut.reg_write_data[8]=1;
force uut.WB_stage_inst.U26.Y=1;
force uut.reg_write_data[9]=0;
force uut.WB_stage_inst.U27.Y=0;
force uut.reg_write_data[9]=1;
force uut.WB_stage_inst.U27.Y=1;
force uut.irst_done=0;
force uut.irst_done=1;
force uut.pc[6]=0;
force uut.pc[6]=1;
force uut.pc[5]=0;
force uut.pc[5]=1;
force uut.pc[4]=0;
force uut.pc[4]=1;
force uut.pc[3]=0;
force uut.pc[3]=1;
force uut.pc[2]=0;
force uut.pc[2]=1;
force uut.pc[1]=0;
force uut.pc[1]=1;
force uut.pc[0]=0;
force uut.pc[0]=1;
force uut.inst_write_en=0;
force uut.inst_write_en=1;
force uut.inst_write_data[11]=0;
force uut.inst_write_data[11]=1;
force uut.inst_write_data[10]=0;
force uut.inst_write_data[10]=1;
force uut.reg_read_addr_2[2]=0;
force uut.reg_read_addr_2[2]=1;
force uut.reg_read_addr_2[1]=0;
force uut.reg_read_addr_2[1]=1;
force uut.reg_read_addr_2[0]=0;
force uut.reg_read_addr_2[0]=1;
force uut.clk=0;
force uut.clk=1;
force uut.rst=0;
force uut.rst=1;
force uut.irst_reg_data[15]=0;
force uut.irst_reg_data[15]=1;
force uut.irst_reg_data[14]=0;
force uut.irst_reg_data[14]=1;
force uut.irst_reg_data[13]=0;
force uut.irst_reg_data[13]=1;
force uut.irst_reg_data[12]=0;
force uut.irst_reg_data[12]=1;
force uut.irst_reg_data[11]=0;
force uut.irst_reg_data[11]=1;
force uut.irst_reg_data[10]=0;
force uut.irst_reg_data[10]=1;
force uut.irst_reg_data[9]=0;
force uut.irst_reg_data[9]=1;
force uut.irst_reg_data[8]=0;
force uut.IF_stage_inst.U8.B1=0;
force uut.IF_stage_inst.U9.Y=0;
force uut.IF_stage_inst.U9.A1N=1;
force uut.IF_stage_inst.U9.A0N=1;
force uut.IF_stage_inst.U9.A1N=0;
force uut.IF_stage_inst.U9.A0N=0;
force uut.IF_stage_inst.U8.Y=1;
force uut.IF_stage_inst.U9.B0=1;
force uut.IF_stage_inst.U9.Y=1;
force uut.IF_stage_inst.U9.B0=0;
force uut.IF_stage_inst.U8.Y=0;
force uut.IF_stage_inst.U8.B0=0;
force uut.IF_stage_inst.U8.A1=0;
force uut.IF_stage_inst.U8.A0=1;
force uut.IF_stage_inst.U8.A1=1;
force uut.IF_stage_inst.U8.A0=0;
force uut.IF_stage_inst.U8.B1=1;
force uut.IF_stage_inst.U8.B0=1;
force uut.irst_reg_data[8]=1;
force uut.irst_reg_data[7]=0;
force uut.irst_reg_data[7]=1;
force uut.irst_reg_data[6]=0;
force uut.irst_reg_data[6]=1;
force uut.irst_reg_data[5]=0;
force uut.irst_reg_data[5]=1;
force uut.irst_reg_data[4]=0;
force uut.IF_stage_inst.U71.B0=0;
force uut.IF_stage_inst.U71.A1N=0;
force uut.IF_stage_inst.U71.A0N=1;
force uut.IF_stage_inst.U71.A1N=1;
force uut.IF_stage_inst.U71.A0N=0;
force uut.IF_stage_inst.U64.C0=1;
force uut.IF_stage_inst.U64.B0=1;
force uut.IF_stage_inst.U63.C0=1;
force uut.IF_stage_inst.U64.Y=1;
force uut.IF_stage_inst.U64.C0=0;
force uut.IF_stage_inst.U64.B0=0;
force uut.IF_stage_inst.U63.B0=1;
force uut.IF_stage_inst.U63.A1=0;
force uut.IF_stage_inst.U63.A1=1;
force uut.IF_stage_inst.U63.A0=1;
force uut.IF_stage_inst.U63.A0=0;
force uut.IF_stage_inst.U50.B=0;
force uut.IF_stage_inst.U50.AN=1;
force uut.IF_stage_inst.U50.Y=0;
force uut.IF_stage_inst.U50.AN=0;
force uut.IF_stage_inst.U50.B=1;
force uut.IF_stage_inst.U64.A0=0;
force uut.IF_stage_inst.U48.B=0;
force uut.IF_stage_inst.U48.AN=1;
force uut.IF_stage_inst.U48.Y=0;
force uut.IF_stage_inst.U48.B=1;
force uut.IF_stage_inst.U48.AN=0;
force uut.IF_stage_inst.U47.C0=0;
force uut.IF_stage_inst.U64.A0=1;
force uut.IF_stage_inst.U64.A1=1;
force uut.IF_stage_inst.U50.Y=1;
force uut.IF_stage_inst.U47.Y=1;
force uut.IF_stage_inst.U47.Y=0;
force uut.IF_stage_inst.U47.B0=1;
force uut.IF_stage_inst.U47.C0=1;
force uut.IF_stage_inst.U71.Y=1;
force uut.IF_stage_inst.U48.Y=1;
force uut.IF_stage_inst.U64.A1=0;
force uut.IF_stage_inst.U47.A1=1;
force uut.IF_stage_inst.U47.A0=1;
force uut.IF_stage_inst.U47.A0=0;
force uut.IF_stage_inst.U47.A1=0;
force uut.IF_stage_inst.U45.C0=1;
force uut.IF_stage_inst.U63.Y=1;
force uut.IF_stage_inst.U63.B0=0;
force uut.IF_stage_inst.U63.C0=0;
force uut.IF_stage_inst.U64.Y=0;
force uut.IF_stage_inst.U45.B0=1;
force uut.IF_stage_inst.U45.Y=1;
force uut.IF_stage_inst.U45.B0=0;
force uut.IF_stage_inst.U45.C0=0;
force uut.IF_stage_inst.U63.Y=0;
force uut.IF_stage_inst.U45.Y=0;
force uut.IF_stage_inst.U45.A1=0;
force uut.IF_stage_inst.U45.A0=1;
force uut.IF_stage_inst.U45.A1=1;
force uut.IF_stage_inst.U45.A0=0;
force uut.IF_stage_inst.U71.Y=0;
force uut.IF_stage_inst.U71.B0=1;
force uut.irst_reg_data[4]=1;
force uut.IF_stage_inst.U47.B0=0;
force uut.irst_reg_data[3]=0;
force uut.irst_reg_data[3]=1;
force uut.irst_reg_data[2]=0;
force uut.irst_reg_data[2]=1;
force uut.irst_reg_data[1]=0;
force uut.irst_reg_data[1]=1;
force uut.IF_stage_inst.U49.A0=0;
force uut.IF_stage_inst.U49.A1=0;
force uut.irst_reg_data[0]=0;
force uut.IF_stage_inst.U69.Y=1;
force uut.IF_stage_inst.U69.Y=0;
force uut.IF_stage_inst.U69.A1N=1;
force uut.IF_stage_inst.U69.A0N=1;
force uut.IF_stage_inst.U69.A1N=0;
force uut.IF_stage_inst.U69.A0N=0;
force uut.IF_stage_inst.U68.Y=0;
force uut.IF_stage_inst.U69.B1=0;
force uut.IF_stage_inst.U68.B1=0;
force uut.IF_stage_inst.U68.B0=1;
force uut.IF_stage_inst.U68.B1=1;
force uut.IF_stage_inst.U68.B0=0;
force uut.IF_stage_inst.U68.A1=0;
force uut.IF_stage_inst.U68.A0=1;
force uut.IF_stage_inst.U68.A1=1;
force uut.IF_stage_inst.U68.A0=0;
force uut.IF_stage_inst.U69.B0=1;
force uut.IF_stage_inst.U69.B1=1;
force uut.IF_stage_inst.U49.Y=1;
force uut.IF_stage_inst.U68.Y=1;
force uut.IF_stage_inst.U49.Y=0;
force uut.IF_stage_inst.U69.B0=0;
force uut.IF_stage_inst.U49.B1=1;
force uut.IF_stage_inst.U49.B0=1;
force uut.IF_stage_inst.U49.B0=0;
force uut.IF_stage_inst.U49.B1=0;
force uut.IF_stage_inst.U49.A1=1;
force uut.irst_reg_data[0]=1;
force uut.IF_stage_inst.U49.A0=1;
force uut.reg_read_data_1[15]=0;
force uut.reg_read_data_1[15]=1;
force uut.reg_read_data_1[14]=0;
force uut.reg_read_data_1[14]=1;
force uut.reg_read_data_1[13]=0;
force uut.reg_read_data_1[13]=1;
force uut.reg_read_data_1[12]=0;
force uut.reg_read_data_1[12]=1;
force uut.reg_read_data_1[11]=0;
force uut.reg_read_data_1[11]=1;
force uut.reg_read_data_1[10]=0;
force uut.reg_read_data_1[10]=1;
force uut.reg_read_data_1[9]=0;
force uut.reg_read_data_1[9]=1;
force uut.reg_read_data_1[8]=0;
force uut.reg_read_data_1[8]=1;
force uut.reg_read_data_1[7]=0;
force uut.reg_read_data_1[7]=1;
force uut.reg_read_data_1[6]=0;
force uut.reg_read_data_1[6]=1;
force uut.reg_read_data_1[5]=0;
force uut.reg_read_data_1[5]=1;
force uut.reg_read_data_1[4]=0;
force uut.reg_read_data_1[4]=1;
force uut.reg_read_data_1[3]=0;
force uut.reg_read_data_1[3]=1;
force uut.reg_read_data_1[2]=0;
force uut.reg_read_data_1[2]=1;
force uut.reg_read_data_1[1]=0;
force uut.reg_read_data_1[1]=1;
force uut.reg_read_data_1[0]=0;
force uut.reg_read_data_1[0]=1;
force uut.reg_read_data_2[15]=0;
force uut.reg_read_data_2[15]=1;
force uut.reg_read_data_2[14]=0;
force uut.reg_read_data_2[14]=1;
force uut.reg_read_data_2[13]=0;
force uut.reg_read_data_2[13]=1;
force uut.reg_read_data_2[12]=0;
force uut.reg_read_data_2[12]=1;
force uut.reg_read_data_2[11]=0;
force uut.reg_read_data_2[11]=1;
force uut.reg_read_data_2[10]=0;
force uut.reg_read_data_2[10]=1;
force uut.reg_read_data_2[9]=0;
force uut.reg_read_data_2[9]=1;
force uut.reg_read_data_2[8]=0;
force uut.reg_read_data_2[8]=1;
force uut.reg_read_data_2[7]=0;
force uut.reg_read_data_2[7]=1;
force uut.reg_read_data_2[6]=0;
force uut.reg_read_data_2[6]=1;
force uut.reg_read_data_2[5]=0;
force uut.reg_read_data_2[5]=1;
force uut.reg_read_data_2[4]=0;
force uut.reg_read_data_2[4]=1;
force uut.reg_read_data_2[3]=0;
force uut.reg_read_data_2[3]=1;
force uut.reg_read_data_2[2]=0;
force uut.reg_read_data_2[2]=1;
force uut.reg_read_data_2[1]=0;
force uut.reg_read_data_2[1]=1;
force uut.reg_read_data_2[0]=0;
force uut.reg_read_data_2[0]=1;
force uut.MEM_stage_inst.U57.B0=0;
force uut.MEM_stage_inst.U57.B1=0;
force uut.mem_read_data[15]=0;
force uut.MEM_stage_inst.U57.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[20].D=1;
force uut.MEM_stage_inst.U57.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[20].D=0;
force uut.MEM_stage_inst.U57.B0=1;
force uut.MEM_stage_inst.U57.A1=1;
force uut.MEM_stage_inst.U57.A0=1;
force uut.MEM_stage_inst.U57.A0=0;
force uut.MEM_stage_inst.U57.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[20].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[20].CK=0;
force uut.mem_read_data[15]=1;
force uut.MEM_stage_inst.U57.B1=1;
force uut.MEM_stage_inst.U56.B0=0;
force uut.MEM_stage_inst.U56.B1=0;
force uut.mem_read_data[14]=0;
force uut.MEM_stage_inst.U56.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[19].D=1;
force uut.MEM_stage_inst.U56.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[19].D=0;
force uut.MEM_stage_inst.U56.B0=1;
force uut.MEM_stage_inst.U56.A1=1;
force uut.MEM_stage_inst.U56.A0=1;
force uut.MEM_stage_inst.U56.A0=0;
force uut.MEM_stage_inst.U56.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[19].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[19].CK=0;
force uut.mem_read_data[14]=1;
force uut.MEM_stage_inst.U56.B1=1;
force uut.MEM_stage_inst.U55.B0=0;
force uut.MEM_stage_inst.U55.B1=0;
force uut.mem_read_data[13]=0;
force uut.MEM_stage_inst.U55.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[18].D=1;
force uut.MEM_stage_inst.U55.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[18].D=0;
force uut.MEM_stage_inst.U55.B0=1;
force uut.MEM_stage_inst.U55.A1=1;
force uut.MEM_stage_inst.U55.A0=1;
force uut.MEM_stage_inst.U55.A0=0;
force uut.MEM_stage_inst.U55.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[18].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[18].CK=0;
force uut.mem_read_data[13]=1;
force uut.MEM_stage_inst.U55.B1=1;
force uut.MEM_stage_inst.U54.B0=0;
force uut.MEM_stage_inst.U54.B1=0;
force uut.mem_read_data[12]=0;
force uut.MEM_stage_inst.U54.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[17].D=1;
force uut.MEM_stage_inst.U54.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[17].D=0;
force uut.MEM_stage_inst.U54.B0=1;
force uut.MEM_stage_inst.U54.A1=1;
force uut.MEM_stage_inst.U54.A0=1;
force uut.MEM_stage_inst.U54.A0=0;
force uut.MEM_stage_inst.U54.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[17].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[17].CK=0;
force uut.mem_read_data[12]=1;
force uut.MEM_stage_inst.U54.B1=1;
force uut.MEM_stage_inst.U53.B0=0;
force uut.MEM_stage_inst.U53.B1=0;
force uut.mem_read_data[11]=0;
force uut.MEM_stage_inst.U53.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[16].D=1;
force uut.MEM_stage_inst.U53.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[16].D=0;
force uut.MEM_stage_inst.U53.B0=1;
force uut.MEM_stage_inst.U53.A1=1;
force uut.MEM_stage_inst.U53.A0=1;
force uut.MEM_stage_inst.U53.A0=0;
force uut.MEM_stage_inst.U53.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[16].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[16].CK=0;
force uut.mem_read_data[11]=1;
force uut.MEM_stage_inst.U53.B1=1;
force uut.MEM_stage_inst.U52.B0=0;
force uut.MEM_stage_inst.U52.B1=0;
force uut.mem_read_data[10]=0;
force uut.MEM_stage_inst.U52.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[15].D=1;
force uut.MEM_stage_inst.U52.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[15].D=0;
force uut.MEM_stage_inst.U52.B0=1;
force uut.MEM_stage_inst.U52.A1=1;
force uut.MEM_stage_inst.U52.A0=1;
force uut.MEM_stage_inst.U52.A0=0;
force uut.MEM_stage_inst.U52.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[15].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[15].CK=0;
force uut.mem_read_data[10]=1;
force uut.MEM_stage_inst.U52.B1=1;
force uut.MEM_stage_inst.U51.B0=0;
force uut.MEM_stage_inst.U51.B1=0;
force uut.mem_read_data[9]=0;
force uut.MEM_stage_inst.U51.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[14].D=1;
force uut.MEM_stage_inst.U51.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[14].D=0;
force uut.MEM_stage_inst.U51.B0=1;
force uut.MEM_stage_inst.U51.A1=1;
force uut.MEM_stage_inst.U51.A0=1;
force uut.MEM_stage_inst.U51.A0=0;
force uut.MEM_stage_inst.U51.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[14].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[14].CK=0;
force uut.mem_read_data[9]=1;
force uut.MEM_stage_inst.U51.B1=1;
force uut.MEM_stage_inst.U50.B0=0;
force uut.MEM_stage_inst.U50.B1=0;
force uut.mem_read_data[8]=0;
force uut.MEM_stage_inst.U50.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[13].D=1;
force uut.MEM_stage_inst.U50.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[13].D=0;
force uut.MEM_stage_inst.U50.B0=1;
force uut.MEM_stage_inst.U50.A1=1;
force uut.MEM_stage_inst.U50.A0=1;
force uut.MEM_stage_inst.U50.A0=0;
force uut.MEM_stage_inst.U50.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[13].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[13].CK=0;
force uut.mem_read_data[8]=1;
force uut.MEM_stage_inst.U50.B1=1;
force uut.MEM_stage_inst.U49.B0=0;
force uut.MEM_stage_inst.U49.B1=0;
force uut.mem_read_data[7]=0;
force uut.MEM_stage_inst.U49.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[12].D=1;
force uut.MEM_stage_inst.U49.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[12].D=0;
force uut.MEM_stage_inst.U49.B0=1;
force uut.MEM_stage_inst.U49.A1=1;
force uut.MEM_stage_inst.U49.A0=1;
force uut.MEM_stage_inst.U49.A0=0;
force uut.MEM_stage_inst.U49.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[12].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[12].CK=0;
force uut.mem_read_data[7]=1;
force uut.MEM_stage_inst.U49.B1=1;
force uut.MEM_stage_inst.U48.B0=0;
force uut.MEM_stage_inst.U48.B1=0;
force uut.mem_read_data[6]=0;
force uut.MEM_stage_inst.U48.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[11].D=1;
force uut.MEM_stage_inst.U48.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[11].D=0;
force uut.MEM_stage_inst.U48.B0=1;
force uut.MEM_stage_inst.U48.A1=1;
force uut.MEM_stage_inst.U48.A0=1;
force uut.MEM_stage_inst.U48.A0=0;
force uut.MEM_stage_inst.U48.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[11].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[11].CK=0;
force uut.mem_read_data[6]=1;
force uut.MEM_stage_inst.U48.B1=1;
force uut.MEM_stage_inst.U47.B0=0;
force uut.MEM_stage_inst.U47.B1=0;
force uut.mem_read_data[5]=0;
force uut.MEM_stage_inst.U47.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[10].D=1;
force uut.MEM_stage_inst.U47.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[10].D=0;
force uut.MEM_stage_inst.U47.B0=1;
force uut.MEM_stage_inst.U47.A1=1;
force uut.MEM_stage_inst.U47.A0=1;
force uut.MEM_stage_inst.U47.A0=0;
force uut.MEM_stage_inst.U47.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[10].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[10].CK=0;
force uut.mem_read_data[5]=1;
force uut.MEM_stage_inst.U47.B1=1;
force uut.MEM_stage_inst.U46.B0=0;
force uut.MEM_stage_inst.U46.B1=0;
force uut.mem_read_data[4]=0;
force uut.MEM_stage_inst.U46.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[9].D=1;
force uut.MEM_stage_inst.U46.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[9].D=0;
force uut.MEM_stage_inst.U46.B0=1;
force uut.MEM_stage_inst.U46.A1=1;
force uut.MEM_stage_inst.U46.A0=1;
force uut.MEM_stage_inst.U46.A0=0;
force uut.MEM_stage_inst.U46.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[9].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[9].CK=0;
force uut.mem_read_data[4]=1;
force uut.MEM_stage_inst.U46.B1=1;
force uut.MEM_stage_inst.U45.B0=0;
force uut.MEM_stage_inst.U45.B1=0;
force uut.mem_read_data[3]=0;
force uut.MEM_stage_inst.U45.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[8].D=1;
force uut.MEM_stage_inst.U45.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[8].D=0;
force uut.MEM_stage_inst.U45.B0=1;
force uut.MEM_stage_inst.U45.A1=1;
force uut.MEM_stage_inst.U45.A0=1;
force uut.MEM_stage_inst.U45.A0=0;
force uut.MEM_stage_inst.U45.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[8].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[8].CK=0;
force uut.mem_read_data[3]=1;
force uut.MEM_stage_inst.U45.B1=1;
force uut.MEM_stage_inst.U44.B0=0;
force uut.MEM_stage_inst.U44.B1=0;
force uut.mem_read_data[2]=0;
force uut.MEM_stage_inst.U44.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[7].D=1;
force uut.MEM_stage_inst.U44.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[7].D=0;
force uut.MEM_stage_inst.U44.B0=1;
force uut.MEM_stage_inst.U44.A1=1;
force uut.MEM_stage_inst.U44.A0=1;
force uut.MEM_stage_inst.U44.A0=0;
force uut.MEM_stage_inst.U44.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[7].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[7].CK=0;
force uut.mem_read_data[2]=1;
force uut.MEM_stage_inst.U44.B1=1;
force uut.MEM_stage_inst.U43.B0=0;
force uut.MEM_stage_inst.U43.B1=0;
force uut.mem_read_data[1]=0;
force uut.MEM_stage_inst.U43.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[6].D=1;
force uut.MEM_stage_inst.U43.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[6].D=0;
force uut.MEM_stage_inst.U43.B0=1;
force uut.MEM_stage_inst.U43.A1=1;
force uut.MEM_stage_inst.U43.A0=1;
force uut.MEM_stage_inst.U43.A0=0;
force uut.MEM_stage_inst.U43.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[6].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[6].CK=0;
force uut.mem_read_data[1]=1;
force uut.MEM_stage_inst.U43.B1=1;
force uut.MEM_stage_inst.U42.B0=0;
force uut.MEM_stage_inst.U42.B1=0;
force uut.mem_read_data[0]=0;
force uut.MEM_stage_inst.U42.Y=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[5].D=1;
force uut.MEM_stage_inst.U42.Y=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[5].D=0;
force uut.MEM_stage_inst.U42.B0=1;
force uut.MEM_stage_inst.U42.A1=1;
force uut.MEM_stage_inst.U42.A0=1;
force uut.MEM_stage_inst.U42.A0=0;
force uut.MEM_stage_inst.U42.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[5].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[5].CK=0;
force uut.mem_read_data[0]=1;
force uut.MEM_stage_inst.U42.B1=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U9.A=0;
force uut.IF_stage_inst.U54.Y=0;
force uut.IF_stage_inst.U54.B=1;
force uut.IF_stage_inst.U54.AN=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U9.A=1;
force uut.IF_stage_inst.U54.Y=1;
force uut.IF_stage_inst.U54.B=0;
force uut.IF_stage_inst.U54.AN=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U9.B=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U9.B=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U9.S=0;
force uut.IF_stage_inst.U58.A1=0;
force uut.IF_stage_inst.U58.Y=1;
force uut.IF_stage_inst.U58.Y=0;
force uut.IF_stage_inst.U58.B1=0;
force uut.IF_stage_inst.U58.B0=1;
force uut.IF_stage_inst.U58.B1=1;
force uut.IF_stage_inst.U58.B0=0;
force uut.IF_stage_inst.U58.A0=0;
force uut.IF_stage_inst.U58.A0=1;
force uut.IF_stage_inst.U58.A1=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U9.S=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.CI=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U9.CO=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.CI=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U9.CO=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.A=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.B=0;
force uut.IF_stage_inst.U55.Y=0;
force uut.IF_stage_inst.U55.A=0;
force uut.IF_stage_inst.U55.B=0;
force uut.IF_stage_inst.U55.B=1;
force uut.IF_stage_inst.U55.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.B=1;
force uut.IF_stage_inst.U55.Y=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.S=0;
force uut.IF_stage_inst.U59.A1=0;
force uut.IF_stage_inst.U59.Y=1;
force uut.IF_stage_inst.U59.Y=0;
force uut.IF_stage_inst.U59.B1=0;
force uut.IF_stage_inst.U59.B0=1;
force uut.IF_stage_inst.U59.B1=1;
force uut.IF_stage_inst.U59.B0=0;
force uut.IF_stage_inst.U59.A0=0;
force uut.IF_stage_inst.U59.A0=1;
force uut.IF_stage_inst.U59.A1=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.S=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.CI=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.CO=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.CI=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U8.CO=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.A=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.B=0;
force uut.IF_stage_inst.U56.Y=0;
force uut.IF_stage_inst.U56.A=0;
force uut.IF_stage_inst.U56.B=0;
force uut.IF_stage_inst.U56.B=1;
force uut.IF_stage_inst.U56.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.B=1;
force uut.IF_stage_inst.U56.Y=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.S=0;
force uut.IF_stage_inst.U34.A1=0;
force uut.IF_stage_inst.U34.Y=1;
force uut.IF_stage_inst.U34.Y=0;
force uut.IF_stage_inst.U34.B1=0;
force uut.IF_stage_inst.U34.B0=1;
force uut.IF_stage_inst.U34.B1=1;
force uut.IF_stage_inst.U34.B0=0;
force uut.IF_stage_inst.U34.A0=0;
force uut.IF_stage_inst.U34.A0=1;
force uut.IF_stage_inst.U34.A1=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.S=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.CI=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.CO=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.CI=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U7.CO=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.A=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.B=0;
force uut.IF_stage_inst.U35.Y=0;
force uut.IF_stage_inst.U35.A=0;
force uut.IF_stage_inst.U35.B=0;
force uut.IF_stage_inst.U35.B=1;
force uut.IF_stage_inst.U35.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.B=1;
force uut.IF_stage_inst.U35.Y=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.S=0;
force uut.IF_stage_inst.U60.A1=0;
force uut.IF_stage_inst.U60.Y=1;
force uut.IF_stage_inst.U60.Y=0;
force uut.IF_stage_inst.U60.B1=0;
force uut.IF_stage_inst.U60.B0=1;
force uut.IF_stage_inst.U60.B1=1;
force uut.IF_stage_inst.U60.B0=0;
force uut.IF_stage_inst.U60.A0=0;
force uut.IF_stage_inst.U60.A0=1;
force uut.IF_stage_inst.U60.A1=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.S=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.CI=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.CO=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.CI=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U6.CO=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.A=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.B=0;
force uut.IF_stage_inst.U36.Y=0;
force uut.IF_stage_inst.U36.A=0;
force uut.IF_stage_inst.U36.B=0;
force uut.IF_stage_inst.U36.B=1;
force uut.IF_stage_inst.U36.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.B=1;
force uut.IF_stage_inst.U36.Y=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.S=0;
force uut.IF_stage_inst.U65.A1=0;
force uut.IF_stage_inst.U65.Y=1;
force uut.IF_stage_inst.U65.Y=0;
force uut.IF_stage_inst.U65.B1=0;
force uut.IF_stage_inst.U65.B0=1;
force uut.IF_stage_inst.U65.B1=1;
force uut.IF_stage_inst.U65.B0=0;
force uut.IF_stage_inst.U65.A0=0;
force uut.IF_stage_inst.U65.A0=1;
force uut.IF_stage_inst.U65.A1=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.S=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.CI=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.CO=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.CI=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U5.CO=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.A=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.B=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.B=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.S=0;
force uut.IF_stage_inst.U61.A1=0;
force uut.IF_stage_inst.U61.Y=1;
force uut.IF_stage_inst.U61.Y=0;
force uut.IF_stage_inst.U61.B1=0;
force uut.IF_stage_inst.U61.B0=1;
force uut.IF_stage_inst.U61.B1=1;
force uut.IF_stage_inst.U61.B0=0;
force uut.IF_stage_inst.U61.A0=0;
force uut.IF_stage_inst.U61.A0=1;
force uut.IF_stage_inst.U61.A1=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.S=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.CI=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.CO=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.CI=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U4.CO=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.A=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.A=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.B=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.B=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.S=0;
force uut.IF_stage_inst.U62.A1=0;
force uut.IF_stage_inst.U62.Y=1;
force uut.IF_stage_inst.U62.Y=0;
force uut.IF_stage_inst.U62.B1=0;
force uut.IF_stage_inst.U62.B0=1;
force uut.IF_stage_inst.U62.B1=1;
force uut.IF_stage_inst.U62.B0=0;
force uut.IF_stage_inst.U62.A0=0;
force uut.IF_stage_inst.U62.A0=1;
force uut.IF_stage_inst.U62.A1=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.S=1;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.CO=0;
force uut.IF_stage_inst.\DP_OP_19J1_127_7285.U3.CO=1;
force uut.IF_stage_inst.\state_reg[0].CK=0;
force uut.IF_stage_inst.\state_reg[0].D=1;
force uut.IF_stage_inst.\state_reg[0].D=0;
force uut.IF_stage_inst.\state_reg[0].RN=1;
force uut.IF_stage_inst.\state_reg[0].RN=0;
force uut.IF_stage_inst.\state_reg[0].CK=1;
force uut.IF_stage_inst.\state_reg[0].Q=0;
force uut.IF_stage_inst.\state_reg[0].Q=1;
force uut.IF_stage_inst.\state_reg[0].QN=0;
force uut.IF_stage_inst.\state_reg[0].QN=1;
force uut.IF_stage_inst.\cntr_reg[4].CK=0;
force uut.IF_stage_inst.\cntr_reg[4].RN=1;
force uut.IF_stage_inst.\cntr_reg[4].RN=0;
force uut.IF_stage_inst.U25.Y=1;
force uut.IF_stage_inst.\cntr_reg[4].D=1;
force uut.IF_stage_inst.U25.Y=0;
force uut.IF_stage_inst.\cntr_reg[4].D=0;
force uut.IF_stage_inst.U25.B1=1;
force uut.IF_stage_inst.U25.B0=1;
force uut.IF_stage_inst.U25.B0=0;
force uut.IF_stage_inst.U25.B1=0;
force uut.IF_stage_inst.U25.A2=1;
force uut.IF_stage_inst.U25.A1=1;
force uut.IF_stage_inst.U25.A0=1;
force uut.IF_stage_inst.U25.A0=0;
force uut.IF_stage_inst.U25.A1=0;
force uut.IF_stage_inst.U25.A2=0;
force uut.IF_stage_inst.\cntr_reg[4].CK=1;
force uut.IF_stage_inst.\cntr_reg[4].Q=0;
force uut.IF_stage_inst.\cntr_reg[4].Q=1;
force uut.IF_stage_inst.\cntr_reg[4].QN=0;
force uut.IF_stage_inst.\cntr_reg[4].QN=1;
force uut.IF_stage_inst.\cntr_reg[2].CK=0;
force uut.IF_stage_inst.\cntr_reg[2].RN=1;
force uut.IF_stage_inst.\cntr_reg[2].RN=0;
force uut.IF_stage_inst.U79.Y=0;
force uut.IF_stage_inst.\cntr_reg[2].D=0;
force uut.IF_stage_inst.U79.A1=0;
force uut.IF_stage_inst.U79.A0=0;
force uut.IF_stage_inst.U78.B0=1;
force uut.IF_stage_inst.U78.Y=1;
force uut.IF_stage_inst.U78.B0=0;
force uut.IF_stage_inst.U79.B0=1;
force uut.IF_stage_inst.U79.Y=1;
force uut.IF_stage_inst.U79.B0=0;
force uut.IF_stage_inst.U78.Y=0;
force uut.IF_stage_inst.\cntr_reg[2].D=1;
force uut.IF_stage_inst.U78.A1=0;
force uut.IF_stage_inst.U78.A0=1;
force uut.IF_stage_inst.U78.A1=1;
force uut.IF_stage_inst.U78.A0=0;
force uut.IF_stage_inst.U18.B=1;
force uut.IF_stage_inst.U18.A=1;
force uut.IF_stage_inst.U79.A0=1;
force uut.IF_stage_inst.U79.A1=1;
force uut.IF_stage_inst.U79.A2=1;
force uut.IF_stage_inst.U18.Y=1;
force uut.IF_stage_inst.U18.A=0;
force uut.IF_stage_inst.U18.B=0;
force uut.IF_stage_inst.U18.Y=0;
force uut.IF_stage_inst.U79.A2=0;
force uut.IF_stage_inst.\cntr_reg[2].CK=1;
force uut.IF_stage_inst.\cntr_reg[2].Q=0;
force uut.IF_stage_inst.\cntr_reg[2].Q=1;
force uut.IF_stage_inst.\cntr_reg[2].QN=0;
force uut.IF_stage_inst.\cntr_reg[2].QN=1;
force uut.IF_stage_inst.\cntr_reg[3].CK=0;
force uut.IF_stage_inst.\cntr_reg[3].RN=1;
force uut.IF_stage_inst.\cntr_reg[3].RN=0;
force uut.IF_stage_inst.U19.Y=1;
force uut.IF_stage_inst.\cntr_reg[3].D=1;
force uut.IF_stage_inst.U19.Y=0;
force uut.IF_stage_inst.\cntr_reg[3].D=0;
force uut.IF_stage_inst.U20.Y=0;
force uut.IF_stage_inst.U20.A=1;
force uut.IF_stage_inst.U19.B1=0;
force uut.IF_stage_inst.U19.B0=1;
force uut.IF_stage_inst.U19.B1=1;
force uut.IF_stage_inst.U20.Y=1;
force uut.IF_stage_inst.U20.A=0;
force uut.IF_stage_inst.U19.B0=0;
force uut.IF_stage_inst.U19.A1=0;
force uut.IF_stage_inst.U19.A0=1;
force uut.IF_stage_inst.U19.A1=1;
force uut.IF_stage_inst.U19.A0=0;
force uut.IF_stage_inst.\cntr_reg[3].CK=1;
force uut.IF_stage_inst.U40.Y=1;
force uut.IF_stage_inst.U40.A=0;
force uut.IF_stage_inst.U40.B=0;
force uut.IF_stage_inst.U40.C=0;
force uut.IF_stage_inst.\cntr_reg[3].Q=0;
force uut.IF_stage_inst.U40.C=1;
force uut.IF_stage_inst.U40.B=1;
force uut.IF_stage_inst.U40.Y=0;
force uut.IF_stage_inst.\cntr_reg[3].Q=1;
force uut.IF_stage_inst.U40.A=1;
force uut.IF_stage_inst.\cntr_reg[3].QN=0;
force uut.IF_stage_inst.\cntr_reg[3].QN=1;
force uut.IF_stage_inst.\cntr_reg[1].CK=0;
force uut.IF_stage_inst.\cntr_reg[1].RN=1;
force uut.IF_stage_inst.\cntr_reg[1].RN=0;
force uut.IF_stage_inst.U80.Y=1;
force uut.IF_stage_inst.\cntr_reg[1].D=1;
force uut.IF_stage_inst.U80.Y=0;
force uut.IF_stage_inst.\cntr_reg[1].D=0;
force uut.IF_stage_inst.U80.B1=1;
force uut.IF_stage_inst.U80.B0=1;
force uut.IF_stage_inst.U80.B0=0;
force uut.IF_stage_inst.U80.B1=0;
force uut.IF_stage_inst.U80.A1=1;
force uut.IF_stage_inst.U80.A0=1;
force uut.IF_stage_inst.U80.A0=0;
force uut.IF_stage_inst.U80.A1=0;
force uut.IF_stage_inst.\cntr_reg[1].CK=1;
force uut.IF_stage_inst.\cntr_reg[1].Q=0;
force uut.IF_stage_inst.\cntr_reg[1].Q=1;
force uut.IF_stage_inst.\cntr_reg[1].QN=0;
force uut.IF_stage_inst.\cntr_reg[1].QN=1;
force uut.IF_stage_inst.\state_reg[1].CK=0;
force uut.IF_stage_inst.\state_reg[1].D=1;
force uut.IF_stage_inst.\state_reg[1].D=0;
force uut.IF_stage_inst.\state_reg[1].RN=1;
force uut.IF_stage_inst.\state_reg[1].RN=0;
force uut.IF_stage_inst.\state_reg[1].CK=1;
force uut.IF_stage_inst.\state_reg[1].Q=0;
force uut.IF_stage_inst.\state_reg[1].Q=1;
force uut.IF_stage_inst.\state_reg[1].QN=0;
force uut.IF_stage_inst.\state_reg[1].QN=1;
force uut.IF_stage_inst.\cntr_reg[0].CK=0;
force uut.IF_stage_inst.\cntr_reg[0].RN=1;
force uut.IF_stage_inst.\cntr_reg[0].RN=0;
force uut.IF_stage_inst.U73.Y=1;
force uut.IF_stage_inst.\cntr_reg[0].D=1;
force uut.IF_stage_inst.U73.Y=0;
force uut.IF_stage_inst.\cntr_reg[0].D=0;
force uut.IF_stage_inst.U73.B1=0;
force uut.IF_stage_inst.U73.B0=1;
force uut.IF_stage_inst.U73.B1=1;
force uut.IF_stage_inst.U73.B0=0;
force uut.IF_stage_inst.U73.A1=0;
force uut.IF_stage_inst.U73.A0=1;
force uut.IF_stage_inst.U73.A1=1;
force uut.IF_stage_inst.U73.A0=0;
force uut.IF_stage_inst.\cntr_reg[0].CK=1;
force uut.IF_stage_inst.\cntr_reg[0].Q=0;
force uut.IF_stage_inst.\cntr_reg[0].Q=1;
force uut.IF_stage_inst.\cntr_reg[0].QN=0;
force uut.IF_stage_inst.\cntr_reg[0].QN=1;
force uut.IF_stage_inst.\cntr_reg[5].CK=0;
force uut.IF_stage_inst.\cntr_reg[5].RN=1;
force uut.IF_stage_inst.\cntr_reg[5].RN=0;
force uut.IF_stage_inst.\cntr_reg[5].Q=1;
force uut.IF_stage_inst.\cntr_reg[5].Q=0;
force uut.IF_stage_inst.U75.Y=0;
force uut.IF_stage_inst.\cntr_reg[5].D=0;
force uut.IF_stage_inst.U75.A1=0;
force uut.IF_stage_inst.U75.A0=1;
force uut.IF_stage_inst.U75.A1=1;
force uut.IF_stage_inst.U75.A0=0;
force uut.IF_stage_inst.U74.B0=1;
force uut.IF_stage_inst.U74.Y=1;
force uut.IF_stage_inst.U74.B0=0;
force uut.IF_stage_inst.U75.B0=1;
force uut.IF_stage_inst.U75.Y=1;
force uut.IF_stage_inst.U75.B0=0;
force uut.IF_stage_inst.U74.Y=0;
force uut.IF_stage_inst.\cntr_reg[5].D=1;
force uut.IF_stage_inst.U74.A1=0;
force uut.IF_stage_inst.U74.A0=1;
force uut.IF_stage_inst.U74.A1=1;
force uut.IF_stage_inst.U74.A0=0;
force uut.IF_stage_inst.\cntr_reg[5].CK=1;
force uut.IF_stage_inst.\pc_reg_reg[4].CK=0;
force uut.IF_stage_inst.\pc_reg_reg[4].RN=1;
force uut.IF_stage_inst.\pc_reg_reg[4].RN=0;
force uut.IF_stage_inst.\pc_reg_reg[4].Q=1;
force uut.IF_stage_inst.\pc_reg_reg[4].Q=0;
force uut.IF_stage_inst.U21.B=0;
force uut.IF_stage_inst.U21.A=0;
force uut.IF_stage_inst.U21.Y=1;
force uut.IF_stage_inst.\pc_reg_reg[4].D=1;
force uut.IF_stage_inst.U21.Y=0;
force uut.IF_stage_inst.U21.A=1;
force uut.IF_stage_inst.U21.B=1;
force uut.IF_stage_inst.\pc_reg_reg[4].D=0;
force uut.IF_stage_inst.\pc_reg_reg[4].CK=1;
force uut.IF_stage_inst.\pc_reg_reg[3].CK=0;
force uut.IF_stage_inst.\pc_reg_reg[3].RN=1;
force uut.IF_stage_inst.\pc_reg_reg[3].RN=0;
force uut.IF_stage_inst.\pc_reg_reg[3].Q=1;
force uut.IF_stage_inst.\pc_reg_reg[3].Q=0;
force uut.IF_stage_inst.U22.B=0;
force uut.IF_stage_inst.U22.A=0;
force uut.IF_stage_inst.U22.Y=1;
force uut.IF_stage_inst.\pc_reg_reg[3].D=1;
force uut.IF_stage_inst.U22.Y=0;
force uut.IF_stage_inst.U22.A=1;
force uut.IF_stage_inst.U22.B=1;
force uut.IF_stage_inst.\pc_reg_reg[3].D=0;
force uut.IF_stage_inst.\pc_reg_reg[3].CK=1;
force uut.IF_stage_inst.\pc_reg_reg[2].CK=0;
force uut.IF_stage_inst.\pc_reg_reg[2].RN=1;
force uut.IF_stage_inst.\pc_reg_reg[2].RN=0;
force uut.IF_stage_inst.\pc_reg_reg[2].Q=1;
force uut.IF_stage_inst.\pc_reg_reg[2].Q=0;
force uut.IF_stage_inst.U24.B=0;
force uut.IF_stage_inst.U24.A=0;
force uut.IF_stage_inst.U24.Y=1;
force uut.IF_stage_inst.\pc_reg_reg[2].D=1;
force uut.IF_stage_inst.U24.Y=0;
force uut.IF_stage_inst.U24.A=1;
force uut.IF_stage_inst.U24.B=1;
force uut.IF_stage_inst.\pc_reg_reg[2].D=0;
force uut.IF_stage_inst.\pc_reg_reg[2].CK=1;
force uut.IF_stage_inst.\pc_reg_reg[1].CK=0;
force uut.IF_stage_inst.\pc_reg_reg[1].RN=1;
force uut.IF_stage_inst.\pc_reg_reg[1].RN=0;
force uut.IF_stage_inst.\pc_reg_reg[1].Q=1;
force uut.IF_stage_inst.\pc_reg_reg[1].Q=0;
force uut.IF_stage_inst.U28.B=0;
force uut.IF_stage_inst.U28.A=0;
force uut.IF_stage_inst.U28.Y=1;
force uut.IF_stage_inst.\pc_reg_reg[1].D=1;
force uut.IF_stage_inst.U28.Y=0;
force uut.IF_stage_inst.U28.A=1;
force uut.IF_stage_inst.U28.B=1;
force uut.IF_stage_inst.\pc_reg_reg[1].D=0;
force uut.IF_stage_inst.\pc_reg_reg[1].CK=1;
force uut.IF_stage_inst.\pc_reg_reg[6].CK=0;
force uut.IF_stage_inst.\pc_reg_reg[6].RN=1;
force uut.IF_stage_inst.\pc_reg_reg[6].RN=0;
force uut.IF_stage_inst.\pc_reg_reg[6].Q=1;
force uut.IF_stage_inst.\pc_reg_reg[6].Q=0;
force uut.IF_stage_inst.U29.B=0;
force uut.IF_stage_inst.U29.A=0;
force uut.IF_stage_inst.U29.Y=1;
force uut.IF_stage_inst.\pc_reg_reg[6].D=1;
force uut.IF_stage_inst.U29.Y=0;
force uut.IF_stage_inst.U29.A=1;
force uut.IF_stage_inst.U29.B=1;
force uut.IF_stage_inst.\pc_reg_reg[6].D=0;
force uut.IF_stage_inst.\pc_reg_reg[6].CK=1;
force uut.IF_stage_inst.\pc_reg_reg[5].CK=0;
force uut.IF_stage_inst.\pc_reg_reg[5].RN=1;
force uut.IF_stage_inst.\pc_reg_reg[5].RN=0;
force uut.IF_stage_inst.\pc_reg_reg[5].Q=1;
force uut.IF_stage_inst.\pc_reg_reg[5].Q=0;
force uut.IF_stage_inst.U30.B=0;
force uut.IF_stage_inst.U30.A=0;
force uut.IF_stage_inst.U30.Y=1;
force uut.IF_stage_inst.\pc_reg_reg[5].D=1;
force uut.IF_stage_inst.U30.Y=0;
force uut.IF_stage_inst.U30.A=1;
force uut.IF_stage_inst.U30.B=1;
force uut.IF_stage_inst.\pc_reg_reg[5].D=0;
force uut.IF_stage_inst.\pc_reg_reg[5].CK=1;
force uut.IF_stage_inst.\pc_reg_reg[0].CK=0;
force uut.IF_stage_inst.\pc_reg_reg[0].RN=1;
force uut.IF_stage_inst.\pc_reg_reg[0].RN=0;
force uut.IF_stage_inst.\pc_reg_reg[0].Q=1;
force uut.IF_stage_inst.\pc_reg_reg[0].Q=0;
force uut.IF_stage_inst.U31.B=0;
force uut.IF_stage_inst.U31.A=0;
force uut.IF_stage_inst.U31.Y=1;
force uut.IF_stage_inst.\pc_reg_reg[0].D=1;
force uut.IF_stage_inst.U31.Y=0;
force uut.IF_stage_inst.U31.A=1;
force uut.IF_stage_inst.U31.B=1;
force uut.IF_stage_inst.\pc_reg_reg[0].D=0;
force uut.IF_stage_inst.\pc_reg_reg[0].CK=1;
force uut.IF_stage_inst.\pc_reg_reg[7].CK=0;
force uut.IF_stage_inst.\pc_reg_reg[7].RN=1;
force uut.IF_stage_inst.\pc_reg_reg[7].RN=0;
force uut.IF_stage_inst.\pc_reg_reg[7].Q=1;
force uut.IF_stage_inst.\pc_reg_reg[7].Q=0;
force uut.IF_stage_inst.U32.B=0;
force uut.IF_stage_inst.U32.A=0;
force uut.IF_stage_inst.U32.Y=1;
force uut.IF_stage_inst.\pc_reg_reg[7].D=1;
force uut.IF_stage_inst.U32.Y=0;
force uut.IF_stage_inst.U32.A=1;
force uut.IF_stage_inst.U32.B=1;
force uut.IF_stage_inst.\pc_reg_reg[7].D=0;
force uut.IF_stage_inst.\pc_reg_reg[7].CK=1;
force uut.IF_stage_inst.U3.A0N=0;
force uut.IF_stage_inst.U3.Y=1;
force uut.IF_stage_inst.U3.Y=0;
force uut.IF_stage_inst.U3.B1=1;
force uut.IF_stage_inst.U3.B0=1;
force uut.IF_stage_inst.U3.B0=0;
force uut.IF_stage_inst.U3.B1=0;
force uut.IF_stage_inst.U3.A1N=0;
force uut.IF_stage_inst.U3.A0N=1;
force uut.IF_stage_inst.U3.A1N=1;
force uut.IF_stage_inst.U4.A0N=0;
force uut.IF_stage_inst.U5.Y=1;
force uut.IF_stage_inst.U5.Y=0;
force uut.IF_stage_inst.U5.B0=0;
force uut.IF_stage_inst.U5.A1=0;
force uut.IF_stage_inst.U5.A0=1;
force uut.IF_stage_inst.U5.A1=1;
force uut.IF_stage_inst.U5.A0=0;
force uut.IF_stage_inst.U5.B0=1;
force uut.IF_stage_inst.U5.B1=1;
force uut.IF_stage_inst.U4.Y=1;
force uut.IF_stage_inst.U4.Y=0;
force uut.IF_stage_inst.U5.B1=0;
force uut.IF_stage_inst.U4.B1=1;
force uut.IF_stage_inst.U4.B0=1;
force uut.IF_stage_inst.U4.B0=0;
force uut.IF_stage_inst.U4.B1=0;
force uut.IF_stage_inst.U4.A1N=0;
force uut.IF_stage_inst.U4.A0N=1;
force uut.IF_stage_inst.U4.A1N=1;
force uut.IF_stage_inst.U6.Y=0;
force uut.IF_stage_inst.U6.B=0;
force uut.IF_stage_inst.U6.A=0;
force uut.IF_stage_inst.U6.B=1;
force uut.IF_stage_inst.U6.A=1;
force uut.IF_stage_inst.U6.Y=1;
force uut.IF_stage_inst.U15.A0=0;
force uut.IF_stage_inst.U15.A1=0;
force uut.IF_stage_inst.U7.Y=0;
force uut.IF_stage_inst.U7.A=1;
force uut.IF_stage_inst.U7.B=1;
force uut.IF_stage_inst.U16.Y=1;
force uut.IF_stage_inst.U16.Y=0;
force uut.IF_stage_inst.U16.B1=1;
force uut.IF_stage_inst.U16.A2=1;
force uut.IF_stage_inst.U16.A1=1;
force uut.IF_stage_inst.U16.A0=1;
force uut.IF_stage_inst.U16.A0=0;
force uut.IF_stage_inst.U16.A1=0;
force uut.IF_stage_inst.U16.A2=0;
force uut.IF_stage_inst.U15.Y=1;
force uut.IF_stage_inst.U16.B0=1;
force uut.IF_stage_inst.U15.A1=1;
force uut.IF_stage_inst.U14.Y=0;
force uut.IF_stage_inst.U15.C0=0;
force uut.IF_stage_inst.U14.B1=0;
force uut.IF_stage_inst.U14.B1=1;
force uut.IF_stage_inst.U14.B0=1;
force uut.IF_stage_inst.U14.B0=0;
force uut.IF_stage_inst.U14.A1=0;
force uut.IF_stage_inst.U14.A1=1;
force uut.IF_stage_inst.U14.A0=1;
force uut.IF_stage_inst.U14.A0=0;
force uut.IF_stage_inst.U13.C0=0;
force uut.IF_stage_inst.U16.B0=0;
force uut.IF_stage_inst.U16.B1=0;
force uut.IF_stage_inst.U15.Y=0;
force uut.IF_stage_inst.U15.B0=1;
force uut.IF_stage_inst.U15.C0=1;
force uut.IF_stage_inst.U13.Y=1;
force uut.IF_stage_inst.U14.Y=1;
force uut.IF_stage_inst.U13.A1=1;
force uut.IF_stage_inst.U13.A0=1;
force uut.IF_stage_inst.U13.A0=0;
force uut.IF_stage_inst.U13.A1=0;
force uut.IF_stage_inst.U13.Y=0;
force uut.IF_stage_inst.U13.B0=1;
force uut.IF_stage_inst.U13.C0=1;
force uut.IF_stage_inst.U12.Y=1;
force uut.IF_stage_inst.U15.B0=0;
force uut.IF_stage_inst.U12.Y=0;
force uut.IF_stage_inst.U13.B0=0;
force uut.IF_stage_inst.U12.A1N=1;
force uut.IF_stage_inst.U12.A0N=1;
force uut.IF_stage_inst.U12.A0N=0;
force uut.IF_stage_inst.U12.A1N=0;
force uut.IF_stage_inst.U11.B=0;
force uut.IF_stage_inst.U11.A=0;
force uut.IF_stage_inst.U11.Y=0;
force uut.IF_stage_inst.U11.A=1;
force uut.IF_stage_inst.U11.B=1;
force uut.IF_stage_inst.U12.B1=0;
force uut.IF_stage_inst.U12.B0=1;
force uut.IF_stage_inst.U12.B1=1;
force uut.IF_stage_inst.U10.Y=1;
force uut.IF_stage_inst.U11.Y=1;
force uut.IF_stage_inst.U10.Y=0;
force uut.IF_stage_inst.U12.B0=0;
force uut.IF_stage_inst.U10.C1=1;
force uut.IF_stage_inst.U10.C0=1;
force uut.IF_stage_inst.U10.C0=0;
force uut.IF_stage_inst.U10.C1=0;
force uut.IF_stage_inst.U10.B1=1;
force uut.IF_stage_inst.U10.B0=1;
force uut.IF_stage_inst.U10.B0=0;
force uut.IF_stage_inst.U10.B1=0;
force uut.IF_stage_inst.U10.A1=1;
force uut.IF_stage_inst.U10.A0=1;
force uut.IF_stage_inst.U10.A1=0;
force uut.IF_stage_inst.U10.A0=0;
force uut.IF_stage_inst.U7.B=0;
force uut.IF_stage_inst.U7.A=0;
force uut.IF_stage_inst.U7.Y=1;
force uut.IF_stage_inst.U15.A0=1;
force uut.IF_stage_inst.U17.Y=0;
force uut.IF_stage_inst.U17.A=1;
force uut.IF_stage_inst.U17.Y=1;
force uut.IF_stage_inst.U17.A=0;
force uut.IF_stage_inst.U23.Y=0;
force uut.IF_stage_inst.U23.A=1;
force uut.IF_stage_inst.U23.Y=1;
force uut.IF_stage_inst.U23.A=0;
force uut.IF_stage_inst.U26.Y=0;
force uut.IF_stage_inst.U26.C=1;
force uut.IF_stage_inst.U26.B=1;
force uut.IF_stage_inst.U26.A=1;
force uut.IF_stage_inst.U26.Y=1;
force uut.IF_stage_inst.U26.A=0;
force uut.IF_stage_inst.U26.B=0;
force uut.IF_stage_inst.U26.C=0;
force uut.IF_stage_inst.U27.Y=0;
force uut.IF_stage_inst.U27.A=1;
force uut.IF_stage_inst.U27.B=1;
force uut.IF_stage_inst.U27.C=1;
force uut.IF_stage_inst.U27.C=0;
force uut.IF_stage_inst.U27.B=0;
force uut.IF_stage_inst.U27.A=0;
force uut.IF_stage_inst.U27.Y=1;
force uut.IF_stage_inst.U33.A0=0;
force uut.IF_stage_inst.U33.B0=1;
force uut.IF_stage_inst.U33.Y=1;
force uut.IF_stage_inst.U33.B0=0;
force uut.IF_stage_inst.U33.Y=0;
force uut.IF_stage_inst.U33.A1=0;
force uut.IF_stage_inst.U33.A0=1;
force uut.IF_stage_inst.U33.A1=1;
force uut.IF_stage_inst.U37.Y=0;
force uut.IF_stage_inst.U37.A=1;
force uut.IF_stage_inst.U37.B=1;
force uut.IF_stage_inst.U37.B=0;
force uut.IF_stage_inst.U37.A=0;
force uut.IF_stage_inst.U37.Y=1;
force uut.IF_stage_inst.U38.Y=0;
force uut.IF_stage_inst.U38.A=1;
force uut.IF_stage_inst.U38.B=1;
force uut.IF_stage_inst.U38.B=0;
force uut.IF_stage_inst.U38.A=0;
force uut.IF_stage_inst.U38.Y=1;
force uut.IF_stage_inst.U39.Y=0;
force uut.IF_stage_inst.U39.A=1;
force uut.IF_stage_inst.U39.B=1;
force uut.IF_stage_inst.U39.B=0;
force uut.IF_stage_inst.U39.A=0;
force uut.IF_stage_inst.U39.Y=1;
force uut.IF_stage_inst.U41.Y=0;
force uut.IF_stage_inst.U41.B=1;
force uut.IF_stage_inst.U41.A=1;
force uut.IF_stage_inst.U41.Y=1;
force uut.IF_stage_inst.U41.A=0;
force uut.IF_stage_inst.U41.B=0;
force uut.IF_stage_inst.U42.Y=0;
force uut.IF_stage_inst.U42.A=1;
force uut.IF_stage_inst.U42.Y=1;
force uut.IF_stage_inst.U42.A=0;
force uut.IF_stage_inst.U43.Y=0;
force uut.IF_stage_inst.U67.B1=1;
force uut.IF_stage_inst.U67.B0=1;
force uut.IF_stage_inst.U67.B0=0;
force uut.IF_stage_inst.U67.B1=0;
force uut.IF_stage_inst.U67.A1=1;
force uut.IF_stage_inst.U67.A0=1;
force uut.IF_stage_inst.U67.A0=0;
force uut.IF_stage_inst.U67.A1=0;
force uut.IF_stage_inst.U67.Y=1;
force uut.IF_stage_inst.U43.B=1;
force uut.IF_stage_inst.U43.A=1;
force uut.IF_stage_inst.U43.Y=1;
force uut.IF_stage_inst.U43.A=0;
force uut.IF_stage_inst.U43.B=0;
force uut.IF_stage_inst.U67.Y=0;
force uut.IF_stage_inst.U44.Y=0;
force uut.IF_stage_inst.U44.A=1;
force uut.IF_stage_inst.U44.Y=1;
force uut.IF_stage_inst.U44.A=0;
force uut.IF_stage_inst.U46.Y=0;
force uut.IF_stage_inst.U46.B=1;
force uut.IF_stage_inst.U46.A=1;
force uut.IF_stage_inst.U46.Y=1;
force uut.IF_stage_inst.U46.A=0;
force uut.IF_stage_inst.U46.B=0;
force uut.IF_stage_inst.U51.Y=0;
force uut.IF_stage_inst.U51.A=1;
force uut.IF_stage_inst.U51.Y=1;
force uut.IF_stage_inst.U51.A=0;
force uut.IF_stage_inst.U52.Y=0;
force uut.IF_stage_inst.U52.A=1;
force uut.IF_stage_inst.U52.Y=1;
force uut.IF_stage_inst.U52.A=0;
force uut.IF_stage_inst.U53.Y=0;
force uut.IF_stage_inst.U53.A=1;
force uut.IF_stage_inst.U53.Y=1;
force uut.IF_stage_inst.U53.A=0;
force uut.IF_stage_inst.U57.Y=0;
force uut.IF_stage_inst.U57.A=1;
force uut.IF_stage_inst.U57.Y=1;
force uut.IF_stage_inst.U57.A=0;
force uut.IF_stage_inst.U66.Y=0;
force uut.IF_stage_inst.U66.A=0;
force uut.IF_stage_inst.U66.B=0;
force uut.IF_stage_inst.U66.B=1;
force uut.IF_stage_inst.U66.A=1;
force uut.IF_stage_inst.U66.Y=1;
force uut.IF_stage_inst.U70.A0=0;
force uut.IF_stage_inst.U70.A1=0;
force uut.IF_stage_inst.U70.Y=1;
force uut.IF_stage_inst.U70.Y=0;
force uut.IF_stage_inst.U70.C1=1;
force uut.IF_stage_inst.U70.C0=1;
force uut.IF_stage_inst.U70.C1=0;
force uut.IF_stage_inst.U70.C0=0;
force uut.IF_stage_inst.U70.B1=1;
force uut.IF_stage_inst.U70.B0=1;
force uut.IF_stage_inst.U70.B0=0;
force uut.IF_stage_inst.U70.B1=0;
force uut.IF_stage_inst.U70.A1=1;
force uut.IF_stage_inst.U70.A0=1;
force uut.IF_stage_inst.U72.A0=0;
force uut.IF_stage_inst.U72.B0=1;
force uut.IF_stage_inst.U72.Y=1;
force uut.IF_stage_inst.U72.B0=0;
force uut.IF_stage_inst.U72.Y=0;
force uut.IF_stage_inst.U72.A1=0;
force uut.IF_stage_inst.U72.A0=1;
force uut.IF_stage_inst.U72.A1=1;
force uut.IF_stage_inst.U76.A0N=0;
force uut.IF_stage_inst.U76.B0=0;
force uut.IF_stage_inst.U76.Y=1;
force uut.IF_stage_inst.U76.Y=0;
force uut.IF_stage_inst.U76.B0=1;
force uut.IF_stage_inst.U76.A1N=0;
force uut.IF_stage_inst.U76.A0N=1;
force uut.IF_stage_inst.U76.A1N=1;
force uut.IF_stage_inst.U77.A0=0;
force uut.IF_stage_inst.U77.B0=1;
force uut.IF_stage_inst.U77.Y=1;
force uut.IF_stage_inst.U77.B0=0;
force uut.IF_stage_inst.U77.Y=0;
force uut.IF_stage_inst.U77.A1=0;
force uut.IF_stage_inst.U77.A0=1;
force uut.IF_stage_inst.U77.A1=1;
force uut.IF_stage_inst.U81.A0=0;
force uut.IF_stage_inst.U81.A1=0;
force uut.IF_stage_inst.U81.B0=0;
force uut.IF_stage_inst.U81.A1=1;
force uut.IF_stage_inst.U81.A0=1;
force uut.ID_stage_inst.\instruction_reg_reg[12].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[12].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[12].RN=0;
force uut.ID_stage_inst.U87.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[12].D=1;
force uut.ID_stage_inst.U87.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[12].D=0;
force uut.ID_stage_inst.U87.B1=1;
force uut.ID_stage_inst.U87.B0=1;
force uut.ID_stage_inst.U87.B0=0;
force uut.ID_stage_inst.U87.B1=0;
force uut.ID_stage_inst.U87.A1N=0;
force uut.ID_stage_inst.U87.A1N=1;
force uut.ID_stage_inst.U87.A0N=1;
force uut.ID_stage_inst.U87.A0N=0;
force uut.ID_stage_inst.\instruction_reg_reg[12].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[12].Q=0;
force uut.ID_stage_inst.\instruction_reg_reg[12].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[12].QN=0;
force uut.ID_stage_inst.\instruction_reg_reg[12].QN=1;
force uut.ID_stage_inst.\instruction_reg_reg[14].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[14].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[14].RN=0;
force uut.ID_stage_inst.U89.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[14].D=1;
force uut.ID_stage_inst.U89.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[14].D=0;
force uut.ID_stage_inst.U89.B1=1;
force uut.ID_stage_inst.U89.B0=1;
force uut.ID_stage_inst.U89.B0=0;
force uut.ID_stage_inst.U89.B1=0;
force uut.ID_stage_inst.U89.A1N=0;
force uut.ID_stage_inst.U89.A1N=1;
force uut.ID_stage_inst.U89.A0N=1;
force uut.ID_stage_inst.U89.A0N=0;
force uut.ID_stage_inst.\instruction_reg_reg[14].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[14].Q=0;
force uut.ID_stage_inst.\instruction_reg_reg[14].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[14].QN=0;
force uut.ID_stage_inst.\instruction_reg_reg[14].QN=1;
force uut.ID_stage_inst.\instruction_reg_reg[15].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[15].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[15].RN=0;
force uut.ID_stage_inst.U90.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[15].D=1;
force uut.ID_stage_inst.U90.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[15].D=0;
force uut.ID_stage_inst.U90.B1=1;
force uut.ID_stage_inst.U90.B0=1;
force uut.ID_stage_inst.U90.B0=0;
force uut.ID_stage_inst.U90.B1=0;
force uut.ID_stage_inst.U90.A1N=0;
force uut.ID_stage_inst.U90.A1N=1;
force uut.ID_stage_inst.U90.A0N=1;
force uut.ID_stage_inst.U90.A0N=0;
force uut.ID_stage_inst.\instruction_reg_reg[15].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[15].Q=0;
force uut.ID_stage_inst.\instruction_reg_reg[15].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[15].QN=0;
force uut.ID_stage_inst.\instruction_reg_reg[15].QN=1;
force uut.ID_stage_inst.\instruction_reg_reg[13].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[13].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[13].RN=0;
force uut.ID_stage_inst.U88.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[13].D=1;
force uut.ID_stage_inst.U88.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[13].D=0;
force uut.ID_stage_inst.U88.B1=1;
force uut.ID_stage_inst.U88.B0=1;
force uut.ID_stage_inst.U88.B0=0;
force uut.ID_stage_inst.U88.B1=0;
force uut.ID_stage_inst.U88.A1N=0;
force uut.ID_stage_inst.U88.A1N=1;
force uut.ID_stage_inst.U88.A0N=1;
force uut.ID_stage_inst.U88.A0N=0;
force uut.ID_stage_inst.\instruction_reg_reg[13].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[13].Q=0;
force uut.ID_stage_inst.\instruction_reg_reg[13].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[13].QN=0;
force uut.ID_stage_inst.\instruction_reg_reg[13].QN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[21].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[21].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[21].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[21].SN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[21].SN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[21].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[21].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[21].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[21].QN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[21].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[21].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[21].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[21].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[21].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[21].QN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[21].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[24].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[24].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[24].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[24].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[24].Q=0;
force uut.ID_stage_inst.U66.Y=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[24].D=1;
force uut.ID_stage_inst.U66.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[24].D=0;
force uut.ID_stage_inst.U66.B1=1;
force uut.ID_stage_inst.U66.B0=1;
force uut.ID_stage_inst.U66.B0=0;
force uut.ID_stage_inst.U66.B1=0;
force uut.ID_stage_inst.U66.A1=1;
force uut.ID_stage_inst.U66.A0=1;
force uut.ID_stage_inst.U66.A1=0;
force uut.ID_stage_inst.U66.A0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[24].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[20].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[20].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[20].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[20].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[20].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[20].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[19].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[19].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[19].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[19].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[19].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[19].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[18].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[18].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[18].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[18].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[18].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[18].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[17].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[17].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[17].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[17].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[17].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[17].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[16].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[16].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[16].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[16].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[16].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[16].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[15].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[15].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[15].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[15].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[15].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[15].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[14].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[14].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[14].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[14].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[14].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[14].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[13].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[13].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[13].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[13].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[13].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[13].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[12].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[12].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[12].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[12].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[12].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[12].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[11].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[11].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[11].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[11].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[11].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[11].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[10].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[10].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[10].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[10].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[10].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[10].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[9].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[9].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[9].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[9].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[9].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[9].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[8].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[8].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[8].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[8].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[8].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[8].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[7].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[7].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[7].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[7].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[7].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[7].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[6].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[6].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[6].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[6].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[6].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[6].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[5].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[5].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[5].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[5].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[5].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[5].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[4].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[4].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[4].RN=0;
force uut.ID_stage_inst.U74.B1=0;
force uut.ID_stage_inst.U74.A0=0;
force uut.ID_stage_inst.U7.B=1;
force uut.ID_stage_inst.U7.A=1;
force uut.ID_stage_inst.U74.A0=1;
force uut.ID_stage_inst.U74.A1=1;
force uut.ID_stage_inst.U7.Y=1;
force uut.ID_stage_inst.U7.A=0;
force uut.ID_stage_inst.U7.B=0;
force uut.ID_stage_inst.U7.Y=0;
force uut.ID_stage_inst.U74.A1=0;
force uut.ID_stage_inst.U74.B0=1;
force uut.ID_stage_inst.U74.B1=1;
force uut.ID_stage_inst.U6.Y=1;
force uut.ID_stage_inst.U6.A=0;
force uut.ID_stage_inst.U6.Y=0;
force uut.ID_stage_inst.U6.A=1;
force uut.ID_stage_inst.U74.B0=0;
force uut.ID_stage_inst.U74.Y=0;
force uut.ID_stage_inst.U5.C0=0;
force uut.ID_stage_inst.U5.B0=0;
force uut.ID_stage_inst.U5.Y=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[4].D=1;
force uut.ID_stage_inst.U5.Y=0;
force uut.ID_stage_inst.U5.B0=1;
force uut.ID_stage_inst.U5.C0=1;
force uut.ID_stage_inst.U74.Y=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[4].D=0;
force uut.ID_stage_inst.U5.A1=1;
force uut.ID_stage_inst.U5.A0=1;
force uut.ID_stage_inst.U5.A0=0;
force uut.ID_stage_inst.U5.A1=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[4].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[0].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[0].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[0].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[0].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[0].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[0].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[11].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[11].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[11].RN=0;
force uut.ID_stage_inst.\instruction_reg_reg[11].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[11].Q=0;
force uut.ID_stage_inst.U86.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[11].D=1;
force uut.ID_stage_inst.U86.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[11].D=0;
force uut.ID_stage_inst.U86.B1=0;
force uut.ID_stage_inst.U86.B1=1;
force uut.ID_stage_inst.U86.B0=1;
force uut.ID_stage_inst.U86.B0=0;
force uut.ID_stage_inst.U86.A1=0;
force uut.ID_stage_inst.U86.A0=1;
force uut.ID_stage_inst.U86.A1=1;
force uut.ID_stage_inst.U86.A0=0;
force uut.ID_stage_inst.\instruction_reg_reg[11].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[10].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[10].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[10].RN=0;
force uut.ID_stage_inst.\instruction_reg_reg[10].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[10].Q=0;
force uut.ID_stage_inst.U85.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[10].D=1;
force uut.ID_stage_inst.U85.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[10].D=0;
force uut.ID_stage_inst.U85.B1=0;
force uut.ID_stage_inst.U85.B1=1;
force uut.ID_stage_inst.U85.B0=1;
force uut.ID_stage_inst.U85.B0=0;
force uut.ID_stage_inst.U85.A1=0;
force uut.ID_stage_inst.U85.A0=1;
force uut.ID_stage_inst.U85.A1=1;
force uut.ID_stage_inst.U85.A0=0;
force uut.ID_stage_inst.\instruction_reg_reg[10].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[9].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[9].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[9].RN=0;
force uut.ID_stage_inst.\instruction_reg_reg[9].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[9].Q=0;
force uut.ID_stage_inst.U84.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[9].D=1;
force uut.ID_stage_inst.U84.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[9].D=0;
force uut.ID_stage_inst.U84.B1=0;
force uut.ID_stage_inst.U84.B1=1;
force uut.ID_stage_inst.U84.B0=1;
force uut.ID_stage_inst.U84.B0=0;
force uut.ID_stage_inst.U84.A1=0;
force uut.ID_stage_inst.U84.A0=1;
force uut.ID_stage_inst.U84.A1=1;
force uut.ID_stage_inst.U84.A0=0;
force uut.ID_stage_inst.\instruction_reg_reg[9].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[3].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[3].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[3].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[3].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[3].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[3].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[3].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[3].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[2].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[2].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[2].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[2].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[2].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[2].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[2].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[2].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[1].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[1].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[1].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[1].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[1].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[1].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[1].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[1].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[0].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[0].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[0].RN=0;
force uut.ID_stage_inst.\instruction_reg_reg[0].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[0].Q=0;
force uut.ID_stage_inst.U75.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[0].D=1;
force uut.ID_stage_inst.U75.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[0].D=0;
force uut.ID_stage_inst.U75.B1=1;
force uut.ID_stage_inst.U75.B0=1;
force uut.ID_stage_inst.U75.B0=0;
force uut.ID_stage_inst.U75.B1=0;
force uut.ID_stage_inst.U75.A1=1;
force uut.ID_stage_inst.U75.A0=1;
force uut.ID_stage_inst.U75.A1=0;
force uut.ID_stage_inst.U75.A0=0;
force uut.ID_stage_inst.\instruction_reg_reg[0].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[7].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[7].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[7].RN=0;
force uut.ID_stage_inst.U82.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[7].D=1;
force uut.ID_stage_inst.U82.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[7].D=0;
force uut.ID_stage_inst.U82.B0=1;
force uut.ID_stage_inst.U82.A1N=0;
force uut.ID_stage_inst.U82.A1N=1;
force uut.ID_stage_inst.U82.A0N=1;
force uut.ID_stage_inst.U82.A0N=0;
force uut.ID_stage_inst.\instruction_reg_reg[7].QN=1;
force uut.ID_stage_inst.U82.B1=1;
force uut.ID_stage_inst.U82.B0=0;
force uut.ID_stage_inst.U82.B1=0;
force uut.ID_stage_inst.\instruction_reg_reg[7].QN=0;
force uut.ID_stage_inst.\instruction_reg_reg[7].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[7].Q=0;
force uut.ID_stage_inst.\instruction_reg_reg[7].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[28].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[28].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[28].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[28].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[28].Q=0;
force uut.ID_stage_inst.U70.B0=1;
force uut.ID_stage_inst.U70.Y=1;
force uut.ID_stage_inst.U70.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[28].D=1;
force uut.ID_stage_inst.U70.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[28].D=0;
force uut.ID_stage_inst.U70.A1N=1;
force uut.ID_stage_inst.U70.A0N=1;
force uut.ID_stage_inst.U70.A1N=0;
force uut.ID_stage_inst.U70.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[28].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[36].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[36].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[36].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[36].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[36].Q=0;
force uut.ID_stage_inst.U63.B0=1;
force uut.ID_stage_inst.U63.Y=1;
force uut.ID_stage_inst.U63.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[36].D=1;
force uut.ID_stage_inst.U63.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[36].D=0;
force uut.ID_stage_inst.U63.A1N=1;
force uut.ID_stage_inst.U63.A0N=1;
force uut.ID_stage_inst.U63.A1N=0;
force uut.ID_stage_inst.U63.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[36].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[30].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[30].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[30].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[30].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[30].Q=0;
force uut.ID_stage_inst.U72.B0=1;
force uut.ID_stage_inst.U72.Y=1;
force uut.ID_stage_inst.U72.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[30].D=1;
force uut.ID_stage_inst.U72.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[30].D=0;
force uut.ID_stage_inst.U72.A1N=1;
force uut.ID_stage_inst.U72.A0N=1;
force uut.ID_stage_inst.U72.A1N=0;
force uut.ID_stage_inst.U72.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[30].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[2].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[2].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[2].RN=0;
force uut.ID_stage_inst.\instruction_reg_reg[2].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[2].Q=0;
force uut.ID_stage_inst.U77.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[2].D=1;
force uut.ID_stage_inst.U77.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[2].D=0;
force uut.ID_stage_inst.U77.B1=1;
force uut.ID_stage_inst.U77.B0=1;
force uut.ID_stage_inst.U77.B0=0;
force uut.ID_stage_inst.U77.B1=0;
force uut.ID_stage_inst.U77.A1=1;
force uut.ID_stage_inst.U77.A0=1;
force uut.ID_stage_inst.U77.A1=0;
force uut.ID_stage_inst.U77.A0=0;
force uut.ID_stage_inst.\instruction_reg_reg[2].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[1].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[1].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[1].RN=0;
force uut.ID_stage_inst.\instruction_reg_reg[1].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[1].Q=0;
force uut.ID_stage_inst.U76.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[1].D=1;
force uut.ID_stage_inst.U76.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[1].D=0;
force uut.ID_stage_inst.U76.B1=1;
force uut.ID_stage_inst.U76.B0=1;
force uut.ID_stage_inst.U76.B0=0;
force uut.ID_stage_inst.U76.B1=0;
force uut.ID_stage_inst.U76.A1=1;
force uut.ID_stage_inst.U76.A0=1;
force uut.ID_stage_inst.U76.A1=0;
force uut.ID_stage_inst.U76.A0=0;
force uut.ID_stage_inst.\instruction_reg_reg[1].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[4].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[4].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[4].RN=0;
force uut.ID_stage_inst.\instruction_reg_reg[4].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[4].Q=0;
force uut.ID_stage_inst.U79.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[4].D=1;
force uut.ID_stage_inst.U79.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[4].D=0;
force uut.ID_stage_inst.U79.B1=1;
force uut.ID_stage_inst.U79.B0=1;
force uut.ID_stage_inst.U79.B0=0;
force uut.ID_stage_inst.U79.B1=0;
force uut.ID_stage_inst.U79.A1=1;
force uut.ID_stage_inst.U79.A0=1;
force uut.ID_stage_inst.U79.A1=0;
force uut.ID_stage_inst.U79.A0=0;
force uut.ID_stage_inst.\instruction_reg_reg[4].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[3].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[3].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[3].RN=0;
force uut.ID_stage_inst.\instruction_reg_reg[3].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[3].Q=0;
force uut.ID_stage_inst.U78.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[3].D=1;
force uut.ID_stage_inst.U78.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[3].D=0;
force uut.ID_stage_inst.U78.B1=1;
force uut.ID_stage_inst.U78.B0=1;
force uut.ID_stage_inst.U78.B0=0;
force uut.ID_stage_inst.U78.B1=0;
force uut.ID_stage_inst.U78.A1=1;
force uut.ID_stage_inst.U78.A0=1;
force uut.ID_stage_inst.U78.A1=0;
force uut.ID_stage_inst.U78.A0=0;
force uut.ID_stage_inst.\instruction_reg_reg[3].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[41].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[41].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[41].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[41].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[41].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[41].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[41].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[41].D=1;
force uut.ID_stage_inst.\instruction_reg_reg[5].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[5].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[5].RN=0;
force uut.ID_stage_inst.\instruction_reg_reg[5].Q=1;
force uut.ID_stage_inst.\instruction_reg_reg[5].Q=0;
force uut.ID_stage_inst.U80.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[5].D=1;
force uut.ID_stage_inst.U80.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[5].D=0;
force uut.ID_stage_inst.U80.B1=1;
force uut.ID_stage_inst.U80.B0=1;
force uut.ID_stage_inst.U80.B0=0;
force uut.ID_stage_inst.U80.B1=0;
force uut.ID_stage_inst.U80.A1=1;
force uut.ID_stage_inst.U80.A0=1;
force uut.ID_stage_inst.U80.A1=0;
force uut.ID_stage_inst.U80.A0=0;
force uut.ID_stage_inst.\instruction_reg_reg[5].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[45].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[45].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[45].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[45].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[45].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[45].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[45].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[45].D=1;
force uut.ID_stage_inst.\instruction_reg_reg[8].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[8].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[8].RN=0;
force uut.ID_stage_inst.U83.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[8].D=1;
force uut.ID_stage_inst.U83.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[8].D=0;
force uut.ID_stage_inst.U83.B0=1;
force uut.ID_stage_inst.U83.A1N=0;
force uut.ID_stage_inst.U83.A1N=1;
force uut.ID_stage_inst.U83.A0N=1;
force uut.ID_stage_inst.U83.A0N=0;
force uut.ID_stage_inst.\instruction_reg_reg[8].QN=1;
force uut.ID_stage_inst.U83.B1=1;
force uut.ID_stage_inst.U83.B0=0;
force uut.ID_stage_inst.U83.B1=0;
force uut.ID_stage_inst.\instruction_reg_reg[8].QN=0;
force uut.ID_stage_inst.\instruction_reg_reg[8].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[8].Q=0;
force uut.ID_stage_inst.\instruction_reg_reg[8].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[34].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[34].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[34].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[34].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[34].Q=0;
force uut.ID_stage_inst.U61.B0=1;
force uut.ID_stage_inst.U61.Y=1;
force uut.ID_stage_inst.U61.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[34].D=1;
force uut.ID_stage_inst.U61.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[34].D=0;
force uut.ID_stage_inst.U61.A1N=1;
force uut.ID_stage_inst.U61.A0N=1;
force uut.ID_stage_inst.U61.A1N=0;
force uut.ID_stage_inst.U61.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[34].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[32].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[32].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[32].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[32].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[32].Q=0;
force uut.ID_stage_inst.U59.B0=1;
force uut.ID_stage_inst.U59.Y=1;
force uut.ID_stage_inst.U59.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[32].D=1;
force uut.ID_stage_inst.U59.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[32].D=0;
force uut.ID_stage_inst.U59.A1N=1;
force uut.ID_stage_inst.U59.A0N=1;
force uut.ID_stage_inst.U59.A1N=0;
force uut.ID_stage_inst.U59.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[32].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[33].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[33].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[33].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[33].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[33].Q=0;
force uut.ID_stage_inst.U60.B0=1;
force uut.ID_stage_inst.U60.Y=1;
force uut.ID_stage_inst.U60.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[33].D=1;
force uut.ID_stage_inst.U60.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[33].D=0;
force uut.ID_stage_inst.U60.A1N=1;
force uut.ID_stage_inst.U60.A0N=1;
force uut.ID_stage_inst.U60.A1N=0;
force uut.ID_stage_inst.U60.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[33].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[29].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[29].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[29].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[29].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[29].Q=0;
force uut.ID_stage_inst.U71.B0=1;
force uut.ID_stage_inst.U71.Y=1;
force uut.ID_stage_inst.U71.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[29].D=1;
force uut.ID_stage_inst.U71.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[29].D=0;
force uut.ID_stage_inst.U71.A1N=1;
force uut.ID_stage_inst.U71.A0N=1;
force uut.ID_stage_inst.U71.A1N=0;
force uut.ID_stage_inst.U71.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[29].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[31].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[31].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[31].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[31].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[31].Q=0;
force uut.ID_stage_inst.U73.B0=1;
force uut.ID_stage_inst.U73.Y=1;
force uut.ID_stage_inst.U73.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[31].D=1;
force uut.ID_stage_inst.U73.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[31].D=0;
force uut.ID_stage_inst.U73.A1N=1;
force uut.ID_stage_inst.U73.A0N=1;
force uut.ID_stage_inst.U73.A1N=0;
force uut.ID_stage_inst.U73.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[31].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[37].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[37].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[37].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[37].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[37].Q=0;
force uut.ID_stage_inst.U64.B0=1;
force uut.ID_stage_inst.U64.Y=1;
force uut.ID_stage_inst.U64.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[37].D=1;
force uut.ID_stage_inst.U64.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[37].D=0;
force uut.ID_stage_inst.U64.A1N=1;
force uut.ID_stage_inst.U64.A0N=1;
force uut.ID_stage_inst.U64.A1N=0;
force uut.ID_stage_inst.U64.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[37].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[27].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[27].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[27].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[27].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[27].Q=0;
force uut.ID_stage_inst.U69.B0=1;
force uut.ID_stage_inst.U69.Y=1;
force uut.ID_stage_inst.U69.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[27].D=1;
force uut.ID_stage_inst.U69.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[27].D=0;
force uut.ID_stage_inst.U69.A1N=1;
force uut.ID_stage_inst.U69.A0N=1;
force uut.ID_stage_inst.U69.A1N=0;
force uut.ID_stage_inst.U69.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[27].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[48].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[48].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[48].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[48].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[48].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[48].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[48].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[48].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[35].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[35].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[35].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[35].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[35].Q=0;
force uut.ID_stage_inst.U62.B0=1;
force uut.ID_stage_inst.U62.Y=1;
force uut.ID_stage_inst.U62.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[35].D=1;
force uut.ID_stage_inst.U62.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[35].D=0;
force uut.ID_stage_inst.U62.A1N=1;
force uut.ID_stage_inst.U62.A0N=1;
force uut.ID_stage_inst.U62.A1N=0;
force uut.ID_stage_inst.U62.A0N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[35].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[49].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[49].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[49].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[49].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[49].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[49].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[49].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[49].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[47].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[47].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[47].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[47].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[47].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[47].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[47].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[47].D=1;
force uut.ID_stage_inst.\instruction_reg_reg[6].CK=0;
force uut.ID_stage_inst.\instruction_reg_reg[6].RN=1;
force uut.ID_stage_inst.\instruction_reg_reg[6].RN=0;
force uut.ID_stage_inst.U81.Y=1;
force uut.ID_stage_inst.\instruction_reg_reg[6].D=1;
force uut.ID_stage_inst.U81.Y=0;
force uut.ID_stage_inst.\instruction_reg_reg[6].D=0;
force uut.ID_stage_inst.U81.B0=1;
force uut.ID_stage_inst.U81.A1N=0;
force uut.ID_stage_inst.U81.A1N=1;
force uut.ID_stage_inst.U81.A0N=1;
force uut.ID_stage_inst.U81.A0N=0;
force uut.ID_stage_inst.\instruction_reg_reg[6].QN=1;
force uut.ID_stage_inst.U81.B1=1;
force uut.ID_stage_inst.U81.B0=0;
force uut.ID_stage_inst.U81.B1=0;
force uut.ID_stage_inst.\instruction_reg_reg[6].QN=0;
force uut.ID_stage_inst.\instruction_reg_reg[6].CK=1;
force uut.ID_stage_inst.\instruction_reg_reg[6].Q=0;
force uut.ID_stage_inst.\instruction_reg_reg[6].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[51].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[51].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[51].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[51].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[51].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[51].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[51].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[51].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[39].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[39].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[39].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[39].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[39].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[39].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[39].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[39].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[38].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[38].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[38].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[38].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[38].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[38].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[38].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[38].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[53].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[53].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[53].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[53].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[53].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[53].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[53].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[53].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[43].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[43].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[43].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[43].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[43].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[43].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[43].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[43].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[50].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[50].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[50].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[50].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[50].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[50].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[50].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[50].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[42].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[42].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[42].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[42].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[42].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[42].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[42].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[42].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[22].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[22].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[22].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[22].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[22].Q=0;
force uut.ID_stage_inst.U58.Y=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[22].D=1;
force uut.ID_stage_inst.U58.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[22].D=0;
force uut.ID_stage_inst.U58.B1=1;
force uut.ID_stage_inst.U58.B0=1;
force uut.ID_stage_inst.U58.B0=0;
force uut.ID_stage_inst.U58.B1=0;
force uut.ID_stage_inst.U58.A1=1;
force uut.ID_stage_inst.U58.A0=1;
force uut.ID_stage_inst.U58.A1=0;
force uut.ID_stage_inst.U58.A0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[22].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[23].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[23].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[23].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[23].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[23].Q=0;
force uut.ID_stage_inst.U65.Y=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[23].D=1;
force uut.ID_stage_inst.U65.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[23].D=0;
force uut.ID_stage_inst.U65.B1=1;
force uut.ID_stage_inst.U65.B0=1;
force uut.ID_stage_inst.U65.B0=0;
force uut.ID_stage_inst.U65.B1=0;
force uut.ID_stage_inst.U65.A1=1;
force uut.ID_stage_inst.U65.A0=1;
force uut.ID_stage_inst.U65.A1=0;
force uut.ID_stage_inst.U65.A0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[23].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[40].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[40].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[40].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[40].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[40].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[40].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[40].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[40].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[54].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[54].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[54].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[54].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[54].Q=0;
force uut.ID_stage_inst.U9.C0=1;
force uut.ID_stage_inst.U9.B0=1;
force uut.ID_stage_inst.U9.A1=0;
force uut.ID_stage_inst.U9.A0=1;
force uut.ID_stage_inst.U9.A1=1;
force uut.ID_stage_inst.U9.A0=0;
force uut.ID_stage_inst.U9.Y=1;
force uut.ID_stage_inst.U9.B0=0;
force uut.ID_stage_inst.U9.C0=0;
force uut.ID_stage_inst.U8.B=1;
force uut.ID_stage_inst.U8.A=1;
force uut.ID_stage_inst.U8.Y=1;
force uut.ID_stage_inst.U8.A=0;
force uut.ID_stage_inst.U8.B=0;
force uut.ID_stage_inst.U9.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[54].D=1;
force uut.ID_stage_inst.U8.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[54].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[54].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[26].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[26].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[26].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[26].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[26].Q=0;
force uut.ID_stage_inst.U68.Y=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[26].D=1;
force uut.ID_stage_inst.U68.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[26].D=0;
force uut.ID_stage_inst.U68.B1=1;
force uut.ID_stage_inst.U68.B0=1;
force uut.ID_stage_inst.U68.B0=0;
force uut.ID_stage_inst.U68.B1=0;
force uut.ID_stage_inst.U68.A1=1;
force uut.ID_stage_inst.U68.A0=1;
force uut.ID_stage_inst.U68.A1=0;
force uut.ID_stage_inst.U68.A0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[26].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[44].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[44].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[44].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[44].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[44].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[44].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[44].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[44].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[52].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[52].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[52].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[52].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[52].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[52].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[52].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[52].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[46].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[46].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[46].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[46].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[46].Q=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[46].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[46].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[46].D=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[25].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[25].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[25].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[25].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[25].Q=0;
force uut.ID_stage_inst.U67.Y=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[25].D=1;
force uut.ID_stage_inst.U67.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[25].D=0;
force uut.ID_stage_inst.U67.B1=1;
force uut.ID_stage_inst.U67.B0=1;
force uut.ID_stage_inst.U67.B0=0;
force uut.ID_stage_inst.U67.B1=0;
force uut.ID_stage_inst.U67.A1=1;
force uut.ID_stage_inst.U67.A0=1;
force uut.ID_stage_inst.U67.A1=0;
force uut.ID_stage_inst.U67.A0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[25].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[55].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[55].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[55].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[55].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[55].Q=0;
force uut.ID_stage_inst.U56.B0=1;
force uut.ID_stage_inst.U56.Y=1;
force uut.ID_stage_inst.U56.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[55].D=1;
force uut.ID_stage_inst.U56.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[55].D=0;
force uut.ID_stage_inst.U56.A0N=1;
force uut.ID_stage_inst.U55.B0=1;
force uut.ID_stage_inst.U55.Y=1;
force uut.ID_stage_inst.U55.B0=0;
force uut.ID_stage_inst.U56.A1N=1;
force uut.ID_stage_inst.U56.A0N=0;
force uut.ID_stage_inst.U56.A1N=0;
force uut.ID_stage_inst.U55.Y=0;
force uut.ID_stage_inst.U55.A1N=1;
force uut.ID_stage_inst.U55.A0N=1;
force uut.ID_stage_inst.U55.A0N=0;
force uut.ID_stage_inst.U55.A1N=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[55].CK=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[56].CK=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[56].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[56].RN=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[56].Q=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[56].Q=0;
force uut.ID_stage_inst.U57.B0=1;
force uut.ID_stage_inst.U57.Y=1;
force uut.ID_stage_inst.U57.B0=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[56].D=1;
force uut.ID_stage_inst.U57.Y=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[56].D=0;
force uut.ID_stage_inst.U57.A1=0;
force uut.ID_stage_inst.U57.A0=0;
force uut.ID_stage_inst.U57.A2=1;
force uut.ID_stage_inst.U57.A1=1;
force uut.ID_stage_inst.U57.A0=1;
force uut.ID_stage_inst.U11.Y=1;
force uut.ID_stage_inst.U11.A=0;
force uut.ID_stage_inst.U11.Y=0;
force uut.ID_stage_inst.U11.A=1;
force uut.ID_stage_inst.U57.A2=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[56].CK=1;
force uut.ID_stage_inst.U3.Y=0;
force uut.ID_stage_inst.U3.A=0;
force uut.ID_stage_inst.U3.Y=1;
force uut.ID_stage_inst.U3.A=1;
force uut.ID_stage_inst.U4.Y=0;
force uut.ID_stage_inst.U4.B=1;
force uut.ID_stage_inst.U4.A=1;
force uut.ID_stage_inst.U4.Y=1;
force uut.ID_stage_inst.U4.B=0;
force uut.ID_stage_inst.U4.A=0;
force uut.ID_stage_inst.U10.Y=0;
force uut.ID_stage_inst.U10.D=1;
force uut.ID_stage_inst.U10.C=1;
force uut.ID_stage_inst.U10.B=1;
force uut.ID_stage_inst.U10.A=1;
force uut.ID_stage_inst.U10.Y=1;
force uut.ID_stage_inst.U10.D=0;
force uut.ID_stage_inst.U10.B=0;
force uut.ID_stage_inst.U10.C=0;
force uut.ID_stage_inst.U10.A=0;
force uut.ID_stage_inst.U12.Y=0;
force uut.ID_stage_inst.U12.B=1;
force uut.ID_stage_inst.U12.A=1;
force uut.ID_stage_inst.U12.B=0;
force uut.ID_stage_inst.U12.A=0;
force uut.ID_stage_inst.U12.Y=1;
force uut.ID_stage_inst.U13.Y=0;
force uut.ID_stage_inst.U13.A=1;
force uut.ID_stage_inst.U13.Y=1;
force uut.ID_stage_inst.U13.A=0;
force uut.ID_stage_inst.U14.A1=0;
force uut.ID_stage_inst.U14.A0=0;
force uut.ID_stage_inst.U14.A2=0;
force uut.ID_stage_inst.U17.Y=0;
force uut.ID_stage_inst.U17.B0=1;
force uut.ID_stage_inst.U17.A1=0;
force uut.ID_stage_inst.U17.A0=1;
force uut.ID_stage_inst.U17.A1=1;
force uut.ID_stage_inst.U17.A0=0;
force uut.ID_stage_inst.U14.B0=0;
force uut.ID_stage_inst.U14.Y=1;
force uut.ID_stage_inst.U14.Y=0;
force uut.ID_stage_inst.U14.B0=1;
force uut.ID_stage_inst.U17.Y=1;
force uut.ID_stage_inst.U17.B0=0;
force uut.ID_stage_inst.U14.A2=1;
force uut.ID_stage_inst.U14.A1=1;
force uut.ID_stage_inst.U14.A0=1;
force uut.ID_stage_inst.U15.Y=0;
force uut.ID_stage_inst.U15.C=1;
force uut.ID_stage_inst.U15.B=1;
force uut.ID_stage_inst.U15.AN=0;
force uut.ID_stage_inst.U15.C=0;
force uut.ID_stage_inst.U15.B=0;
force uut.ID_stage_inst.U15.AN=1;
force uut.ID_stage_inst.U15.Y=1;
force uut.ID_stage_inst.U16.Y=0;
force uut.ID_stage_inst.U16.A=1;
force uut.ID_stage_inst.U16.B=1;
force uut.ID_stage_inst.U16.C=1;
force uut.ID_stage_inst.U16.D=1;
force uut.ID_stage_inst.U16.D=0;
force uut.ID_stage_inst.U16.C=0;
force uut.ID_stage_inst.U16.B=0;
force uut.ID_stage_inst.U16.A=0;
force uut.ID_stage_inst.U16.Y=1;
force uut.ID_stage_inst.U18.Y=0;
force uut.ID_stage_inst.U18.B=1;
force uut.ID_stage_inst.U18.A=1;
force uut.ID_stage_inst.U18.Y=1;
force uut.ID_stage_inst.U18.A=0;
force uut.ID_stage_inst.U18.B=0;
force uut.ID_stage_inst.U19.Y=0;
force uut.ID_stage_inst.U19.A=1;
force uut.ID_stage_inst.U19.B=1;
force uut.ID_stage_inst.U19.B=0;
force uut.ID_stage_inst.U19.A=0;
force uut.ID_stage_inst.U19.Y=1;
force uut.ID_stage_inst.U20.Y=0;
force uut.ID_stage_inst.U20.A=1;
force uut.ID_stage_inst.U20.B=1;
force uut.ID_stage_inst.U20.B=0;
force uut.ID_stage_inst.U20.A=0;
force uut.ID_stage_inst.U20.Y=1;
force uut.ID_stage_inst.U21.Y=0;
force uut.ID_stage_inst.U21.A=1;
force uut.ID_stage_inst.U21.B=1;
force uut.ID_stage_inst.U21.B=0;
force uut.ID_stage_inst.U21.A=0;
force uut.ID_stage_inst.U21.Y=1;
force uut.ID_stage_inst.U22.Y=0;
force uut.ID_stage_inst.U22.A=1;
force uut.ID_stage_inst.U22.Y=1;
force uut.ID_stage_inst.U22.A=0;
force uut.ID_stage_inst.U23.Y=0;
force uut.ID_stage_inst.U23.A=1;
force uut.ID_stage_inst.U23.B=1;
force uut.ID_stage_inst.U23.B=0;
force uut.ID_stage_inst.U23.A=0;
force uut.ID_stage_inst.U23.Y=1;
force uut.ID_stage_inst.U31.Y=0;
force uut.ID_stage_inst.U31.B=1;
force uut.ID_stage_inst.U31.C=1;
force uut.ID_stage_inst.U31.A=1;
force uut.ID_stage_inst.U44.Y=1;
force uut.ID_stage_inst.U44.A=0;
force uut.ID_stage_inst.U44.B=0;
force uut.ID_stage_inst.U44.C=0;
force uut.ID_stage_inst.U32.Y=1;
force uut.ID_stage_inst.U32.A=0;
force uut.ID_stage_inst.U32.B=0;
force uut.ID_stage_inst.U32.C=0;
force uut.ID_stage_inst.U32.D=0;
force uut.ID_stage_inst.U45.Y=0;
force uut.ID_stage_inst.U45.A=1;
force uut.ID_stage_inst.U45.B=1;
force uut.ID_stage_inst.U45.C=1;
force uut.ID_stage_inst.U45.D=1;
force uut.ID_stage_inst.U37.Y=0;
force uut.ID_stage_inst.U37.A=1;
force uut.ID_stage_inst.U37.B=1;
force uut.ID_stage_inst.U37.C=1;
force uut.ID_stage_inst.U37.D=1;
force uut.ID_stage_inst.U24.Y=0;
force uut.ID_stage_inst.U24.C=1;
force uut.ID_stage_inst.U24.D=1;
force uut.ID_stage_inst.U24.A=1;
force uut.ID_stage_inst.U24.B=1;
force uut.ID_stage_inst.U34.Y=0;
force uut.ID_stage_inst.U34.A=1;
force uut.ID_stage_inst.U34.B=1;
force uut.ID_stage_inst.U34.C=1;
force uut.ID_stage_inst.U34.D=1;
force uut.ID_stage_inst.U33.Y=0;
force uut.ID_stage_inst.U33.A=1;
force uut.ID_stage_inst.U33.B=1;
force uut.ID_stage_inst.U33.C=1;
force uut.ID_stage_inst.U33.D=1;
force uut.ID_stage_inst.U45.D=0;
force uut.ID_stage_inst.U45.C=0;
force uut.ID_stage_inst.U45.B=0;
force uut.ID_stage_inst.U45.A=0;
force uut.ID_stage_inst.U44.C=1;
force uut.ID_stage_inst.U44.B=1;
force uut.ID_stage_inst.U45.Y=1;
force uut.ID_stage_inst.U44.A=1;
force uut.ID_stage_inst.U37.D=0;
force uut.ID_stage_inst.U37.C=0;
force uut.ID_stage_inst.U37.B=0;
force uut.ID_stage_inst.U37.A=0;
force uut.ID_stage_inst.U34.D=0;
force uut.ID_stage_inst.U34.C=0;
force uut.ID_stage_inst.U34.B=0;
force uut.ID_stage_inst.U34.A=0;
force uut.ID_stage_inst.U33.D=0;
force uut.ID_stage_inst.U33.C=0;
force uut.ID_stage_inst.U33.B=0;
force uut.ID_stage_inst.U33.A=0;
force uut.ID_stage_inst.U33.Y=1;
force uut.ID_stage_inst.U32.D=1;
force uut.ID_stage_inst.U34.Y=1;
force uut.ID_stage_inst.U32.C=1;
force uut.ID_stage_inst.U37.Y=1;
force uut.ID_stage_inst.U32.A=1;
force uut.ID_stage_inst.U32.Y=0;
force uut.ID_stage_inst.U31.C=0;
force uut.ID_stage_inst.U44.Y=0;
force uut.ID_stage_inst.U31.B=0;
force uut.ID_stage_inst.U31.A=0;
force uut.ID_stage_inst.U31.Y=1;
force uut.ID_stage_inst.U24.D=0;
force uut.ID_stage_inst.U24.C=0;
force uut.ID_stage_inst.U24.B=0;
force uut.ID_stage_inst.U24.A=0;
force uut.ID_stage_inst.U24.Y=1;
force uut.ID_stage_inst.U32.B=1;
force uut.ID_stage_inst.U25.Y=0;
force uut.ID_stage_inst.U25.A=1;
force uut.ID_stage_inst.U25.Y=1;
force uut.ID_stage_inst.U25.A=0;
force uut.ID_stage_inst.U26.Y=0;
force uut.ID_stage_inst.U26.A=1;
force uut.ID_stage_inst.U26.B=1;
force uut.ID_stage_inst.U42.C0=0;
force uut.ID_stage_inst.U52.B0=0;
force uut.ID_stage_inst.U52.A1=0;
force uut.ID_stage_inst.U52.A0=1;
force uut.ID_stage_inst.U52.A1=1;
force uut.ID_stage_inst.U52.A0=0;
force uut.ID_stage_inst.U46.B=0;
force uut.ID_stage_inst.U46.A=0;
force uut.ID_stage_inst.U52.B0=1;
force uut.ID_stage_inst.U52.B1=1;
force uut.ID_stage_inst.U46.Y=1;
force uut.ID_stage_inst.U46.Y=0;
force uut.ID_stage_inst.U46.A=1;
force uut.ID_stage_inst.U46.B=1;
force uut.ID_stage_inst.U52.B1=0;
force uut.ID_stage_inst.U52.Y=0;
force uut.ID_stage_inst.U42.B0=0;
force uut.ID_stage_inst.U42.Y=1;
force uut.ID_stage_inst.U42.A1=1;
force uut.ID_stage_inst.U42.A0=1;
force uut.ID_stage_inst.U42.A0=0;
force uut.ID_stage_inst.U42.A1=0;
force uut.ID_stage_inst.U26.B=0;
force uut.ID_stage_inst.U26.A=0;
force uut.ID_stage_inst.U42.Y=0;
force uut.ID_stage_inst.U42.B0=1;
force uut.ID_stage_inst.U42.C0=1;
force uut.ID_stage_inst.U52.Y=1;
force uut.ID_stage_inst.U26.Y=1;
force uut.ID_stage_inst.U27.Y=0;
force uut.ID_stage_inst.U27.D=1;
force uut.ID_stage_inst.U27.C=1;
force uut.ID_stage_inst.U27.B=1;
force uut.ID_stage_inst.U27.A=1;
force uut.ID_stage_inst.U27.Y=1;
force uut.ID_stage_inst.U27.A=0;
force uut.ID_stage_inst.U27.B=0;
force uut.ID_stage_inst.U27.C=0;
force uut.ID_stage_inst.U27.D=0;
force uut.ID_stage_inst.U28.Y=0;
force uut.ID_stage_inst.U28.A=1;
force uut.ID_stage_inst.U28.Y=1;
force uut.ID_stage_inst.U28.A=0;
force uut.ID_stage_inst.U29.Y=0;
force uut.ID_stage_inst.U29.A=1;
force uut.ID_stage_inst.U29.B=1;
force uut.ID_stage_inst.U29.B=0;
force uut.ID_stage_inst.U29.A=0;
force uut.ID_stage_inst.U29.Y=1;
force uut.ID_stage_inst.U30.Y=0;
force uut.ID_stage_inst.U30.A=1;
force uut.ID_stage_inst.U30.Y=1;
force uut.ID_stage_inst.U30.A=0;
force uut.ID_stage_inst.U35.Y=0;
force uut.ID_stage_inst.U35.AN=0;
force uut.ID_stage_inst.U35.B=1;
force uut.ID_stage_inst.U35.B=0;
force uut.ID_stage_inst.U35.AN=1;
force uut.ID_stage_inst.U35.Y=1;
force uut.ID_stage_inst.U36.Y=0;
force uut.ID_stage_inst.U36.AN=0;
force uut.ID_stage_inst.U36.B=1;
force uut.ID_stage_inst.U36.B=0;
force uut.ID_stage_inst.U36.AN=1;
force uut.ID_stage_inst.U36.Y=1;
force uut.ID_stage_inst.U38.Y=0;
force uut.ID_stage_inst.U38.AN=0;
force uut.ID_stage_inst.U38.B=1;
force uut.ID_stage_inst.U38.B=0;
force uut.ID_stage_inst.U38.AN=1;
force uut.ID_stage_inst.U38.Y=1;
force uut.ID_stage_inst.U39.Y=0;
force uut.ID_stage_inst.U39.AN=0;
force uut.ID_stage_inst.U39.B=1;
force uut.ID_stage_inst.U39.B=0;
force uut.ID_stage_inst.U39.AN=1;
force uut.ID_stage_inst.U39.Y=1;
force uut.ID_stage_inst.U40.Y=0;
force uut.ID_stage_inst.U40.AN=0;
force uut.ID_stage_inst.U40.B=1;
force uut.ID_stage_inst.U40.B=0;
force uut.ID_stage_inst.U40.AN=1;
force uut.ID_stage_inst.U40.Y=1;
force uut.ID_stage_inst.U41.Y=0;
force uut.ID_stage_inst.U41.AN=0;
force uut.ID_stage_inst.U41.B=1;
force uut.ID_stage_inst.U41.B=0;
force uut.ID_stage_inst.U41.AN=1;
force uut.ID_stage_inst.U41.Y=1;
force uut.ID_stage_inst.U43.Y=0;
force uut.ID_stage_inst.U43.A=1;
force uut.ID_stage_inst.U43.Y=1;
force uut.ID_stage_inst.U43.A=0;
force uut.ID_stage_inst.U47.Y=0;
force uut.ID_stage_inst.U47.C=1;
force uut.ID_stage_inst.U47.B=1;
force uut.ID_stage_inst.U47.A=1;
force uut.ID_stage_inst.U47.Y=1;
force uut.ID_stage_inst.U47.A=0;
force uut.ID_stage_inst.U47.B=0;
force uut.ID_stage_inst.U47.C=0;
force uut.ID_stage_inst.U51.A0=0;
force uut.ID_stage_inst.U51.A1=0;
force uut.ID_stage_inst.U51.Y=1;
force uut.ID_stage_inst.U51.Y=0;
force uut.ID_stage_inst.U51.B1=1;
force uut.ID_stage_inst.U51.B0=1;
force uut.ID_stage_inst.U51.B0=0;
force uut.ID_stage_inst.U51.B1=0;
force uut.ID_stage_inst.U51.A1=1;
force uut.ID_stage_inst.U51.A0=1;
force uut.ID_stage_inst.U53.A0=0;
force uut.ID_stage_inst.U53.A1=0;
force uut.ID_stage_inst.U53.Y=1;
force uut.ID_stage_inst.U53.Y=0;
force uut.ID_stage_inst.U53.B1=1;
force uut.ID_stage_inst.U53.B0=1;
force uut.ID_stage_inst.U53.B0=0;
force uut.ID_stage_inst.U53.B1=0;
force uut.ID_stage_inst.U53.A1=1;
force uut.ID_stage_inst.U53.A0=1;
force uut.ID_stage_inst.U54.A0=0;
force uut.ID_stage_inst.U54.A1=0;
force uut.ID_stage_inst.U54.Y=1;
force uut.ID_stage_inst.U54.Y=0;
force uut.ID_stage_inst.U54.B1=1;
force uut.ID_stage_inst.U54.B0=1;
force uut.ID_stage_inst.U54.B0=0;
force uut.ID_stage_inst.U54.B1=0;
force uut.ID_stage_inst.U54.A1=1;
force uut.ID_stage_inst.U54.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U35.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U35.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U35.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U35.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U35.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U35.Y=1;
force uut.EX_stage_inst.alu_inst.U29.B0=0;
force uut.EX_stage_inst.alu_inst.U29.B1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[22].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[22].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[22].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[22].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[22].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[22].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[22].D=0;
force uut.EX_stage_inst.alu_inst.U31.Y=0;
force uut.EX_stage_inst.alu_inst.U31.A0=0;
force uut.EX_stage_inst.alu_inst.U30.Y=1;
force uut.EX_stage_inst.alu_inst.U31.B0=1;
force uut.EX_stage_inst.alu_inst.U30.A0=1;
force uut.EX_stage_inst.alu_inst.U29.Y=0;
force uut.EX_stage_inst.alu_inst.U30.C0=0;
force uut.EX_stage_inst.alu_inst.U29.B0=1;
force uut.EX_stage_inst.alu_inst.U29.A0=1;
force uut.EX_stage_inst.alu_inst.U28.B0=1;
force uut.EX_stage_inst.alu_inst.U28.Y=1;
force uut.EX_stage_inst.alu_inst.U28.B0=0;
force uut.EX_stage_inst.alu_inst.U29.A1=1;
force uut.EX_stage_inst.alu_inst.U29.A0=0;
force uut.EX_stage_inst.alu_inst.U29.A1=0;
force uut.EX_stage_inst.alu_inst.U28.Y=0;
force uut.EX_stage_inst.alu_inst.U28.A1=0;
force uut.EX_stage_inst.alu_inst.U28.A0=1;
force uut.EX_stage_inst.alu_inst.U28.A1=1;
force uut.EX_stage_inst.alu_inst.U28.A0=0;
force uut.EX_stage_inst.alu_inst.U27.B0=0;
force uut.EX_stage_inst.alu_inst.U31.Y=1;
force uut.EX_stage_inst.alu_inst.U31.B0=0;
force uut.EX_stage_inst.alu_inst.U30.Y=0;
force uut.EX_stage_inst.alu_inst.U30.B0=1;
force uut.EX_stage_inst.alu_inst.U30.C0=1;
force uut.EX_stage_inst.alu_inst.U27.Y=1;
force uut.EX_stage_inst.alu_inst.U29.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[22].D=1;
force uut.EX_stage_inst.alu_inst.U27.A0=1;
force uut.EX_stage_inst.alu_inst.U26.A=0;
force uut.EX_stage_inst.alu_inst.U27.Y=0;
force uut.EX_stage_inst.alu_inst.U27.B0=1;
force uut.EX_stage_inst.alu_inst.U27.C0=1;
force uut.EX_stage_inst.alu_inst.U26.Y=1;
force uut.EX_stage_inst.alu_inst.U30.B0=0;
force uut.EX_stage_inst.alu_inst.U26.Y=0;
force uut.EX_stage_inst.alu_inst.U26.A=1;
force uut.EX_stage_inst.alu_inst.U26.B=1;
force uut.EX_stage_inst.alu_inst.U25.Y=1;
force uut.EX_stage_inst.alu_inst.U27.C0=0;
force uut.EX_stage_inst.alu_inst.U25.Y=0;
force uut.EX_stage_inst.alu_inst.U26.B=0;
force uut.EX_stage_inst.alu_inst.U25.B0=1;
force uut.EX_stage_inst.alu_inst.U25.A1=1;
force uut.EX_stage_inst.alu_inst.U25.A0=1;
force uut.EX_stage_inst.alu_inst.U25.A0=0;
force uut.EX_stage_inst.alu_inst.U25.A1=0;
force uut.EX_stage_inst.alu_inst.U24.B0=1;
force uut.EX_stage_inst.alu_inst.U25.B0=0;
force uut.EX_stage_inst.alu_inst.U25.B1=0;
force uut.EX_stage_inst.alu_inst.U24.Y=0;
force uut.EX_stage_inst.alu_inst.U24.A1=0;
force uut.EX_stage_inst.alu_inst.U24.A0=1;
force uut.EX_stage_inst.alu_inst.U24.A1=1;
force uut.EX_stage_inst.alu_inst.U24.A0=0;
force uut.EX_stage_inst.alu_inst.U23.B=1;
force uut.EX_stage_inst.alu_inst.U23.A=1;
force uut.EX_stage_inst.alu_inst.U23.Y=1;
force uut.EX_stage_inst.alu_inst.U23.A=0;
force uut.EX_stage_inst.alu_inst.U23.B=0;
force uut.EX_stage_inst.alu_inst.U24.C0=1;
force uut.EX_stage_inst.alu_inst.U24.Y=1;
force uut.EX_stage_inst.alu_inst.U24.B0=0;
force uut.EX_stage_inst.alu_inst.U24.C0=0;
force uut.EX_stage_inst.alu_inst.U23.Y=0;
force uut.EX_stage_inst.alu_inst.U25.B1=1;
force uut.EX_stage_inst.alu_inst.U22.Y=1;
force uut.EX_stage_inst.alu_inst.U22.A=0;
force uut.EX_stage_inst.alu_inst.U27.A1=1;
force uut.EX_stage_inst.alu_inst.U27.A0=0;
force uut.EX_stage_inst.alu_inst.U27.A1=0;
force uut.EX_stage_inst.alu_inst.U22.Y=0;
force uut.EX_stage_inst.alu_inst.U22.A=1;
force uut.EX_stage_inst.alu_inst.U21.B0=1;
force uut.EX_stage_inst.alu_inst.U30.A0=0;
force uut.EX_stage_inst.alu_inst.U30.A1=0;
force uut.EX_stage_inst.alu_inst.U21.Y=0;
force uut.EX_stage_inst.alu_inst.U21.A1=0;
force uut.EX_stage_inst.alu_inst.U21.A0=1;
force uut.EX_stage_inst.alu_inst.U21.A1=1;
force uut.EX_stage_inst.alu_inst.U21.A0=0;
force uut.EX_stage_inst.alu_inst.U20.Y=1;
force uut.EX_stage_inst.alu_inst.U21.C0=1;
force uut.EX_stage_inst.alu_inst.U21.Y=1;
force uut.EX_stage_inst.alu_inst.U21.B0=0;
force uut.EX_stage_inst.alu_inst.U21.C0=0;
force uut.EX_stage_inst.alu_inst.U20.Y=0;
force uut.EX_stage_inst.alu_inst.U30.A1=1;
force uut.EX_stage_inst.alu_inst.U20.B1=0;
force uut.EX_stage_inst.alu_inst.U20.B0=1;
force uut.EX_stage_inst.alu_inst.U20.B1=1;
force uut.EX_stage_inst.alu_inst.U20.B0=0;
force uut.EX_stage_inst.alu_inst.U20.A1=0;
force uut.EX_stage_inst.alu_inst.U20.A0=1;
force uut.EX_stage_inst.alu_inst.U20.A1=1;
force uut.EX_stage_inst.alu_inst.U20.A0=0;
force uut.EX_stage_inst.alu_inst.U19.B0=1;
force uut.EX_stage_inst.alu_inst.U19.Y=0;
force uut.EX_stage_inst.alu_inst.U31.A2=0;
force uut.EX_stage_inst.alu_inst.U19.A1=0;
force uut.EX_stage_inst.alu_inst.U19.A0=1;
force uut.EX_stage_inst.alu_inst.U19.A1=1;
force uut.EX_stage_inst.alu_inst.U19.A0=0;
force uut.EX_stage_inst.alu_inst.U31.A0=1;
force uut.EX_stage_inst.alu_inst.U31.A1=1;
force uut.EX_stage_inst.alu_inst.U31.A2=1;
force uut.EX_stage_inst.alu_inst.U18.Y=1;
force uut.EX_stage_inst.alu_inst.U19.Y=1;
force uut.EX_stage_inst.alu_inst.U19.B0=0;
force uut.EX_stage_inst.alu_inst.U18.Y=0;
force uut.EX_stage_inst.alu_inst.U31.A1=0;
force uut.EX_stage_inst.alu_inst.U18.B0=0;
force uut.EX_stage_inst.alu_inst.U18.A1=0;
force uut.EX_stage_inst.alu_inst.U18.A0=1;
force uut.EX_stage_inst.alu_inst.U18.A1=1;
force uut.EX_stage_inst.alu_inst.U18.A0=0;
force uut.EX_stage_inst.alu_inst.U18.B0=1;
force uut.EX_stage_inst.alu_inst.U18.B1=1;
force uut.EX_stage_inst.alu_inst.U17.Y=1;
force uut.EX_stage_inst.alu_inst.U17.Y=0;
force uut.EX_stage_inst.alu_inst.U18.B1=0;
force uut.EX_stage_inst.alu_inst.U17.C1=1;
force uut.EX_stage_inst.alu_inst.U17.C0=1;
force uut.EX_stage_inst.alu_inst.U17.C0=0;
force uut.EX_stage_inst.alu_inst.U17.C1=0;
force uut.EX_stage_inst.alu_inst.U17.B1=1;
force uut.EX_stage_inst.alu_inst.U17.B0=1;
force uut.EX_stage_inst.alu_inst.U17.B0=0;
force uut.EX_stage_inst.alu_inst.U17.B1=0;
force uut.EX_stage_inst.alu_inst.U17.A1=1;
force uut.EX_stage_inst.alu_inst.U17.A0=1;
force uut.EX_stage_inst.alu_inst.U17.A0=0;
force uut.EX_stage_inst.alu_inst.U17.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.S=1;
force uut.EX_stage_inst.alu_inst.U29.B1=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U17.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U34.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U34.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U34.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U34.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U34.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U34.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.B=1;
force uut.EX_stage_inst.alu_inst.U48.A0=0;
force uut.EX_stage_inst.alu_inst.U48.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[23].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[23].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[23].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[23].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[23].CK=0;
force uut.EX_stage_inst.alu_inst.U329.A1=0;
force uut.EX_stage_inst.alu_inst.U329.A0=1;
force uut.EX_stage_inst.alu_inst.U329.A1=1;
force uut.EX_stage_inst.alu_inst.U329.A0=0;
force uut.EX_stage_inst.alu_inst.U327.C0=1;
force uut.EX_stage_inst.alu_inst.U327.B1=0;
force uut.EX_stage_inst.alu_inst.U327.B0=1;
force uut.EX_stage_inst.alu_inst.U327.B1=1;
force uut.EX_stage_inst.alu_inst.U327.B0=0;
force uut.EX_stage_inst.alu_inst.U327.A1=0;
force uut.EX_stage_inst.alu_inst.U327.A0=1;
force uut.EX_stage_inst.alu_inst.U327.A1=1;
force uut.EX_stage_inst.alu_inst.U327.A0=0;
force uut.EX_stage_inst.alu_inst.U326.B0=0;
force uut.EX_stage_inst.alu_inst.U326.A1=0;
force uut.EX_stage_inst.alu_inst.U326.A0=1;
force uut.EX_stage_inst.alu_inst.U326.A1=1;
force uut.EX_stage_inst.alu_inst.U326.A0=0;
force uut.EX_stage_inst.alu_inst.U321.B0=1;
force uut.EX_stage_inst.alu_inst.U321.A1=0;
force uut.EX_stage_inst.alu_inst.U321.A0=1;
force uut.EX_stage_inst.alu_inst.U321.A1=1;
force uut.EX_stage_inst.alu_inst.U321.A0=0;
force uut.EX_stage_inst.alu_inst.U321.Y=1;
force uut.EX_stage_inst.alu_inst.U321.B0=0;
force uut.EX_stage_inst.alu_inst.U237.A1=1;
force uut.EX_stage_inst.alu_inst.U237.A0=1;
force uut.EX_stage_inst.alu_inst.U237.A0=0;
force uut.EX_stage_inst.alu_inst.U237.A1=0;
force uut.EX_stage_inst.alu_inst.U321.Y=0;
force uut.EX_stage_inst.alu_inst.U236.C0=0;
force uut.EX_stage_inst.alu_inst.U236.B0=0;
force uut.EX_stage_inst.alu_inst.U236.Y=1;
force uut.EX_stage_inst.alu_inst.U329.B0=1;
force uut.EX_stage_inst.alu_inst.U236.A1=1;
force uut.EX_stage_inst.alu_inst.U236.A0=1;
force uut.EX_stage_inst.alu_inst.U236.A0=0;
force uut.EX_stage_inst.alu_inst.U236.A1=0;
force uut.EX_stage_inst.alu_inst.U327.Y=1;
force uut.EX_stage_inst.alu_inst.U327.C0=0;
force uut.EX_stage_inst.alu_inst.U94.B=1;
force uut.EX_stage_inst.alu_inst.U94.A=1;
force uut.EX_stage_inst.alu_inst.U93.B=1;
force uut.EX_stage_inst.alu_inst.U93.A=1;
force uut.EX_stage_inst.alu_inst.U326.B0=1;
force uut.EX_stage_inst.alu_inst.U326.B1=1;
force uut.EX_stage_inst.alu_inst.U93.Y=1;
force uut.EX_stage_inst.alu_inst.U93.A=0;
force uut.EX_stage_inst.alu_inst.U93.B=0;
force uut.EX_stage_inst.alu_inst.U93.Y=0;
force uut.EX_stage_inst.alu_inst.U326.B1=0;
force uut.EX_stage_inst.alu_inst.U326.Y=0;
force uut.EX_stage_inst.alu_inst.U92.C0=0;
force uut.EX_stage_inst.alu_inst.U92.B0=0;
force uut.EX_stage_inst.alu_inst.U92.Y=0;
force uut.EX_stage_inst.alu_inst.U92.B0=1;
force uut.EX_stage_inst.alu_inst.U92.C0=1;
force uut.EX_stage_inst.alu_inst.U326.Y=1;
force uut.EX_stage_inst.alu_inst.U237.B0=0;
force uut.EX_stage_inst.alu_inst.U92.A1=1;
force uut.EX_stage_inst.alu_inst.U92.A0=1;
force uut.EX_stage_inst.alu_inst.U92.A0=0;
force uut.EX_stage_inst.alu_inst.U92.A1=0;
force uut.EX_stage_inst.alu_inst.U329.Y=1;
force uut.EX_stage_inst.alu_inst.U329.B0=0;
force uut.EX_stage_inst.alu_inst.U236.Y=0;
force uut.EX_stage_inst.alu_inst.U236.B0=1;
force uut.EX_stage_inst.alu_inst.U236.C0=1;
force uut.EX_stage_inst.alu_inst.U91.C0=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[23].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[23].D=0;
force uut.EX_stage_inst.alu_inst.U91.Y=0;
force uut.EX_stage_inst.alu_inst.U91.A1=0;
force uut.EX_stage_inst.alu_inst.U91.A0=1;
force uut.EX_stage_inst.alu_inst.U91.A1=1;
force uut.EX_stage_inst.alu_inst.U91.A0=0;
force uut.EX_stage_inst.alu_inst.U237.Y=0;
force uut.EX_stage_inst.alu_inst.U48.C0=0;
force uut.EX_stage_inst.alu_inst.U94.Y=0;
force uut.EX_stage_inst.alu_inst.U94.A=0;
force uut.EX_stage_inst.alu_inst.U94.B=0;
force uut.EX_stage_inst.alu_inst.U327.Y=0;
force uut.EX_stage_inst.alu_inst.U48.B0=0;
force uut.EX_stage_inst.alu_inst.U48.Y=1;
force uut.EX_stage_inst.alu_inst.U91.B0=1;
force uut.EX_stage_inst.alu_inst.U91.Y=1;
force uut.EX_stage_inst.alu_inst.U91.B0=0;
force uut.EX_stage_inst.alu_inst.U91.C0=0;
force uut.EX_stage_inst.alu_inst.U48.Y=0;
force uut.EX_stage_inst.alu_inst.U48.B0=1;
force uut.EX_stage_inst.alu_inst.U48.C0=1;
force uut.EX_stage_inst.alu_inst.U329.Y=0;
force uut.EX_stage_inst.alu_inst.U94.Y=1;
force uut.EX_stage_inst.alu_inst.U237.Y=1;
force uut.EX_stage_inst.alu_inst.U237.B0=1;
force uut.EX_stage_inst.alu_inst.U92.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[23].D=1;
force uut.EX_stage_inst.alu_inst.U48.A1=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.S=1;
force uut.EX_stage_inst.alu_inst.U48.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U16.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U33.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U33.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U33.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U33.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U33.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U33.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.B=1;
force uut.EX_stage_inst.alu_inst.U196.A0=0;
force uut.EX_stage_inst.alu_inst.U196.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[24].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[24].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[24].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[24].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[24].CK=0;
force uut.EX_stage_inst.alu_inst.U337.B1=1;
force uut.EX_stage_inst.alu_inst.U337.B0=1;
force uut.EX_stage_inst.alu_inst.U337.B0=0;
force uut.EX_stage_inst.alu_inst.U337.B1=0;
force uut.EX_stage_inst.alu_inst.U337.A0=1;
force uut.EX_stage_inst.alu_inst.U336.B1=0;
force uut.EX_stage_inst.alu_inst.U336.B0=1;
force uut.EX_stage_inst.alu_inst.U336.B1=1;
force uut.EX_stage_inst.alu_inst.U336.B0=0;
force uut.EX_stage_inst.alu_inst.U336.A1=0;
force uut.EX_stage_inst.alu_inst.U336.A0=1;
force uut.EX_stage_inst.alu_inst.U336.A1=1;
force uut.EX_stage_inst.alu_inst.U336.A0=0;
force uut.EX_stage_inst.alu_inst.U335.C0=1;
force uut.EX_stage_inst.alu_inst.U335.B1=0;
force uut.EX_stage_inst.alu_inst.U335.B0=1;
force uut.EX_stage_inst.alu_inst.U335.B1=1;
force uut.EX_stage_inst.alu_inst.U335.B0=0;
force uut.EX_stage_inst.alu_inst.U335.A1=0;
force uut.EX_stage_inst.alu_inst.U335.A0=1;
force uut.EX_stage_inst.alu_inst.U335.A1=1;
force uut.EX_stage_inst.alu_inst.U335.A0=0;
force uut.EX_stage_inst.alu_inst.U334.B0=1;
force uut.EX_stage_inst.alu_inst.U334.A1=0;
force uut.EX_stage_inst.alu_inst.U334.A0=1;
force uut.EX_stage_inst.alu_inst.U334.A1=1;
force uut.EX_stage_inst.alu_inst.U334.A0=0;
force uut.EX_stage_inst.alu_inst.U333.B1=0;
force uut.EX_stage_inst.alu_inst.U333.B0=1;
force uut.EX_stage_inst.alu_inst.U333.B1=1;
force uut.EX_stage_inst.alu_inst.U333.B0=0;
force uut.EX_stage_inst.alu_inst.U333.A1=0;
force uut.EX_stage_inst.alu_inst.U333.A0=1;
force uut.EX_stage_inst.alu_inst.U333.A1=1;
force uut.EX_stage_inst.alu_inst.U333.A0=0;
force uut.EX_stage_inst.alu_inst.U331.B1=0;
force uut.EX_stage_inst.alu_inst.U331.B0=1;
force uut.EX_stage_inst.alu_inst.U331.B1=1;
force uut.EX_stage_inst.alu_inst.U331.B0=0;
force uut.EX_stage_inst.alu_inst.U331.A1=0;
force uut.EX_stage_inst.alu_inst.U331.A0=1;
force uut.EX_stage_inst.alu_inst.U331.A1=1;
force uut.EX_stage_inst.alu_inst.U331.A0=0;
force uut.EX_stage_inst.alu_inst.U336.Y=0;
force uut.EX_stage_inst.alu_inst.U255.C0=0;
force uut.EX_stage_inst.alu_inst.U255.B0=0;
force uut.EX_stage_inst.alu_inst.U255.Y=1;
force uut.EX_stage_inst.alu_inst.U337.A1=1;
force uut.EX_stage_inst.alu_inst.U337.A0=0;
force uut.EX_stage_inst.alu_inst.U337.A1=0;
force uut.EX_stage_inst.alu_inst.U255.Y=0;
force uut.EX_stage_inst.alu_inst.U255.B0=1;
force uut.EX_stage_inst.alu_inst.U255.C0=1;
force uut.EX_stage_inst.alu_inst.U336.Y=1;
force uut.EX_stage_inst.alu_inst.U255.A1=1;
force uut.EX_stage_inst.alu_inst.U255.A0=1;
force uut.EX_stage_inst.alu_inst.U255.A0=0;
force uut.EX_stage_inst.alu_inst.U255.A1=0;
force uut.EX_stage_inst.alu_inst.U337.Y=0;
force uut.EX_stage_inst.alu_inst.U253.B0=0;
force uut.EX_stage_inst.alu_inst.U334.Y=1;
force uut.EX_stage_inst.alu_inst.U334.B0=0;
force uut.EX_stage_inst.alu_inst.U253.A1=1;
force uut.EX_stage_inst.alu_inst.U253.A0=1;
force uut.EX_stage_inst.alu_inst.U253.A0=0;
force uut.EX_stage_inst.alu_inst.U253.A1=0;
force uut.EX_stage_inst.alu_inst.U334.Y=0;
force uut.EX_stage_inst.alu_inst.U335.Y=1;
force uut.EX_stage_inst.alu_inst.U335.C0=0;
force uut.EX_stage_inst.alu_inst.U206.B=1;
force uut.EX_stage_inst.alu_inst.U206.A=1;
force uut.EX_stage_inst.alu_inst.U253.Y=0;
force uut.EX_stage_inst.alu_inst.U196.C0=0;
force uut.EX_stage_inst.alu_inst.U206.Y=0;
force uut.EX_stage_inst.alu_inst.U206.A=0;
force uut.EX_stage_inst.alu_inst.U206.B=0;
force uut.EX_stage_inst.alu_inst.U335.Y=0;
force uut.EX_stage_inst.alu_inst.U196.B0=0;
force uut.EX_stage_inst.alu_inst.U196.A1=1;
force uut.EX_stage_inst.alu_inst.U196.Y=1;
force uut.EX_stage_inst.alu_inst.U70.B0=1;
force uut.EX_stage_inst.alu_inst.U70.Y=1;
force uut.EX_stage_inst.alu_inst.U70.B0=0;
force uut.EX_stage_inst.alu_inst.U196.Y=0;
force uut.EX_stage_inst.alu_inst.U196.B0=1;
force uut.EX_stage_inst.alu_inst.U196.C0=1;
force uut.EX_stage_inst.alu_inst.U206.Y=1;
force uut.EX_stage_inst.alu_inst.U253.Y=1;
force uut.EX_stage_inst.alu_inst.U253.B0=1;
force uut.EX_stage_inst.alu_inst.U337.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[24].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[24].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[24].D=0;
force uut.EX_stage_inst.alu_inst.U70.Y=0;
force uut.EX_stage_inst.alu_inst.U333.Y=0;
force uut.EX_stage_inst.alu_inst.U70.A2=0;
force uut.EX_stage_inst.alu_inst.U331.Y=0;
force uut.EX_stage_inst.alu_inst.U70.A1=0;
force uut.EX_stage_inst.alu_inst.U70.A0=1;
force uut.EX_stage_inst.alu_inst.U70.A1=1;
force uut.EX_stage_inst.alu_inst.U70.A2=1;
force uut.EX_stage_inst.alu_inst.U331.Y=1;
force uut.EX_stage_inst.alu_inst.U333.Y=1;
force uut.EX_stage_inst.alu_inst.U70.A0=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.S=1;
force uut.EX_stage_inst.alu_inst.U196.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U15.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U32.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U32.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U32.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U32.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U32.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U32.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.B=1;
force uut.EX_stage_inst.alu_inst.U51.A0=0;
force uut.EX_stage_inst.alu_inst.U51.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[25].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[25].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[25].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[25].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[25].CK=0;
force uut.EX_stage_inst.alu_inst.U344.A1=0;
force uut.EX_stage_inst.alu_inst.U344.A0=1;
force uut.EX_stage_inst.alu_inst.U344.A1=1;
force uut.EX_stage_inst.alu_inst.U344.A0=0;
force uut.EX_stage_inst.alu_inst.U343.C0=0;
force uut.EX_stage_inst.alu_inst.U343.B1=1;
force uut.EX_stage_inst.alu_inst.U343.B0=1;
force uut.EX_stage_inst.alu_inst.U343.B0=0;
force uut.EX_stage_inst.alu_inst.U343.B1=0;
force uut.EX_stage_inst.alu_inst.U343.A1=1;
force uut.EX_stage_inst.alu_inst.U343.A0=1;
force uut.EX_stage_inst.alu_inst.U343.A0=0;
force uut.EX_stage_inst.alu_inst.U343.A1=0;
force uut.EX_stage_inst.alu_inst.U342.B1=0;
force uut.EX_stage_inst.alu_inst.U342.B0=1;
force uut.EX_stage_inst.alu_inst.U342.B1=1;
force uut.EX_stage_inst.alu_inst.U342.B0=0;
force uut.EX_stage_inst.alu_inst.U342.A1=0;
force uut.EX_stage_inst.alu_inst.U342.A0=1;
force uut.EX_stage_inst.alu_inst.U342.A1=1;
force uut.EX_stage_inst.alu_inst.U342.A0=0;
force uut.EX_stage_inst.alu_inst.U338.B0=1;
force uut.EX_stage_inst.alu_inst.U338.A1=0;
force uut.EX_stage_inst.alu_inst.U338.A0=1;
force uut.EX_stage_inst.alu_inst.U338.A1=1;
force uut.EX_stage_inst.alu_inst.U338.A0=0;
force uut.EX_stage_inst.alu_inst.U338.Y=1;
force uut.EX_stage_inst.alu_inst.U338.B0=0;
force uut.EX_stage_inst.alu_inst.U241.A1=1;
force uut.EX_stage_inst.alu_inst.U241.A0=1;
force uut.EX_stage_inst.alu_inst.U241.A0=0;
force uut.EX_stage_inst.alu_inst.U241.A1=0;
force uut.EX_stage_inst.alu_inst.U338.Y=0;
force uut.EX_stage_inst.alu_inst.U240.C0=0;
force uut.EX_stage_inst.alu_inst.U240.B0=0;
force uut.EX_stage_inst.alu_inst.U240.Y=1;
force uut.EX_stage_inst.alu_inst.U344.B0=1;
force uut.EX_stage_inst.alu_inst.U240.A1=1;
force uut.EX_stage_inst.alu_inst.U240.A0=1;
force uut.EX_stage_inst.alu_inst.U240.A0=0;
force uut.EX_stage_inst.alu_inst.U240.A1=0;
force uut.EX_stage_inst.alu_inst.U105.B=0;
force uut.EX_stage_inst.alu_inst.U343.Y=0;
force uut.EX_stage_inst.alu_inst.U343.C0=1;
force uut.EX_stage_inst.alu_inst.U105.A=0;
force uut.EX_stage_inst.alu_inst.U344.Y=1;
force uut.EX_stage_inst.alu_inst.U344.B0=0;
force uut.EX_stage_inst.alu_inst.U240.Y=0;
force uut.EX_stage_inst.alu_inst.U240.B0=1;
force uut.EX_stage_inst.alu_inst.U240.C0=1;
force uut.EX_stage_inst.alu_inst.U103.C0=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[25].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[25].D=0;
force uut.EX_stage_inst.alu_inst.U103.Y=0;
force uut.EX_stage_inst.alu_inst.U103.A1=0;
force uut.EX_stage_inst.alu_inst.U103.A0=1;
force uut.EX_stage_inst.alu_inst.U103.A1=1;
force uut.EX_stage_inst.alu_inst.U103.A0=0;
force uut.EX_stage_inst.alu_inst.U342.Y=0;
force uut.EX_stage_inst.alu_inst.U52.C0=0;
force uut.EX_stage_inst.alu_inst.U52.B0=0;
force uut.EX_stage_inst.alu_inst.U52.Y=0;
force uut.EX_stage_inst.alu_inst.U52.B0=1;
force uut.EX_stage_inst.alu_inst.U52.C0=1;
force uut.EX_stage_inst.alu_inst.U342.Y=1;
force uut.EX_stage_inst.alu_inst.U241.B0=0;
force uut.EX_stage_inst.alu_inst.U52.A1=1;
force uut.EX_stage_inst.alu_inst.U52.A0=1;
force uut.EX_stage_inst.alu_inst.U52.A0=0;
force uut.EX_stage_inst.alu_inst.U52.A1=0;
force uut.EX_stage_inst.alu_inst.U241.Y=0;
force uut.EX_stage_inst.alu_inst.U51.C0=0;
force uut.EX_stage_inst.alu_inst.U105.Y=0;
force uut.EX_stage_inst.alu_inst.U105.A=1;
force uut.EX_stage_inst.alu_inst.U105.B=1;
force uut.EX_stage_inst.alu_inst.U343.Y=1;
force uut.EX_stage_inst.alu_inst.U51.B0=0;
force uut.EX_stage_inst.alu_inst.U51.Y=1;
force uut.EX_stage_inst.alu_inst.U103.B0=1;
force uut.EX_stage_inst.alu_inst.U103.Y=1;
force uut.EX_stage_inst.alu_inst.U103.B0=0;
force uut.EX_stage_inst.alu_inst.U103.C0=0;
force uut.EX_stage_inst.alu_inst.U51.Y=0;
force uut.EX_stage_inst.alu_inst.U51.B0=1;
force uut.EX_stage_inst.alu_inst.U51.C0=1;
force uut.EX_stage_inst.alu_inst.U344.Y=0;
force uut.EX_stage_inst.alu_inst.U105.Y=1;
force uut.EX_stage_inst.alu_inst.U241.Y=1;
force uut.EX_stage_inst.alu_inst.U241.B0=1;
force uut.EX_stage_inst.alu_inst.U52.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[25].D=1;
force uut.EX_stage_inst.alu_inst.U51.A1=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.S=1;
force uut.EX_stage_inst.alu_inst.U51.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U14.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U31.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U31.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U31.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U31.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U31.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U31.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.B=1;
force uut.EX_stage_inst.alu_inst.U152.A0=0;
force uut.EX_stage_inst.alu_inst.U152.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[26].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[26].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[26].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[26].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[26].CK=0;
force uut.EX_stage_inst.alu_inst.U348.B1=0;
force uut.EX_stage_inst.alu_inst.U348.B0=1;
force uut.EX_stage_inst.alu_inst.U348.B1=1;
force uut.EX_stage_inst.alu_inst.U348.B0=0;
force uut.EX_stage_inst.alu_inst.U348.A1N=1;
force uut.EX_stage_inst.alu_inst.U348.A0N=1;
force uut.EX_stage_inst.alu_inst.U348.A0N=0;
force uut.EX_stage_inst.alu_inst.U348.A1N=0;
force uut.EX_stage_inst.alu_inst.U347.C0=1;
force uut.EX_stage_inst.alu_inst.U347.B1=0;
force uut.EX_stage_inst.alu_inst.U347.B0=1;
force uut.EX_stage_inst.alu_inst.U347.B1=1;
force uut.EX_stage_inst.alu_inst.U347.B0=0;
force uut.EX_stage_inst.alu_inst.U347.A1=0;
force uut.EX_stage_inst.alu_inst.U347.A0=1;
force uut.EX_stage_inst.alu_inst.U347.A1=1;
force uut.EX_stage_inst.alu_inst.U347.A0=0;
force uut.EX_stage_inst.alu_inst.U346.B1=0;
force uut.EX_stage_inst.alu_inst.U346.B0=1;
force uut.EX_stage_inst.alu_inst.U346.B1=1;
force uut.EX_stage_inst.alu_inst.U346.B0=0;
force uut.EX_stage_inst.alu_inst.U346.A0=0;
force uut.EX_stage_inst.alu_inst.U345.B0=1;
force uut.EX_stage_inst.alu_inst.U345.A1=0;
force uut.EX_stage_inst.alu_inst.U345.A0=1;
force uut.EX_stage_inst.alu_inst.U345.A1=1;
force uut.EX_stage_inst.alu_inst.U345.A0=0;
force uut.EX_stage_inst.alu_inst.U345.Y=1;
force uut.EX_stage_inst.alu_inst.U345.B0=0;
force uut.EX_stage_inst.alu_inst.U248.A1=1;
force uut.EX_stage_inst.alu_inst.U248.A0=1;
force uut.EX_stage_inst.alu_inst.U248.A0=0;
force uut.EX_stage_inst.alu_inst.U248.A1=0;
force uut.EX_stage_inst.alu_inst.U345.Y=0;
force uut.EX_stage_inst.alu_inst.U347.Y=1;
force uut.EX_stage_inst.alu_inst.U347.C0=0;
force uut.EX_stage_inst.alu_inst.U161.B=1;
force uut.EX_stage_inst.alu_inst.U161.A=1;
force uut.EX_stage_inst.alu_inst.U248.Y=0;
force uut.EX_stage_inst.alu_inst.U152.C0=0;
force uut.EX_stage_inst.alu_inst.U161.Y=0;
force uut.EX_stage_inst.alu_inst.U161.A=0;
force uut.EX_stage_inst.alu_inst.U161.B=0;
force uut.EX_stage_inst.alu_inst.U347.Y=0;
force uut.EX_stage_inst.alu_inst.U152.B0=0;
force uut.EX_stage_inst.alu_inst.U152.A1=1;
force uut.EX_stage_inst.alu_inst.U150.B0=0;
force uut.EX_stage_inst.alu_inst.U150.A1=1;
force uut.EX_stage_inst.alu_inst.U150.A0=1;
force uut.EX_stage_inst.alu_inst.U150.A0=0;
force uut.EX_stage_inst.alu_inst.U150.A1=0;
force uut.EX_stage_inst.alu_inst.U152.Y=1;
force uut.EX_stage_inst.alu_inst.U149.B0=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[26].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[26].D=0;
force uut.EX_stage_inst.alu_inst.U149.Y=0;
force uut.EX_stage_inst.alu_inst.U149.A1=0;
force uut.EX_stage_inst.alu_inst.U149.A0=1;
force uut.EX_stage_inst.alu_inst.U149.A1=1;
force uut.EX_stage_inst.alu_inst.U149.A0=0;
force uut.EX_stage_inst.alu_inst.U62.B=0;
force uut.EX_stage_inst.alu_inst.U62.A=0;
force uut.EX_stage_inst.alu_inst.U346.A0=1;
force uut.EX_stage_inst.alu_inst.U346.A1=1;
force uut.EX_stage_inst.alu_inst.U62.Y=1;
force uut.EX_stage_inst.alu_inst.U62.Y=0;
force uut.EX_stage_inst.alu_inst.U62.A=1;
force uut.EX_stage_inst.alu_inst.U62.B=1;
force uut.EX_stage_inst.alu_inst.U346.A1=0;
force uut.EX_stage_inst.alu_inst.U346.Y=0;
force uut.EX_stage_inst.alu_inst.U61.C0=0;
force uut.EX_stage_inst.alu_inst.U61.B0=0;
force uut.EX_stage_inst.alu_inst.U61.Y=0;
force uut.EX_stage_inst.alu_inst.U61.B0=1;
force uut.EX_stage_inst.alu_inst.U61.C0=1;
force uut.EX_stage_inst.alu_inst.U346.Y=1;
force uut.EX_stage_inst.alu_inst.U248.B0=0;
force uut.EX_stage_inst.alu_inst.U61.A1=1;
force uut.EX_stage_inst.alu_inst.U61.A0=1;
force uut.EX_stage_inst.alu_inst.U61.A0=0;
force uut.EX_stage_inst.alu_inst.U61.A1=0;
force uut.EX_stage_inst.alu_inst.U60.C0=1;
force uut.EX_stage_inst.alu_inst.U60.B0=1;
force uut.EX_stage_inst.alu_inst.U60.Y=0;
force uut.EX_stage_inst.alu_inst.U150.C0=0;
force uut.EX_stage_inst.alu_inst.U60.A1=0;
force uut.EX_stage_inst.alu_inst.U60.A0=1;
force uut.EX_stage_inst.alu_inst.U60.A1=1;
force uut.EX_stage_inst.alu_inst.U60.A0=0;
force uut.EX_stage_inst.alu_inst.U150.Y=1;
force uut.EX_stage_inst.alu_inst.U59.C0=1;
force uut.EX_stage_inst.alu_inst.U59.B0=1;
force uut.EX_stage_inst.alu_inst.U59.Y=1;
force uut.EX_stage_inst.alu_inst.U59.B0=0;
force uut.EX_stage_inst.alu_inst.U59.C0=0;
force uut.EX_stage_inst.alu_inst.U150.Y=0;
force uut.EX_stage_inst.alu_inst.U150.B0=1;
force uut.EX_stage_inst.alu_inst.U150.C0=1;
force uut.EX_stage_inst.alu_inst.U60.Y=1;
force uut.EX_stage_inst.alu_inst.U60.B0=0;
force uut.EX_stage_inst.alu_inst.U60.C0=0;
force uut.EX_stage_inst.alu_inst.U149.C0=1;
force uut.EX_stage_inst.alu_inst.U149.Y=1;
force uut.EX_stage_inst.alu_inst.U149.B0=0;
force uut.EX_stage_inst.alu_inst.U149.C0=0;
force uut.EX_stage_inst.alu_inst.U152.Y=0;
force uut.EX_stage_inst.alu_inst.U152.B0=1;
force uut.EX_stage_inst.alu_inst.U152.C0=1;
force uut.EX_stage_inst.alu_inst.U59.Y=0;
force uut.EX_stage_inst.alu_inst.U161.Y=1;
force uut.EX_stage_inst.alu_inst.U248.Y=1;
force uut.EX_stage_inst.alu_inst.U248.B0=1;
force uut.EX_stage_inst.alu_inst.U61.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[26].D=1;
force uut.EX_stage_inst.alu_inst.U59.A1=0;
force uut.EX_stage_inst.alu_inst.U59.A0=1;
force uut.EX_stage_inst.alu_inst.U59.A1=1;
force uut.EX_stage_inst.alu_inst.U348.Y=1;
force uut.EX_stage_inst.alu_inst.U348.Y=0;
force uut.EX_stage_inst.alu_inst.U59.A0=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.S=1;
force uut.EX_stage_inst.alu_inst.U152.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U13.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U30.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U30.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U30.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U30.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U30.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U30.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.B=1;
force uut.EX_stage_inst.alu_inst.U98.A0=0;
force uut.EX_stage_inst.alu_inst.U98.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[27].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[27].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[27].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[27].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[27].CK=0;
force uut.EX_stage_inst.alu_inst.U352.B0=1;
force uut.EX_stage_inst.alu_inst.U352.A1=0;
force uut.EX_stage_inst.alu_inst.U352.A0=1;
force uut.EX_stage_inst.alu_inst.U352.A1=1;
force uut.EX_stage_inst.alu_inst.U352.A0=0;
force uut.EX_stage_inst.alu_inst.U351.B1=0;
force uut.EX_stage_inst.alu_inst.U351.B0=1;
force uut.EX_stage_inst.alu_inst.U351.B1=1;
force uut.EX_stage_inst.alu_inst.U351.B0=0;
force uut.EX_stage_inst.alu_inst.U351.A1=0;
force uut.EX_stage_inst.alu_inst.U351.A0=1;
force uut.EX_stage_inst.alu_inst.U351.A1=1;
force uut.EX_stage_inst.alu_inst.U351.A0=0;
force uut.EX_stage_inst.alu_inst.U350.B1=0;
force uut.EX_stage_inst.alu_inst.U350.B0=1;
force uut.EX_stage_inst.alu_inst.U350.B1=1;
force uut.EX_stage_inst.alu_inst.U350.B0=0;
force uut.EX_stage_inst.alu_inst.U350.A1N=1;
force uut.EX_stage_inst.alu_inst.U350.A0N=1;
force uut.EX_stage_inst.alu_inst.U350.A0N=0;
force uut.EX_stage_inst.alu_inst.U350.A1N=0;
force uut.EX_stage_inst.alu_inst.U349.C0=1;
force uut.EX_stage_inst.alu_inst.U349.B1=0;
force uut.EX_stage_inst.alu_inst.U349.B0=1;
force uut.EX_stage_inst.alu_inst.U349.B1=1;
force uut.EX_stage_inst.alu_inst.U349.B0=0;
force uut.EX_stage_inst.alu_inst.U349.A1=0;
force uut.EX_stage_inst.alu_inst.U349.A0=1;
force uut.EX_stage_inst.alu_inst.U349.A1=1;
force uut.EX_stage_inst.alu_inst.U349.A0=0;
force uut.EX_stage_inst.alu_inst.U352.Y=1;
force uut.EX_stage_inst.alu_inst.U352.B0=0;
force uut.EX_stage_inst.alu_inst.U239.A1=1;
force uut.EX_stage_inst.alu_inst.U239.A0=1;
force uut.EX_stage_inst.alu_inst.U239.A0=0;
force uut.EX_stage_inst.alu_inst.U239.A1=0;
force uut.EX_stage_inst.alu_inst.U352.Y=0;
force uut.EX_stage_inst.alu_inst.U238.C0=0;
force uut.EX_stage_inst.alu_inst.U238.B0=0;
force uut.EX_stage_inst.alu_inst.U238.A1=1;
force uut.EX_stage_inst.alu_inst.U238.A0=1;
force uut.EX_stage_inst.alu_inst.U238.A0=0;
force uut.EX_stage_inst.alu_inst.U238.A1=0;
force uut.EX_stage_inst.alu_inst.U349.Y=1;
force uut.EX_stage_inst.alu_inst.U349.C0=0;
force uut.EX_stage_inst.alu_inst.U102.B=1;
force uut.EX_stage_inst.alu_inst.U102.A=1;
force uut.EX_stage_inst.alu_inst.U239.Y=0;
force uut.EX_stage_inst.alu_inst.U98.C0=0;
force uut.EX_stage_inst.alu_inst.U102.Y=0;
force uut.EX_stage_inst.alu_inst.U102.A=0;
force uut.EX_stage_inst.alu_inst.U102.B=0;
force uut.EX_stage_inst.alu_inst.U349.Y=0;
force uut.EX_stage_inst.alu_inst.U98.B0=0;
force uut.EX_stage_inst.alu_inst.U98.A1=1;
force uut.EX_stage_inst.alu_inst.U97.B=1;
force uut.EX_stage_inst.alu_inst.U97.A=1;
force uut.EX_stage_inst.alu_inst.U97.Y=1;
force uut.EX_stage_inst.alu_inst.U97.A=0;
force uut.EX_stage_inst.alu_inst.U97.B=0;
force uut.EX_stage_inst.alu_inst.U96.C0=1;
force uut.EX_stage_inst.alu_inst.U238.Y=1;
force uut.EX_stage_inst.alu_inst.U96.B0=1;
force uut.EX_stage_inst.alu_inst.U96.A1=0;
force uut.EX_stage_inst.alu_inst.U96.A0=1;
force uut.EX_stage_inst.alu_inst.U96.A1=1;
force uut.EX_stage_inst.alu_inst.U96.A0=0;
force uut.EX_stage_inst.alu_inst.U96.Y=1;
force uut.EX_stage_inst.alu_inst.U96.B0=0;
force uut.EX_stage_inst.alu_inst.U96.C0=0;
force uut.EX_stage_inst.alu_inst.U238.Y=0;
force uut.EX_stage_inst.alu_inst.U238.B0=1;
force uut.EX_stage_inst.alu_inst.U238.C0=1;
force uut.EX_stage_inst.alu_inst.U97.Y=0;
force uut.EX_stage_inst.alu_inst.U95.C0=1;
force uut.EX_stage_inst.alu_inst.U98.Y=1;
force uut.EX_stage_inst.alu_inst.U95.B0=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[27].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[27].D=0;
force uut.EX_stage_inst.alu_inst.U95.Y=0;
force uut.EX_stage_inst.alu_inst.U95.A1=0;
force uut.EX_stage_inst.alu_inst.U95.A0=1;
force uut.EX_stage_inst.alu_inst.U95.A1=1;
force uut.EX_stage_inst.alu_inst.U95.A0=0;
force uut.EX_stage_inst.alu_inst.U351.Y=0;
force uut.EX_stage_inst.alu_inst.U50.C0=0;
force uut.EX_stage_inst.alu_inst.U50.B0=0;
force uut.EX_stage_inst.alu_inst.U95.Y=1;
force uut.EX_stage_inst.alu_inst.U95.B0=0;
force uut.EX_stage_inst.alu_inst.U95.C0=0;
force uut.EX_stage_inst.alu_inst.U98.Y=0;
force uut.EX_stage_inst.alu_inst.U98.B0=1;
force uut.EX_stage_inst.alu_inst.U98.C0=1;
force uut.EX_stage_inst.alu_inst.U96.Y=0;
force uut.EX_stage_inst.alu_inst.U102.Y=1;
force uut.EX_stage_inst.alu_inst.U239.Y=1;
force uut.EX_stage_inst.alu_inst.U239.B0=1;
force uut.EX_stage_inst.alu_inst.U50.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[27].D=1;
force uut.EX_stage_inst.alu_inst.U50.Y=0;
force uut.EX_stage_inst.alu_inst.U50.B0=1;
force uut.EX_stage_inst.alu_inst.U50.C0=1;
force uut.EX_stage_inst.alu_inst.U351.Y=1;
force uut.EX_stage_inst.alu_inst.U239.B0=0;
force uut.EX_stage_inst.alu_inst.U50.A1=1;
force uut.EX_stage_inst.alu_inst.U350.Y=1;
force uut.EX_stage_inst.alu_inst.U50.A0=1;
force uut.EX_stage_inst.alu_inst.U50.A0=0;
force uut.EX_stage_inst.alu_inst.U50.A1=0;
force uut.EX_stage_inst.alu_inst.U350.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.S=1;
force uut.EX_stage_inst.alu_inst.U98.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U12.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U28.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U28.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U28.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U28.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U28.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U28.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.CO=1;
force uut.EX_stage_inst.alu_inst.U181.A0=0;
force uut.EX_stage_inst.alu_inst.U181.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[29].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[29].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[29].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[29].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[29].CK=0;
force uut.EX_stage_inst.alu_inst.U356.B1=1;
force uut.EX_stage_inst.alu_inst.U356.B0=1;
force uut.EX_stage_inst.alu_inst.U356.B0=0;
force uut.EX_stage_inst.alu_inst.U356.B1=0;
force uut.EX_stage_inst.alu_inst.U356.A1N=0;
force uut.EX_stage_inst.alu_inst.U356.A0N=1;
force uut.EX_stage_inst.alu_inst.U356.A1N=1;
force uut.EX_stage_inst.alu_inst.U356.A0N=0;
force uut.EX_stage_inst.alu_inst.U355.B0=1;
force uut.EX_stage_inst.alu_inst.U355.A1=0;
force uut.EX_stage_inst.alu_inst.U355.A0=1;
force uut.EX_stage_inst.alu_inst.U355.A1=1;
force uut.EX_stage_inst.alu_inst.U355.A0=0;
force uut.EX_stage_inst.alu_inst.U354.B1=0;
force uut.EX_stage_inst.alu_inst.U354.B0=1;
force uut.EX_stage_inst.alu_inst.U354.B1=1;
force uut.EX_stage_inst.alu_inst.U354.B0=0;
force uut.EX_stage_inst.alu_inst.U354.A1=0;
force uut.EX_stage_inst.alu_inst.U354.A0=1;
force uut.EX_stage_inst.alu_inst.U354.A1=1;
force uut.EX_stage_inst.alu_inst.U354.A0=0;
force uut.EX_stage_inst.alu_inst.U353.C0=1;
force uut.EX_stage_inst.alu_inst.U353.B1=0;
force uut.EX_stage_inst.alu_inst.U353.B0=1;
force uut.EX_stage_inst.alu_inst.U353.B1=1;
force uut.EX_stage_inst.alu_inst.U353.B0=0;
force uut.EX_stage_inst.alu_inst.U353.A1=0;
force uut.EX_stage_inst.alu_inst.U353.A0=1;
force uut.EX_stage_inst.alu_inst.U353.A1=1;
force uut.EX_stage_inst.alu_inst.U353.A0=0;
force uut.EX_stage_inst.alu_inst.U355.Y=1;
force uut.EX_stage_inst.alu_inst.U355.B0=0;
force uut.EX_stage_inst.alu_inst.U251.A1=1;
force uut.EX_stage_inst.alu_inst.U251.A0=1;
force uut.EX_stage_inst.alu_inst.U251.A0=0;
force uut.EX_stage_inst.alu_inst.U251.A1=0;
force uut.EX_stage_inst.alu_inst.U355.Y=0;
force uut.EX_stage_inst.alu_inst.U353.Y=1;
force uut.EX_stage_inst.alu_inst.U353.C0=0;
force uut.EX_stage_inst.alu_inst.U189.B=1;
force uut.EX_stage_inst.alu_inst.U189.A=1;
force uut.EX_stage_inst.alu_inst.U251.Y=0;
force uut.EX_stage_inst.alu_inst.U181.C0=0;
force uut.EX_stage_inst.alu_inst.U189.Y=0;
force uut.EX_stage_inst.alu_inst.U189.A=0;
force uut.EX_stage_inst.alu_inst.U189.B=0;
force uut.EX_stage_inst.alu_inst.U353.Y=0;
force uut.EX_stage_inst.alu_inst.U181.B0=0;
force uut.EX_stage_inst.alu_inst.U181.A1=1;
force uut.EX_stage_inst.alu_inst.U181.Y=1;
force uut.EX_stage_inst.alu_inst.U180.B0=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[29].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[29].D=0;
force uut.EX_stage_inst.alu_inst.U180.Y=0;
force uut.EX_stage_inst.alu_inst.U180.A1=0;
force uut.EX_stage_inst.alu_inst.U180.A0=1;
force uut.EX_stage_inst.alu_inst.U180.A1=1;
force uut.EX_stage_inst.alu_inst.U180.A0=0;
force uut.EX_stage_inst.alu_inst.U354.Y=0;
force uut.EX_stage_inst.alu_inst.U69.C0=0;
force uut.EX_stage_inst.alu_inst.U69.B0=0;
force uut.EX_stage_inst.alu_inst.U69.Y=0;
force uut.EX_stage_inst.alu_inst.U69.B0=1;
force uut.EX_stage_inst.alu_inst.U69.C0=1;
force uut.EX_stage_inst.alu_inst.U354.Y=1;
force uut.EX_stage_inst.alu_inst.U251.B0=0;
force uut.EX_stage_inst.alu_inst.U69.A1=1;
force uut.EX_stage_inst.alu_inst.U69.A0=1;
force uut.EX_stage_inst.alu_inst.U69.A0=0;
force uut.EX_stage_inst.alu_inst.U69.A1=0;
force uut.EX_stage_inst.alu_inst.U68.C=0;
force uut.EX_stage_inst.alu_inst.U68.B=0;
force uut.EX_stage_inst.alu_inst.U68.A=0;
force uut.EX_stage_inst.alu_inst.U356.Y=1;
force uut.EX_stage_inst.alu_inst.U67.C0=1;
force uut.EX_stage_inst.alu_inst.U67.B0=1;
force uut.EX_stage_inst.alu_inst.U67.Y=1;
force uut.EX_stage_inst.alu_inst.U67.B0=0;
force uut.EX_stage_inst.alu_inst.U67.C0=0;
force uut.EX_stage_inst.alu_inst.U356.Y=0;
force uut.EX_stage_inst.alu_inst.U180.C0=1;
force uut.EX_stage_inst.alu_inst.U180.Y=1;
force uut.EX_stage_inst.alu_inst.U180.B0=0;
force uut.EX_stage_inst.alu_inst.U180.C0=0;
force uut.EX_stage_inst.alu_inst.U181.Y=0;
force uut.EX_stage_inst.alu_inst.U181.B0=1;
force uut.EX_stage_inst.alu_inst.U181.C0=1;
force uut.EX_stage_inst.alu_inst.U67.Y=0;
force uut.EX_stage_inst.alu_inst.U189.Y=1;
force uut.EX_stage_inst.alu_inst.U251.Y=1;
force uut.EX_stage_inst.alu_inst.U251.B0=1;
force uut.EX_stage_inst.alu_inst.U69.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[29].D=1;
force uut.EX_stage_inst.alu_inst.U68.Y=0;
force uut.EX_stage_inst.alu_inst.U68.A=1;
force uut.EX_stage_inst.alu_inst.U68.B=1;
force uut.EX_stage_inst.alu_inst.U68.C=1;
force uut.EX_stage_inst.alu_inst.U67.A1=0;
force uut.EX_stage_inst.alu_inst.U67.A0=1;
force uut.EX_stage_inst.alu_inst.U67.A1=1;
force uut.EX_stage_inst.alu_inst.U68.Y=1;
force uut.EX_stage_inst.alu_inst.U67.A0=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.S=1;
force uut.EX_stage_inst.alu_inst.U181.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U10.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U26.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U26.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U26.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U26.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U26.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U26.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.CO=1;
force uut.EX_stage_inst.alu_inst.U168.A0=0;
force uut.EX_stage_inst.alu_inst.U168.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[31].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[31].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[31].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[31].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[31].CK=0;
force uut.EX_stage_inst.alu_inst.U365.B0=1;
force uut.EX_stage_inst.alu_inst.U365.A1=0;
force uut.EX_stage_inst.alu_inst.U365.A0=1;
force uut.EX_stage_inst.alu_inst.U365.A1=1;
force uut.EX_stage_inst.alu_inst.U365.A0=0;
force uut.EX_stage_inst.alu_inst.U364.B1=1;
force uut.EX_stage_inst.alu_inst.U364.B0=1;
force uut.EX_stage_inst.alu_inst.U364.B0=0;
force uut.EX_stage_inst.alu_inst.U364.B1=0;
force uut.EX_stage_inst.alu_inst.U364.A1=1;
force uut.EX_stage_inst.alu_inst.U364.A0=1;
force uut.EX_stage_inst.alu_inst.U364.A0=0;
force uut.EX_stage_inst.alu_inst.U364.A1=0;
force uut.EX_stage_inst.alu_inst.U363.Y=0;
force uut.EX_stage_inst.alu_inst.U364.C0=0;
force uut.EX_stage_inst.alu_inst.U363.B1=0;
force uut.EX_stage_inst.alu_inst.U363.B0=1;
force uut.EX_stage_inst.alu_inst.U363.B1=1;
force uut.EX_stage_inst.alu_inst.U363.B0=0;
force uut.EX_stage_inst.alu_inst.U363.A1=0;
force uut.EX_stage_inst.alu_inst.U363.A0=1;
force uut.EX_stage_inst.alu_inst.U363.A1=1;
force uut.EX_stage_inst.alu_inst.U363.A0=0;
force uut.EX_stage_inst.alu_inst.U362.C0=1;
force uut.EX_stage_inst.alu_inst.U362.B1=0;
force uut.EX_stage_inst.alu_inst.U362.B0=1;
force uut.EX_stage_inst.alu_inst.U362.B1=1;
force uut.EX_stage_inst.alu_inst.U362.B0=0;
force uut.EX_stage_inst.alu_inst.U362.A1=0;
force uut.EX_stage_inst.alu_inst.U362.A0=1;
force uut.EX_stage_inst.alu_inst.U362.A1=1;
force uut.EX_stage_inst.alu_inst.U362.A0=0;
force uut.EX_stage_inst.alu_inst.U364.Y=0;
force uut.EX_stage_inst.alu_inst.U364.C0=1;
force uut.EX_stage_inst.alu_inst.U363.Y=1;
force uut.EX_stage_inst.alu_inst.U250.B0=0;
force uut.EX_stage_inst.alu_inst.U365.Y=1;
force uut.EX_stage_inst.alu_inst.U365.B0=0;
force uut.EX_stage_inst.alu_inst.U250.A1=1;
force uut.EX_stage_inst.alu_inst.U250.A0=1;
force uut.EX_stage_inst.alu_inst.U250.A0=0;
force uut.EX_stage_inst.alu_inst.U250.A1=0;
force uut.EX_stage_inst.alu_inst.U365.Y=0;
force uut.EX_stage_inst.alu_inst.U362.Y=1;
force uut.EX_stage_inst.alu_inst.U362.C0=0;
force uut.EX_stage_inst.alu_inst.U173.B=1;
force uut.EX_stage_inst.alu_inst.U173.A=1;
force uut.EX_stage_inst.alu_inst.U250.Y=0;
force uut.EX_stage_inst.alu_inst.U168.C0=0;
force uut.EX_stage_inst.alu_inst.U173.Y=0;
force uut.EX_stage_inst.alu_inst.U173.A=0;
force uut.EX_stage_inst.alu_inst.U173.B=0;
force uut.EX_stage_inst.alu_inst.U362.Y=0;
force uut.EX_stage_inst.alu_inst.U168.B0=0;
force uut.EX_stage_inst.alu_inst.U168.A1=1;
force uut.EX_stage_inst.alu_inst.U166.C0=1;
force uut.EX_stage_inst.alu_inst.U166.A1=0;
force uut.EX_stage_inst.alu_inst.U166.A0=1;
force uut.EX_stage_inst.alu_inst.U166.A1=1;
force uut.EX_stage_inst.alu_inst.U166.A0=0;
force uut.EX_stage_inst.alu_inst.U168.Y=1;
force uut.EX_stage_inst.alu_inst.U165.B0=1;
force uut.EX_stage_inst.alu_inst.U165.Y=1;
force uut.EX_stage_inst.alu_inst.U165.B0=0;
force uut.EX_stage_inst.alu_inst.U165.C0=0;
force uut.EX_stage_inst.alu_inst.U168.Y=0;
force uut.EX_stage_inst.alu_inst.U168.B0=1;
force uut.EX_stage_inst.alu_inst.U168.C0=1;
force uut.EX_stage_inst.alu_inst.U166.Y=0;
force uut.EX_stage_inst.alu_inst.U173.Y=1;
force uut.EX_stage_inst.alu_inst.U250.Y=1;
force uut.EX_stage_inst.alu_inst.U250.B0=1;
force uut.EX_stage_inst.alu_inst.U364.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[31].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[31].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[31].D=0;
force uut.EX_stage_inst.alu_inst.U165.Y=0;
force uut.EX_stage_inst.alu_inst.U165.A1=0;
force uut.EX_stage_inst.alu_inst.U165.A0=1;
force uut.EX_stage_inst.alu_inst.U165.A1=1;
force uut.EX_stage_inst.alu_inst.U165.A0=0;
force uut.EX_stage_inst.alu_inst.U64.C0=0;
force uut.EX_stage_inst.alu_inst.U64.B0=0;
force uut.EX_stage_inst.alu_inst.U64.Y=1;
force uut.EX_stage_inst.alu_inst.U166.B0=1;
force uut.EX_stage_inst.alu_inst.U166.Y=1;
force uut.EX_stage_inst.alu_inst.U166.B0=0;
force uut.EX_stage_inst.alu_inst.U166.C0=0;
force uut.EX_stage_inst.alu_inst.U64.Y=0;
force uut.EX_stage_inst.alu_inst.U64.B0=1;
force uut.EX_stage_inst.alu_inst.U64.C0=1;
force uut.EX_stage_inst.alu_inst.U165.C0=1;
force uut.EX_stage_inst.alu_inst.U64.A1=1;
force uut.EX_stage_inst.alu_inst.U64.A0=1;
force uut.EX_stage_inst.alu_inst.U64.A0=0;
force uut.EX_stage_inst.alu_inst.U64.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.S=1;
force uut.EX_stage_inst.alu_inst.U168.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U8.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U25.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U25.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U25.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U25.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U25.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U25.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.B=1;
force uut.EX_stage_inst.alu_inst.U112.A0=0;
force uut.EX_stage_inst.alu_inst.U112.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[32].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[32].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[32].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[32].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[32].CK=0;
force uut.EX_stage_inst.alu_inst.U277.B0=1;
force uut.EX_stage_inst.alu_inst.U277.A1=0;
force uut.EX_stage_inst.alu_inst.U277.A0=1;
force uut.EX_stage_inst.alu_inst.U277.A1=1;
force uut.EX_stage_inst.alu_inst.U277.A0=0;
force uut.EX_stage_inst.alu_inst.U276.C1=1;
force uut.EX_stage_inst.alu_inst.U276.C0=1;
force uut.EX_stage_inst.alu_inst.U276.C0=0;
force uut.EX_stage_inst.alu_inst.U276.C1=0;
force uut.EX_stage_inst.alu_inst.U276.B1=1;
force uut.EX_stage_inst.alu_inst.U276.B0=1;
force uut.EX_stage_inst.alu_inst.U276.B0=0;
force uut.EX_stage_inst.alu_inst.U276.B1=0;
force uut.EX_stage_inst.alu_inst.U276.A1=1;
force uut.EX_stage_inst.alu_inst.U272.C0=1;
force uut.EX_stage_inst.alu_inst.U272.B1=0;
force uut.EX_stage_inst.alu_inst.U272.B0=1;
force uut.EX_stage_inst.alu_inst.U272.B1=1;
force uut.EX_stage_inst.alu_inst.U272.B0=0;
force uut.EX_stage_inst.alu_inst.U272.A1=0;
force uut.EX_stage_inst.alu_inst.U272.A0=1;
force uut.EX_stage_inst.alu_inst.U272.A1=1;
force uut.EX_stage_inst.alu_inst.U272.A0=0;
force uut.EX_stage_inst.alu_inst.U276.Y=0;
force uut.EX_stage_inst.alu_inst.U243.B0=0;
force uut.EX_stage_inst.alu_inst.U277.Y=1;
force uut.EX_stage_inst.alu_inst.U277.B0=0;
force uut.EX_stage_inst.alu_inst.U243.A1=1;
force uut.EX_stage_inst.alu_inst.U243.A0=1;
force uut.EX_stage_inst.alu_inst.U243.A0=0;
force uut.EX_stage_inst.alu_inst.U243.A1=0;
force uut.EX_stage_inst.alu_inst.U277.Y=0;
force uut.EX_stage_inst.alu_inst.U272.Y=1;
force uut.EX_stage_inst.alu_inst.U272.C0=0;
force uut.EX_stage_inst.alu_inst.U114.B=1;
force uut.EX_stage_inst.alu_inst.U114.A=1;
force uut.EX_stage_inst.alu_inst.U113.B=1;
force uut.EX_stage_inst.alu_inst.U113.A=1;
force uut.EX_stage_inst.alu_inst.U113.Y=1;
force uut.EX_stage_inst.alu_inst.U113.A=0;
force uut.EX_stage_inst.alu_inst.U113.B=0;
force uut.EX_stage_inst.alu_inst.U276.A0=1;
force uut.EX_stage_inst.alu_inst.U276.A0=0;
force uut.EX_stage_inst.alu_inst.U276.A1=0;
force uut.EX_stage_inst.alu_inst.U113.Y=0;
force uut.EX_stage_inst.alu_inst.U243.Y=0;
force uut.EX_stage_inst.alu_inst.U112.C0=0;
force uut.EX_stage_inst.alu_inst.U114.Y=0;
force uut.EX_stage_inst.alu_inst.U114.A=0;
force uut.EX_stage_inst.alu_inst.U114.B=0;
force uut.EX_stage_inst.alu_inst.U272.Y=0;
force uut.EX_stage_inst.alu_inst.U112.B0=0;
force uut.EX_stage_inst.alu_inst.U112.A1=1;
force uut.EX_stage_inst.alu_inst.U111.C0=1;
force uut.EX_stage_inst.alu_inst.U111.B0=1;
force uut.EX_stage_inst.alu_inst.U111.A1=0;
force uut.EX_stage_inst.alu_inst.U111.A0=1;
force uut.EX_stage_inst.alu_inst.U111.A1=1;
force uut.EX_stage_inst.alu_inst.U111.A0=0;
force uut.EX_stage_inst.alu_inst.U111.Y=1;
force uut.EX_stage_inst.alu_inst.U111.B0=0;
force uut.EX_stage_inst.alu_inst.U111.C0=0;
force uut.EX_stage_inst.alu_inst.U110.C0=1;
force uut.EX_stage_inst.alu_inst.U112.Y=1;
force uut.EX_stage_inst.alu_inst.U110.B0=1;
force uut.EX_stage_inst.alu_inst.U110.Y=1;
force uut.EX_stage_inst.alu_inst.U110.B0=0;
force uut.EX_stage_inst.alu_inst.U110.C0=0;
force uut.EX_stage_inst.alu_inst.U112.Y=0;
force uut.EX_stage_inst.alu_inst.U112.B0=1;
force uut.EX_stage_inst.alu_inst.U112.C0=1;
force uut.EX_stage_inst.alu_inst.U111.Y=0;
force uut.EX_stage_inst.alu_inst.U114.Y=1;
force uut.EX_stage_inst.alu_inst.U243.Y=1;
force uut.EX_stage_inst.alu_inst.U243.B0=1;
force uut.EX_stage_inst.alu_inst.U276.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[32].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[32].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[32].D=0;
force uut.EX_stage_inst.alu_inst.U110.Y=0;
force uut.EX_stage_inst.alu_inst.U110.A1=0;
force uut.EX_stage_inst.alu_inst.U110.A0=1;
force uut.EX_stage_inst.alu_inst.U110.A1=1;
force uut.EX_stage_inst.alu_inst.U110.A0=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.S=1;
force uut.EX_stage_inst.alu_inst.U112.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U7.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U24.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U24.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U24.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U24.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U24.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U24.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.B=1;
force uut.EX_stage_inst.alu_inst.U120.A0=0;
force uut.EX_stage_inst.alu_inst.U120.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[33].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[33].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[33].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[33].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[33].CK=0;
force uut.EX_stage_inst.alu_inst.U288.B0=1;
force uut.EX_stage_inst.alu_inst.U288.A1=0;
force uut.EX_stage_inst.alu_inst.U288.A0=1;
force uut.EX_stage_inst.alu_inst.U288.A1=1;
force uut.EX_stage_inst.alu_inst.U288.A0=0;
force uut.EX_stage_inst.alu_inst.U287.C1=1;
force uut.EX_stage_inst.alu_inst.U287.C0=1;
force uut.EX_stage_inst.alu_inst.U287.C0=0;
force uut.EX_stage_inst.alu_inst.U287.C1=0;
force uut.EX_stage_inst.alu_inst.U287.B1=1;
force uut.EX_stage_inst.alu_inst.U287.B0=1;
force uut.EX_stage_inst.alu_inst.U287.B0=0;
force uut.EX_stage_inst.alu_inst.U287.B1=0;
force uut.EX_stage_inst.alu_inst.U287.A1=1;
force uut.EX_stage_inst.alu_inst.U285.B=0;
force uut.EX_stage_inst.alu_inst.U285.A=0;
force uut.EX_stage_inst.alu_inst.U285.Y=1;
force uut.EX_stage_inst.alu_inst.U285.A=1;
force uut.EX_stage_inst.alu_inst.U285.B=1;
force uut.EX_stage_inst.alu_inst.U287.A0=1;
force uut.EX_stage_inst.alu_inst.U287.A0=0;
force uut.EX_stage_inst.alu_inst.U287.A1=0;
force uut.EX_stage_inst.alu_inst.U285.Y=0;
force uut.EX_stage_inst.alu_inst.U283.C0=1;
force uut.EX_stage_inst.alu_inst.U283.B1=0;
force uut.EX_stage_inst.alu_inst.U283.B0=1;
force uut.EX_stage_inst.alu_inst.U283.B1=1;
force uut.EX_stage_inst.alu_inst.U283.B0=0;
force uut.EX_stage_inst.alu_inst.U283.A1=0;
force uut.EX_stage_inst.alu_inst.U283.A0=1;
force uut.EX_stage_inst.alu_inst.U283.A1=1;
force uut.EX_stage_inst.alu_inst.U283.A0=0;
force uut.EX_stage_inst.alu_inst.U287.Y=0;
force uut.EX_stage_inst.alu_inst.U245.B0=0;
force uut.EX_stage_inst.alu_inst.U288.Y=1;
force uut.EX_stage_inst.alu_inst.U288.B0=0;
force uut.EX_stage_inst.alu_inst.U245.A1=1;
force uut.EX_stage_inst.alu_inst.U245.A0=1;
force uut.EX_stage_inst.alu_inst.U245.A0=0;
force uut.EX_stage_inst.alu_inst.U245.A1=0;
force uut.EX_stage_inst.alu_inst.U288.Y=0;
force uut.EX_stage_inst.alu_inst.U283.Y=1;
force uut.EX_stage_inst.alu_inst.U283.C0=0;
force uut.EX_stage_inst.alu_inst.U125.B=1;
force uut.EX_stage_inst.alu_inst.U125.A=1;
force uut.EX_stage_inst.alu_inst.U245.Y=0;
force uut.EX_stage_inst.alu_inst.U120.C0=0;
force uut.EX_stage_inst.alu_inst.U125.Y=0;
force uut.EX_stage_inst.alu_inst.U125.A=0;
force uut.EX_stage_inst.alu_inst.U125.B=0;
force uut.EX_stage_inst.alu_inst.U283.Y=0;
force uut.EX_stage_inst.alu_inst.U120.B0=0;
force uut.EX_stage_inst.alu_inst.U120.A1=1;
force uut.EX_stage_inst.alu_inst.U119.C0=1;
force uut.EX_stage_inst.alu_inst.U119.B0=1;
force uut.EX_stage_inst.alu_inst.U119.A1=0;
force uut.EX_stage_inst.alu_inst.U119.A0=1;
force uut.EX_stage_inst.alu_inst.U119.A1=1;
force uut.EX_stage_inst.alu_inst.U119.A0=0;
force uut.EX_stage_inst.alu_inst.U119.Y=1;
force uut.EX_stage_inst.alu_inst.U119.B0=0;
force uut.EX_stage_inst.alu_inst.U119.C0=0;
force uut.EX_stage_inst.alu_inst.U118.C0=1;
force uut.EX_stage_inst.alu_inst.U120.Y=1;
force uut.EX_stage_inst.alu_inst.U118.B0=1;
force uut.EX_stage_inst.alu_inst.U118.Y=1;
force uut.EX_stage_inst.alu_inst.U118.B0=0;
force uut.EX_stage_inst.alu_inst.U118.C0=0;
force uut.EX_stage_inst.alu_inst.U120.Y=0;
force uut.EX_stage_inst.alu_inst.U120.B0=1;
force uut.EX_stage_inst.alu_inst.U120.C0=1;
force uut.EX_stage_inst.alu_inst.U119.Y=0;
force uut.EX_stage_inst.alu_inst.U125.Y=1;
force uut.EX_stage_inst.alu_inst.U245.Y=1;
force uut.EX_stage_inst.alu_inst.U245.B0=1;
force uut.EX_stage_inst.alu_inst.U287.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[33].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[33].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[33].D=0;
force uut.EX_stage_inst.alu_inst.U118.Y=0;
force uut.EX_stage_inst.alu_inst.U118.A1=0;
force uut.EX_stage_inst.alu_inst.U118.A0=1;
force uut.EX_stage_inst.alu_inst.U118.A1=1;
force uut.EX_stage_inst.alu_inst.U118.A0=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.S=1;
force uut.EX_stage_inst.alu_inst.U120.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U6.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U23.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U23.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U23.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U23.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U23.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U23.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.B=1;
force uut.EX_stage_inst.alu_inst.U129.A0=0;
force uut.EX_stage_inst.alu_inst.U129.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[34].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[34].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[34].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[34].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[34].CK=0;
force uut.EX_stage_inst.alu_inst.U298.B0=1;
force uut.EX_stage_inst.alu_inst.U297.Y=0;
force uut.EX_stage_inst.alu_inst.U298.A1=0;
force uut.EX_stage_inst.alu_inst.U297.B1=0;
force uut.EX_stage_inst.alu_inst.U297.B0=1;
force uut.EX_stage_inst.alu_inst.U297.B1=1;
force uut.EX_stage_inst.alu_inst.U297.B0=0;
force uut.EX_stage_inst.alu_inst.U297.A1=0;
force uut.EX_stage_inst.alu_inst.U297.A0=1;
force uut.EX_stage_inst.alu_inst.U297.A1=1;
force uut.EX_stage_inst.alu_inst.U297.A0=0;
force uut.EX_stage_inst.alu_inst.U298.A0=1;
force uut.EX_stage_inst.alu_inst.U298.A1=1;
force uut.EX_stage_inst.alu_inst.U296.Y=1;
force uut.EX_stage_inst.alu_inst.U297.Y=1;
force uut.EX_stage_inst.alu_inst.U296.Y=0;
force uut.EX_stage_inst.alu_inst.U298.A0=0;
force uut.EX_stage_inst.alu_inst.U296.B1=0;
force uut.EX_stage_inst.alu_inst.U296.B0=1;
force uut.EX_stage_inst.alu_inst.U296.B1=1;
force uut.EX_stage_inst.alu_inst.U296.B0=0;
force uut.EX_stage_inst.alu_inst.U296.A1=0;
force uut.EX_stage_inst.alu_inst.U296.A0=1;
force uut.EX_stage_inst.alu_inst.U296.A1=1;
force uut.EX_stage_inst.alu_inst.U296.A0=0;
force uut.EX_stage_inst.alu_inst.U295.B0=1;
force uut.EX_stage_inst.alu_inst.U295.A1=0;
force uut.EX_stage_inst.alu_inst.U295.A0=1;
force uut.EX_stage_inst.alu_inst.U295.A1=1;
force uut.EX_stage_inst.alu_inst.U295.A0=0;
force uut.EX_stage_inst.alu_inst.U292.B0=1;
force uut.EX_stage_inst.alu_inst.U292.A1=0;
force uut.EX_stage_inst.alu_inst.U292.A0=1;
force uut.EX_stage_inst.alu_inst.U292.A1=1;
force uut.EX_stage_inst.alu_inst.U292.A0=0;
force uut.EX_stage_inst.alu_inst.U291.C0=1;
force uut.EX_stage_inst.alu_inst.U291.B1=0;
force uut.EX_stage_inst.alu_inst.U291.B0=1;
force uut.EX_stage_inst.alu_inst.U291.B1=1;
force uut.EX_stage_inst.alu_inst.U291.B0=0;
force uut.EX_stage_inst.alu_inst.U291.A1=0;
force uut.EX_stage_inst.alu_inst.U291.A0=1;
force uut.EX_stage_inst.alu_inst.U291.A1=1;
force uut.EX_stage_inst.alu_inst.U291.A0=0;
force uut.EX_stage_inst.alu_inst.U292.Y=1;
force uut.EX_stage_inst.alu_inst.U292.B0=0;
force uut.EX_stage_inst.alu_inst.U246.A1=1;
force uut.EX_stage_inst.alu_inst.U246.A0=1;
force uut.EX_stage_inst.alu_inst.U246.A0=0;
force uut.EX_stage_inst.alu_inst.U246.A1=0;
force uut.EX_stage_inst.alu_inst.U292.Y=0;
force uut.EX_stage_inst.alu_inst.U291.Y=1;
force uut.EX_stage_inst.alu_inst.U291.C0=0;
force uut.EX_stage_inst.alu_inst.U132.B=1;
force uut.EX_stage_inst.alu_inst.U132.A=1;
force uut.EX_stage_inst.alu_inst.U130.C0=0;
force uut.EX_stage_inst.alu_inst.U130.B0=0;
force uut.EX_stage_inst.alu_inst.U130.Y=0;
force uut.EX_stage_inst.alu_inst.U130.B0=1;
force uut.EX_stage_inst.alu_inst.U130.C0=1;
force uut.EX_stage_inst.alu_inst.U246.B0=0;
force uut.EX_stage_inst.alu_inst.U130.A1=1;
force uut.EX_stage_inst.alu_inst.U130.A0=1;
force uut.EX_stage_inst.alu_inst.U130.A0=0;
force uut.EX_stage_inst.alu_inst.U130.A1=0;
force uut.EX_stage_inst.alu_inst.U246.Y=0;
force uut.EX_stage_inst.alu_inst.U129.C0=0;
force uut.EX_stage_inst.alu_inst.U132.Y=0;
force uut.EX_stage_inst.alu_inst.U132.A=0;
force uut.EX_stage_inst.alu_inst.U132.B=0;
force uut.EX_stage_inst.alu_inst.U291.Y=0;
force uut.EX_stage_inst.alu_inst.U129.B0=0;
force uut.EX_stage_inst.alu_inst.U129.A1=1;
force uut.EX_stage_inst.alu_inst.U298.Y=1;
force uut.EX_stage_inst.alu_inst.U298.B0=0;
force uut.EX_stage_inst.alu_inst.U127.C0=1;
force uut.EX_stage_inst.alu_inst.U295.Y=1;
force uut.EX_stage_inst.alu_inst.U295.B0=0;
force uut.EX_stage_inst.alu_inst.U127.B0=1;
force uut.EX_stage_inst.alu_inst.U127.A1=0;
force uut.EX_stage_inst.alu_inst.U127.A0=1;
force uut.EX_stage_inst.alu_inst.U127.A1=1;
force uut.EX_stage_inst.alu_inst.U127.A0=0;
force uut.EX_stage_inst.alu_inst.U127.Y=1;
force uut.EX_stage_inst.alu_inst.U127.B0=0;
force uut.EX_stage_inst.alu_inst.U127.C0=0;
force uut.EX_stage_inst.alu_inst.U295.Y=0;
force uut.EX_stage_inst.alu_inst.U298.Y=0;
force uut.EX_stage_inst.alu_inst.U126.C0=1;
force uut.EX_stage_inst.alu_inst.U129.Y=1;
force uut.EX_stage_inst.alu_inst.U126.B0=1;
force uut.EX_stage_inst.alu_inst.U126.Y=1;
force uut.EX_stage_inst.alu_inst.U126.B0=0;
force uut.EX_stage_inst.alu_inst.U126.C0=0;
force uut.EX_stage_inst.alu_inst.U129.Y=0;
force uut.EX_stage_inst.alu_inst.U129.B0=1;
force uut.EX_stage_inst.alu_inst.U129.C0=1;
force uut.EX_stage_inst.alu_inst.U127.Y=0;
force uut.EX_stage_inst.alu_inst.U132.Y=1;
force uut.EX_stage_inst.alu_inst.U246.Y=1;
force uut.EX_stage_inst.alu_inst.U246.B0=1;
force uut.EX_stage_inst.alu_inst.U130.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[34].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[34].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[34].D=0;
force uut.EX_stage_inst.alu_inst.U126.Y=0;
force uut.EX_stage_inst.alu_inst.U126.A1=0;
force uut.EX_stage_inst.alu_inst.U126.A0=1;
force uut.EX_stage_inst.alu_inst.U126.A1=1;
force uut.EX_stage_inst.alu_inst.U126.A0=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.S=1;
force uut.EX_stage_inst.alu_inst.U129.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U5.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U22.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U22.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U22.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U22.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U22.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U22.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.B=1;
force uut.EX_stage_inst.alu_inst.U106.A0=0;
force uut.EX_stage_inst.alu_inst.U106.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[35].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[35].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[35].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[35].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[35].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[35].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[35].D=0;
force uut.EX_stage_inst.alu_inst.U313.Y=0;
force uut.EX_stage_inst.alu_inst.U313.A1=0;
force uut.EX_stage_inst.alu_inst.U313.A0=1;
force uut.EX_stage_inst.alu_inst.U313.A1=1;
force uut.EX_stage_inst.alu_inst.U313.A0=0;
force uut.EX_stage_inst.alu_inst.U312.A1=0;
force uut.EX_stage_inst.alu_inst.U312.A0=0;
force uut.EX_stage_inst.alu_inst.U311.B0=1;
force uut.EX_stage_inst.alu_inst.U311.A1=0;
force uut.EX_stage_inst.alu_inst.U311.A0=1;
force uut.EX_stage_inst.alu_inst.U311.A1=1;
force uut.EX_stage_inst.alu_inst.U311.A0=0;
force uut.EX_stage_inst.alu_inst.U307.B0=1;
force uut.EX_stage_inst.alu_inst.U306.Y=0;
force uut.EX_stage_inst.alu_inst.U307.A1=0;
force uut.EX_stage_inst.alu_inst.U306.B1=0;
force uut.EX_stage_inst.alu_inst.U306.B0=1;
force uut.EX_stage_inst.alu_inst.U306.B1=1;
force uut.EX_stage_inst.alu_inst.U306.B0=0;
force uut.EX_stage_inst.alu_inst.U306.A1=0;
force uut.EX_stage_inst.alu_inst.U306.A0=1;
force uut.EX_stage_inst.alu_inst.U306.A1=1;
force uut.EX_stage_inst.alu_inst.U306.A0=0;
force uut.EX_stage_inst.alu_inst.U307.A0=1;
force uut.EX_stage_inst.alu_inst.U307.A1=1;
force uut.EX_stage_inst.alu_inst.U305.Y=1;
force uut.EX_stage_inst.alu_inst.U306.Y=1;
force uut.EX_stage_inst.alu_inst.U305.Y=0;
force uut.EX_stage_inst.alu_inst.U307.A0=0;
force uut.EX_stage_inst.alu_inst.U305.B1=0;
force uut.EX_stage_inst.alu_inst.U305.B0=1;
force uut.EX_stage_inst.alu_inst.U305.B1=1;
force uut.EX_stage_inst.alu_inst.U305.B0=0;
force uut.EX_stage_inst.alu_inst.U305.A1=0;
force uut.EX_stage_inst.alu_inst.U305.A0=1;
force uut.EX_stage_inst.alu_inst.U305.A1=1;
force uut.EX_stage_inst.alu_inst.U305.A0=0;
force uut.EX_stage_inst.alu_inst.U312.A0=1;
force uut.EX_stage_inst.alu_inst.U312.A1=1;
force uut.EX_stage_inst.alu_inst.U312.A2=1;
force uut.EX_stage_inst.alu_inst.U303.Y=1;
force uut.EX_stage_inst.alu_inst.U303.Y=0;
force uut.EX_stage_inst.alu_inst.U312.A2=0;
force uut.EX_stage_inst.alu_inst.U303.B1=0;
force uut.EX_stage_inst.alu_inst.U303.B0=1;
force uut.EX_stage_inst.alu_inst.U303.B1=1;
force uut.EX_stage_inst.alu_inst.U303.B0=0;
force uut.EX_stage_inst.alu_inst.U303.A1=0;
force uut.EX_stage_inst.alu_inst.U303.A0=1;
force uut.EX_stage_inst.alu_inst.U303.A1=1;
force uut.EX_stage_inst.alu_inst.U303.A0=0;
force uut.EX_stage_inst.alu_inst.U301.B0=1;
force uut.EX_stage_inst.alu_inst.U301.A1=0;
force uut.EX_stage_inst.alu_inst.U301.A0=1;
force uut.EX_stage_inst.alu_inst.U301.A1=1;
force uut.EX_stage_inst.alu_inst.U301.A0=0;
force uut.EX_stage_inst.alu_inst.U300.C0=1;
force uut.EX_stage_inst.alu_inst.U300.B1=0;
force uut.EX_stage_inst.alu_inst.U300.B0=1;
force uut.EX_stage_inst.alu_inst.U300.B1=1;
force uut.EX_stage_inst.alu_inst.U300.B0=0;
force uut.EX_stage_inst.alu_inst.U300.A1=0;
force uut.EX_stage_inst.alu_inst.U300.A0=1;
force uut.EX_stage_inst.alu_inst.U300.A1=1;
force uut.EX_stage_inst.alu_inst.U300.A0=0;
force uut.EX_stage_inst.alu_inst.U312.Y=0;
force uut.EX_stage_inst.alu_inst.U242.B0=0;
force uut.EX_stage_inst.alu_inst.U301.Y=1;
force uut.EX_stage_inst.alu_inst.U301.B0=0;
force uut.EX_stage_inst.alu_inst.U242.A1=1;
force uut.EX_stage_inst.alu_inst.U242.A0=1;
force uut.EX_stage_inst.alu_inst.U242.A0=0;
force uut.EX_stage_inst.alu_inst.U242.A1=0;
force uut.EX_stage_inst.alu_inst.U301.Y=0;
force uut.EX_stage_inst.alu_inst.U300.Y=1;
force uut.EX_stage_inst.alu_inst.U300.C0=0;
force uut.EX_stage_inst.alu_inst.U108.B=1;
force uut.EX_stage_inst.alu_inst.U108.A=1;
force uut.EX_stage_inst.alu_inst.U311.Y=1;
force uut.EX_stage_inst.alu_inst.U311.B0=0;
force uut.EX_stage_inst.alu_inst.U107.C0=1;
force uut.EX_stage_inst.alu_inst.U307.Y=1;
force uut.EX_stage_inst.alu_inst.U307.B0=0;
force uut.EX_stage_inst.alu_inst.U107.B0=1;
force uut.EX_stage_inst.alu_inst.U107.Y=1;
force uut.EX_stage_inst.alu_inst.U107.B0=0;
force uut.EX_stage_inst.alu_inst.U107.C0=0;
force uut.EX_stage_inst.alu_inst.U307.Y=0;
force uut.EX_stage_inst.alu_inst.U311.Y=0;
force uut.EX_stage_inst.alu_inst.U312.B0=1;
force uut.EX_stage_inst.alu_inst.U107.A1=0;
force uut.EX_stage_inst.alu_inst.U107.A0=1;
force uut.EX_stage_inst.alu_inst.U107.A1=1;
force uut.EX_stage_inst.alu_inst.U107.A0=0;
force uut.EX_stage_inst.alu_inst.U242.Y=0;
force uut.EX_stage_inst.alu_inst.U106.C0=0;
force uut.EX_stage_inst.alu_inst.U108.Y=0;
force uut.EX_stage_inst.alu_inst.U108.A=0;
force uut.EX_stage_inst.alu_inst.U108.B=0;
force uut.EX_stage_inst.alu_inst.U300.Y=0;
force uut.EX_stage_inst.alu_inst.U106.B0=0;
force uut.EX_stage_inst.alu_inst.U106.Y=1;
force uut.EX_stage_inst.alu_inst.U313.B0=1;
force uut.EX_stage_inst.alu_inst.U313.Y=1;
force uut.EX_stage_inst.alu_inst.U313.B0=0;
force uut.EX_stage_inst.alu_inst.U106.Y=0;
force uut.EX_stage_inst.alu_inst.U106.B0=1;
force uut.EX_stage_inst.alu_inst.U106.C0=1;
force uut.EX_stage_inst.alu_inst.U108.Y=1;
force uut.EX_stage_inst.alu_inst.U242.Y=1;
force uut.EX_stage_inst.alu_inst.U242.B0=1;
force uut.EX_stage_inst.alu_inst.U312.Y=1;
force uut.EX_stage_inst.alu_inst.U312.B0=0;
force uut.EX_stage_inst.alu_inst.U107.Y=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[35].D=1;
force uut.EX_stage_inst.alu_inst.U106.A1=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.S=1;
force uut.EX_stage_inst.alu_inst.U106.A0=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.CI=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.CI=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U4.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U21.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U21.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U21.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U21.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U21.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U21.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.B=1;
force uut.EX_stage_inst.alu_inst.U247.A0=0;
force uut.EX_stage_inst.alu_inst.U247.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[36].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[36].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[36].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[36].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[36].CK=0;
force uut.EX_stage_inst.alu_inst.U318.C1=1;
force uut.EX_stage_inst.alu_inst.U318.B1=1;
force uut.EX_stage_inst.alu_inst.U318.B0=1;
force uut.EX_stage_inst.alu_inst.U318.B0=0;
force uut.EX_stage_inst.alu_inst.U318.B1=0;
force uut.EX_stage_inst.alu_inst.U318.A1=1;
force uut.EX_stage_inst.alu_inst.U317.B1=1;
force uut.EX_stage_inst.alu_inst.U317.B0=1;
force uut.EX_stage_inst.alu_inst.U317.B0=0;
force uut.EX_stage_inst.alu_inst.U317.B1=0;
force uut.EX_stage_inst.alu_inst.U317.A1N=0;
force uut.EX_stage_inst.alu_inst.U317.A0N=1;
force uut.EX_stage_inst.alu_inst.U317.A1N=1;
force uut.EX_stage_inst.alu_inst.U317.A0N=0;
force uut.EX_stage_inst.alu_inst.U315.B0=1;
force uut.EX_stage_inst.alu_inst.U315.A1=0;
force uut.EX_stage_inst.alu_inst.U315.A0=1;
force uut.EX_stage_inst.alu_inst.U315.A1=1;
force uut.EX_stage_inst.alu_inst.U315.A0=0;
force uut.EX_stage_inst.alu_inst.U314.C0=0;
force uut.EX_stage_inst.alu_inst.U314.B1=1;
force uut.EX_stage_inst.alu_inst.U314.B0=1;
force uut.EX_stage_inst.alu_inst.U314.B0=0;
force uut.EX_stage_inst.alu_inst.U314.B1=0;
force uut.EX_stage_inst.alu_inst.U314.A1=1;
force uut.EX_stage_inst.alu_inst.U314.A0=1;
force uut.EX_stage_inst.alu_inst.U314.A0=0;
force uut.EX_stage_inst.alu_inst.U314.A1=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[36].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[36].D=0;
force uut.EX_stage_inst.alu_inst.U247.Y=0;
force uut.EX_stage_inst.alu_inst.U247.A0=1;
force uut.EX_stage_inst.alu_inst.U141.B=1;
force uut.EX_stage_inst.alu_inst.U141.A=1;
force uut.EX_stage_inst.alu_inst.U141.Y=1;
force uut.EX_stage_inst.alu_inst.U141.A=0;
force uut.EX_stage_inst.alu_inst.U141.B=0;
force uut.EX_stage_inst.alu_inst.U318.A0=1;
force uut.EX_stage_inst.alu_inst.U318.A0=0;
force uut.EX_stage_inst.alu_inst.U318.A1=0;
force uut.EX_stage_inst.alu_inst.U141.Y=0;
force uut.EX_stage_inst.alu_inst.U140.B=1;
force uut.EX_stage_inst.alu_inst.U140.A=1;
force uut.EX_stage_inst.alu_inst.U140.Y=1;
force uut.EX_stage_inst.alu_inst.U140.A=0;
force uut.EX_stage_inst.alu_inst.U140.B=0;
force uut.EX_stage_inst.alu_inst.U139.C0=1;
force uut.EX_stage_inst.alu_inst.U317.Y=1;
force uut.EX_stage_inst.alu_inst.U139.B0=1;
force uut.EX_stage_inst.alu_inst.U139.Y=1;
force uut.EX_stage_inst.alu_inst.U139.B0=0;
force uut.EX_stage_inst.alu_inst.U139.C0=0;
force uut.EX_stage_inst.alu_inst.U317.Y=0;
force uut.EX_stage_inst.alu_inst.U140.Y=0;
force uut.EX_stage_inst.alu_inst.U318.C0=1;
force uut.EX_stage_inst.alu_inst.U318.C0=0;
force uut.EX_stage_inst.alu_inst.U318.C1=0;
force uut.EX_stage_inst.alu_inst.U139.Y=0;
force uut.EX_stage_inst.alu_inst.U139.A1=0;
force uut.EX_stage_inst.alu_inst.U139.A0=1;
force uut.EX_stage_inst.alu_inst.U139.A1=1;
force uut.EX_stage_inst.alu_inst.U139.A0=0;
force uut.EX_stage_inst.alu_inst.U136.C0=0;
force uut.EX_stage_inst.alu_inst.U136.B0=0;
force uut.EX_stage_inst.alu_inst.U136.A1=1;
force uut.EX_stage_inst.alu_inst.U136.A0=1;
force uut.EX_stage_inst.alu_inst.U136.A0=0;
force uut.EX_stage_inst.alu_inst.U136.A1=0;
force uut.EX_stage_inst.alu_inst.U315.Y=1;
force uut.EX_stage_inst.alu_inst.U315.B0=0;
force uut.EX_stage_inst.alu_inst.U135.B=1;
force uut.EX_stage_inst.alu_inst.U135.A=1;
force uut.EX_stage_inst.alu_inst.U135.Y=1;
force uut.EX_stage_inst.alu_inst.U135.A=0;
force uut.EX_stage_inst.alu_inst.U135.B=0;
force uut.EX_stage_inst.alu_inst.U315.Y=0;
force uut.EX_stage_inst.alu_inst.U134.C0=1;
force uut.EX_stage_inst.alu_inst.U134.Y=0;
force uut.EX_stage_inst.alu_inst.U247.B0=0;
force uut.EX_stage_inst.alu_inst.U314.Y=0;
force uut.EX_stage_inst.alu_inst.U314.C0=1;
force uut.EX_stage_inst.alu_inst.U134.A1=0;
force uut.EX_stage_inst.alu_inst.U134.A0=1;
force uut.EX_stage_inst.alu_inst.U134.A1=1;
force uut.EX_stage_inst.alu_inst.U148.Y=1;
force uut.EX_stage_inst.alu_inst.U148.A=0;
force uut.EX_stage_inst.alu_inst.U314.Y=1;
force uut.EX_stage_inst.alu_inst.U148.Y=0;
force uut.EX_stage_inst.alu_inst.U148.A=1;
force uut.EX_stage_inst.alu_inst.U134.A0=0;
force uut.EX_stage_inst.alu_inst.U136.Y=0;
force uut.EX_stage_inst.alu_inst.U136.B0=1;
force uut.EX_stage_inst.alu_inst.U136.C0=1;
force uut.EX_stage_inst.alu_inst.U57.C0=0;
force uut.EX_stage_inst.alu_inst.U318.Y=0;
force uut.EX_stage_inst.alu_inst.U57.B0=0;
force uut.EX_stage_inst.alu_inst.U57.Y=1;
force uut.EX_stage_inst.alu_inst.U134.B0=1;
force uut.EX_stage_inst.alu_inst.U247.Y=1;
force uut.EX_stage_inst.alu_inst.U247.B0=1;
force uut.EX_stage_inst.alu_inst.U134.Y=1;
force uut.EX_stage_inst.alu_inst.U134.B0=0;
force uut.EX_stage_inst.alu_inst.U134.C0=0;
force uut.EX_stage_inst.alu_inst.U57.Y=0;
force uut.EX_stage_inst.alu_inst.U57.B0=1;
force uut.EX_stage_inst.alu_inst.U57.C0=1;
force uut.EX_stage_inst.alu_inst.U135.Y=0;
force uut.EX_stage_inst.alu_inst.U318.Y=1;
force uut.EX_stage_inst.alu_inst.U136.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[36].D=1;
force uut.EX_stage_inst.alu_inst.U57.A1=1;
force uut.EX_stage_inst.alu_inst.U57.A0=1;
force uut.EX_stage_inst.alu_inst.U57.A0=0;
force uut.EX_stage_inst.alu_inst.U57.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.S=1;
force uut.EX_stage_inst.alu_inst.U247.A1=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.CO=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U3.CO=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U29.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U29.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U29.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U29.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U29.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U29.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.B=1;
force uut.EX_stage_inst.alu_inst.U13.B0=0;
force uut.EX_stage_inst.alu_inst.U13.B1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[28].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[28].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[28].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[28].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[28].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[28].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[28].D=0;
force uut.EX_stage_inst.alu_inst.U16.Y=0;
force uut.EX_stage_inst.alu_inst.U15.B0=1;
force uut.EX_stage_inst.alu_inst.U15.Y=1;
force uut.EX_stage_inst.alu_inst.U15.B0=0;
force uut.EX_stage_inst.alu_inst.U16.C=1;
force uut.EX_stage_inst.alu_inst.U15.A0=0;
force uut.EX_stage_inst.alu_inst.U15.A0=1;
force uut.EX_stage_inst.alu_inst.U15.A1=1;
force uut.EX_stage_inst.alu_inst.U14.Y=1;
force uut.EX_stage_inst.alu_inst.U14.Y=0;
force uut.EX_stage_inst.alu_inst.U15.A1=0;
force uut.EX_stage_inst.alu_inst.U14.B1=1;
force uut.EX_stage_inst.alu_inst.U14.B0=1;
force uut.EX_stage_inst.alu_inst.U14.B0=0;
force uut.EX_stage_inst.alu_inst.U14.B1=0;
force uut.EX_stage_inst.alu_inst.U14.A1=1;
force uut.EX_stage_inst.alu_inst.U14.A0=1;
force uut.EX_stage_inst.alu_inst.U14.A0=0;
force uut.EX_stage_inst.alu_inst.U14.A1=0;
force uut.EX_stage_inst.alu_inst.U13.Y=1;
force uut.EX_stage_inst.alu_inst.U16.B=1;
force uut.EX_stage_inst.alu_inst.U13.B0=1;
force uut.EX_stage_inst.alu_inst.U13.A0=1;
force uut.EX_stage_inst.alu_inst.U12.B0=1;
force uut.EX_stage_inst.alu_inst.U12.Y=1;
force uut.EX_stage_inst.alu_inst.U12.B0=0;
force uut.EX_stage_inst.alu_inst.U13.A1=1;
force uut.EX_stage_inst.alu_inst.U13.A0=0;
force uut.EX_stage_inst.alu_inst.U13.A1=0;
force uut.EX_stage_inst.alu_inst.U12.Y=0;
force uut.EX_stage_inst.alu_inst.U12.A1=0;
force uut.EX_stage_inst.alu_inst.U12.A0=1;
force uut.EX_stage_inst.alu_inst.U12.A1=1;
force uut.EX_stage_inst.alu_inst.U12.A0=0;
force uut.EX_stage_inst.alu_inst.U11.Y=1;
force uut.EX_stage_inst.alu_inst.U16.A=1;
force uut.EX_stage_inst.alu_inst.U11.A1=1;
force uut.EX_stage_inst.alu_inst.U11.A0=1;
force uut.EX_stage_inst.alu_inst.U11.A0=0;
force uut.EX_stage_inst.alu_inst.U11.A1=0;
force uut.EX_stage_inst.alu_inst.U10.B0=0;
force uut.EX_stage_inst.alu_inst.U10.A1=1;
force uut.EX_stage_inst.alu_inst.U10.A0=1;
force uut.EX_stage_inst.alu_inst.U10.A0=0;
force uut.EX_stage_inst.alu_inst.U10.A1=0;
force uut.EX_stage_inst.alu_inst.U10.Y=0;
force uut.EX_stage_inst.alu_inst.U10.B0=1;
force uut.EX_stage_inst.alu_inst.U10.C0=1;
force uut.EX_stage_inst.alu_inst.U9.Y=1;
force uut.EX_stage_inst.alu_inst.U11.C0=0;
force uut.EX_stage_inst.alu_inst.U9.Y=0;
force uut.EX_stage_inst.alu_inst.U10.C0=0;
force uut.EX_stage_inst.alu_inst.U9.B0=0;
force uut.EX_stage_inst.alu_inst.U9.A1N=1;
force uut.EX_stage_inst.alu_inst.U9.A0N=1;
force uut.EX_stage_inst.alu_inst.U9.A0N=0;
force uut.EX_stage_inst.alu_inst.U9.A1N=0;
force uut.EX_stage_inst.alu_inst.U9.B0=1;
force uut.EX_stage_inst.alu_inst.U9.B1=1;
force uut.EX_stage_inst.alu_inst.U8.Y=1;
force uut.EX_stage_inst.alu_inst.U8.Y=0;
force uut.EX_stage_inst.alu_inst.U9.B1=0;
force uut.EX_stage_inst.alu_inst.U8.B1=0;
force uut.EX_stage_inst.alu_inst.U8.B0=1;
force uut.EX_stage_inst.alu_inst.U8.B1=1;
force uut.EX_stage_inst.alu_inst.U8.B0=0;
force uut.EX_stage_inst.alu_inst.U8.A1N=1;
force uut.EX_stage_inst.alu_inst.U8.A0N=1;
force uut.EX_stage_inst.alu_inst.U8.A0N=0;
force uut.EX_stage_inst.alu_inst.U8.A1N=0;
force uut.EX_stage_inst.alu_inst.U16.Y=1;
force uut.EX_stage_inst.alu_inst.U16.A=0;
force uut.EX_stage_inst.alu_inst.U16.B=0;
force uut.EX_stage_inst.alu_inst.U16.C=0;
force uut.EX_stage_inst.alu_inst.U11.Y=0;
force uut.EX_stage_inst.alu_inst.U11.B0=1;
force uut.EX_stage_inst.alu_inst.U11.C0=1;
force uut.EX_stage_inst.alu_inst.U13.Y=0;
force uut.EX_stage_inst.alu_inst.U15.Y=0;
force uut.EX_stage_inst.alu_inst.U7.Y=1;
force uut.EX_stage_inst.alu_inst.U10.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[28].D=1;
force uut.EX_stage_inst.alu_inst.U7.A1=1;
force uut.EX_stage_inst.alu_inst.U7.A0=1;
force uut.EX_stage_inst.alu_inst.U7.A0=0;
force uut.EX_stage_inst.alu_inst.U7.A1=0;
force uut.EX_stage_inst.alu_inst.U6.B0=1;
force uut.EX_stage_inst.alu_inst.U6.Y=0;
force uut.EX_stage_inst.alu_inst.U7.C0=0;
force uut.EX_stage_inst.alu_inst.U6.A1=0;
force uut.EX_stage_inst.alu_inst.U6.A0=1;
force uut.EX_stage_inst.alu_inst.U6.A1=1;
force uut.EX_stage_inst.alu_inst.U6.A0=0;
force uut.EX_stage_inst.alu_inst.U5.B0=1;
force uut.EX_stage_inst.alu_inst.U7.Y=0;
force uut.EX_stage_inst.alu_inst.U7.B0=1;
force uut.EX_stage_inst.alu_inst.U7.C0=1;
force uut.EX_stage_inst.alu_inst.U5.Y=1;
force uut.EX_stage_inst.alu_inst.U5.B0=0;
force uut.EX_stage_inst.alu_inst.U6.Y=1;
force uut.EX_stage_inst.alu_inst.U6.B0=0;
force uut.EX_stage_inst.alu_inst.U11.B0=0;
force uut.EX_stage_inst.alu_inst.U5.Y=0;
force uut.EX_stage_inst.alu_inst.U7.B0=0;
force uut.EX_stage_inst.alu_inst.U5.A1=0;
force uut.EX_stage_inst.alu_inst.U5.A0=1;
force uut.EX_stage_inst.alu_inst.U5.A1=1;
force uut.EX_stage_inst.alu_inst.U5.A0=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U11.S=1;
force uut.EX_stage_inst.alu_inst.U13.B1=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U27.Y=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U27.B=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U27.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U27.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U27.A=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.A=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U27.Y=1;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.B=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.B=1;
force uut.EX_stage_inst.alu_inst.U244.A0=0;
force uut.EX_stage_inst.alu_inst.U244.A1=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.S=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[30].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[30].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[30].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[30].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[30].CK=0;
force uut.EX_stage_inst.alu_inst.U361.B0=1;
force uut.EX_stage_inst.alu_inst.U361.A0=0;
force uut.EX_stage_inst.alu_inst.U361.A0=1;
force uut.EX_stage_inst.alu_inst.U361.A1=1;
force uut.EX_stage_inst.alu_inst.U360.Y=1;
force uut.EX_stage_inst.alu_inst.U360.Y=0;
force uut.EX_stage_inst.alu_inst.U361.A1=0;
force uut.EX_stage_inst.alu_inst.U360.B1=0;
force uut.EX_stage_inst.alu_inst.U360.B0=1;
force uut.EX_stage_inst.alu_inst.U360.B1=1;
force uut.EX_stage_inst.alu_inst.U360.B0=0;
force uut.EX_stage_inst.alu_inst.U360.A1=0;
force uut.EX_stage_inst.alu_inst.U360.A0=1;
force uut.EX_stage_inst.alu_inst.U360.A1=1;
force uut.EX_stage_inst.alu_inst.U360.A0=0;
force uut.EX_stage_inst.alu_inst.U359.C1=0;
force uut.EX_stage_inst.alu_inst.U359.C0=1;
force uut.EX_stage_inst.alu_inst.U359.C1=1;
force uut.EX_stage_inst.alu_inst.U359.C0=0;
force uut.EX_stage_inst.alu_inst.U359.B0=0;
force uut.EX_stage_inst.alu_inst.U359.A1=0;
force uut.EX_stage_inst.alu_inst.U359.A0=1;
force uut.EX_stage_inst.alu_inst.U359.A1=1;
force uut.EX_stage_inst.alu_inst.U359.A0=0;
force uut.EX_stage_inst.alu_inst.U358.C1=1;
force uut.EX_stage_inst.alu_inst.U358.C0=1;
force uut.EX_stage_inst.alu_inst.U358.C0=0;
force uut.EX_stage_inst.alu_inst.U358.C1=0;
force uut.EX_stage_inst.alu_inst.U358.B1=1;
force uut.EX_stage_inst.alu_inst.U358.B0=1;
force uut.EX_stage_inst.alu_inst.U358.B0=0;
force uut.EX_stage_inst.alu_inst.U358.B1=0;
force uut.EX_stage_inst.alu_inst.U358.A1=1;
force uut.EX_stage_inst.alu_inst.U358.A0=1;
force uut.EX_stage_inst.alu_inst.U358.A0=0;
force uut.EX_stage_inst.alu_inst.U358.A1=0;
force uut.EX_stage_inst.alu_inst.U357.B0=1;
force uut.EX_stage_inst.alu_inst.U357.A1=0;
force uut.EX_stage_inst.alu_inst.U357.A0=1;
force uut.EX_stage_inst.alu_inst.U357.A1=1;
force uut.EX_stage_inst.alu_inst.U357.A0=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[30].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[30].D=0;
force uut.EX_stage_inst.alu_inst.U244.Y=0;
force uut.EX_stage_inst.alu_inst.U244.A0=1;
force uut.EX_stage_inst.alu_inst.U117.C=0;
force uut.EX_stage_inst.alu_inst.U117.B=0;
force uut.EX_stage_inst.alu_inst.U117.A=0;
force uut.EX_stage_inst.alu_inst.U359.B0=1;
force uut.EX_stage_inst.alu_inst.U359.B1=1;
force uut.EX_stage_inst.alu_inst.U117.Y=1;
force uut.EX_stage_inst.alu_inst.U117.Y=0;
force uut.EX_stage_inst.alu_inst.U117.A=1;
force uut.EX_stage_inst.alu_inst.U117.B=1;
force uut.EX_stage_inst.alu_inst.U117.C=1;
force uut.EX_stage_inst.alu_inst.U359.B1=0;
force uut.EX_stage_inst.alu_inst.U357.Y=1;
force uut.EX_stage_inst.alu_inst.U357.B0=0;
force uut.EX_stage_inst.alu_inst.U116.B=1;
force uut.EX_stage_inst.alu_inst.U116.A=1;
force uut.EX_stage_inst.alu_inst.U116.Y=1;
force uut.EX_stage_inst.alu_inst.U116.A=0;
force uut.EX_stage_inst.alu_inst.U116.B=0;
force uut.EX_stage_inst.alu_inst.U357.Y=0;
force uut.EX_stage_inst.alu_inst.U115.D=1;
force uut.EX_stage_inst.alu_inst.U358.Y=1;
force uut.EX_stage_inst.alu_inst.U115.C=1;
force uut.EX_stage_inst.alu_inst.U361.Y=1;
force uut.EX_stage_inst.alu_inst.U361.B0=0;
force uut.EX_stage_inst.alu_inst.U115.B=1;
force uut.EX_stage_inst.alu_inst.U359.Y=1;
force uut.EX_stage_inst.alu_inst.U115.A=1;
force uut.EX_stage_inst.alu_inst.U244.Y=1;
force uut.EX_stage_inst.alu_inst.U244.B0=1;
force uut.EX_stage_inst.alu_inst.U115.Y=1;
force uut.EX_stage_inst.alu_inst.U115.A=0;
force uut.EX_stage_inst.alu_inst.U115.B=0;
force uut.EX_stage_inst.alu_inst.U115.C=0;
force uut.EX_stage_inst.alu_inst.U115.D=0;
force uut.EX_stage_inst.alu_inst.U359.Y=0;
force uut.EX_stage_inst.alu_inst.U361.Y=0;
force uut.EX_stage_inst.alu_inst.U358.Y=0;
force uut.EX_stage_inst.alu_inst.U116.Y=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[30].D=1;
force uut.EX_stage_inst.alu_inst.U115.Y=0;
force uut.EX_stage_inst.alu_inst.U244.B0=0;
force uut.EX_stage_inst.alu_inst.\DP_OP_21J1_124_1250.U9.S=1;
force uut.EX_stage_inst.alu_inst.U244.A1=1;
force uut.EX_stage_inst.alu_inst.U2.A0=0;
force uut.EX_stage_inst.alu_inst.U3.B0=1;
force uut.EX_stage_inst.alu_inst.U3.Y=1;
force uut.EX_stage_inst.alu_inst.U3.B0=0;
force uut.EX_stage_inst.alu_inst.U3.Y=0;
force uut.EX_stage_inst.alu_inst.U3.A0=0;
force uut.EX_stage_inst.alu_inst.U3.A0=1;
force uut.EX_stage_inst.alu_inst.U3.A1=1;
force uut.EX_stage_inst.alu_inst.U2.Y=1;
force uut.EX_stage_inst.alu_inst.U2.Y=0;
force uut.EX_stage_inst.alu_inst.U3.A1=0;
force uut.EX_stage_inst.alu_inst.U2.B1=0;
force uut.EX_stage_inst.alu_inst.U2.B0=1;
force uut.EX_stage_inst.alu_inst.U2.B1=1;
force uut.EX_stage_inst.alu_inst.U2.B0=0;
force uut.EX_stage_inst.alu_inst.U2.A1=0;
force uut.EX_stage_inst.alu_inst.U2.A0=1;
force uut.EX_stage_inst.alu_inst.U2.A1=1;
force uut.EX_stage_inst.alu_inst.U4.Y=0;
force uut.EX_stage_inst.alu_inst.U4.AN=0;
force uut.EX_stage_inst.alu_inst.U4.B=1;
force uut.EX_stage_inst.alu_inst.U4.B=0;
force uut.EX_stage_inst.alu_inst.U4.AN=1;
force uut.EX_stage_inst.alu_inst.U4.Y=1;
force uut.EX_stage_inst.alu_inst.U32.A0=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[37].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[37].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[37].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[37].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[37].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[37].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[37].D=0;
force uut.EX_stage_inst.alu_inst.U46.Y=0;
force uut.EX_stage_inst.alu_inst.U46.A0=0;
force uut.EX_stage_inst.alu_inst.U45.A0=0;
force uut.EX_stage_inst.alu_inst.U44.B0=1;
force uut.EX_stage_inst.alu_inst.U44.Y=1;
force uut.EX_stage_inst.alu_inst.U44.B0=0;
force uut.EX_stage_inst.alu_inst.U45.C0=1;
force uut.EX_stage_inst.alu_inst.U43.Y=0;
force uut.EX_stage_inst.alu_inst.U44.A1=0;
force uut.EX_stage_inst.alu_inst.U43.B1=0;
force uut.EX_stage_inst.alu_inst.U43.B0=1;
force uut.EX_stage_inst.alu_inst.U43.B1=1;
force uut.EX_stage_inst.alu_inst.U43.B0=0;
force uut.EX_stage_inst.alu_inst.U43.A1=0;
force uut.EX_stage_inst.alu_inst.U43.A0=1;
force uut.EX_stage_inst.alu_inst.U43.A1=1;
force uut.EX_stage_inst.alu_inst.U43.A0=0;
force uut.EX_stage_inst.alu_inst.U44.A0=1;
force uut.EX_stage_inst.alu_inst.U44.A1=1;
force uut.EX_stage_inst.alu_inst.U42.Y=1;
force uut.EX_stage_inst.alu_inst.U43.Y=1;
force uut.EX_stage_inst.alu_inst.U42.Y=0;
force uut.EX_stage_inst.alu_inst.U44.A0=0;
force uut.EX_stage_inst.alu_inst.U42.B1=0;
force uut.EX_stage_inst.alu_inst.U42.B0=1;
force uut.EX_stage_inst.alu_inst.U42.B1=1;
force uut.EX_stage_inst.alu_inst.U42.B0=0;
force uut.EX_stage_inst.alu_inst.U42.A1=0;
force uut.EX_stage_inst.alu_inst.U42.A0=1;
force uut.EX_stage_inst.alu_inst.U42.A1=1;
force uut.EX_stage_inst.alu_inst.U42.A0=0;
force uut.EX_stage_inst.alu_inst.U41.B0=1;
force uut.EX_stage_inst.alu_inst.U41.Y=1;
force uut.EX_stage_inst.alu_inst.U41.B0=0;
force uut.EX_stage_inst.alu_inst.U45.B0=1;
force uut.EX_stage_inst.alu_inst.U45.Y=1;
force uut.EX_stage_inst.alu_inst.U45.B0=0;
force uut.EX_stage_inst.alu_inst.U45.C0=0;
force uut.EX_stage_inst.alu_inst.U41.Y=0;
force uut.EX_stage_inst.alu_inst.U44.Y=0;
force uut.EX_stage_inst.alu_inst.U46.C0=1;
force uut.EX_stage_inst.alu_inst.U41.A1=0;
force uut.EX_stage_inst.alu_inst.U41.A0=1;
force uut.EX_stage_inst.alu_inst.U41.A1=1;
force uut.EX_stage_inst.alu_inst.U41.A0=0;
force uut.EX_stage_inst.alu_inst.U45.A0=1;
force uut.EX_stage_inst.alu_inst.U45.A1=1;
force uut.EX_stage_inst.alu_inst.U40.Y=1;
force uut.EX_stage_inst.alu_inst.U40.A=0;
force uut.EX_stage_inst.alu_inst.U40.Y=0;
force uut.EX_stage_inst.alu_inst.U40.A=1;
force uut.EX_stage_inst.alu_inst.U45.A1=0;
force uut.EX_stage_inst.alu_inst.U39.Y=1;
force uut.EX_stage_inst.alu_inst.U46.B0=1;
force uut.EX_stage_inst.alu_inst.U39.A2=1;
force uut.EX_stage_inst.alu_inst.U39.A1=1;
force uut.EX_stage_inst.alu_inst.U39.A0=1;
force uut.EX_stage_inst.alu_inst.U39.A0=0;
force uut.EX_stage_inst.alu_inst.U39.A1=0;
force uut.EX_stage_inst.alu_inst.U39.A2=0;
force uut.EX_stage_inst.alu_inst.U46.Y=1;
force uut.EX_stage_inst.alu_inst.U46.B0=0;
force uut.EX_stage_inst.alu_inst.U46.C0=0;
force uut.EX_stage_inst.alu_inst.U39.Y=0;
force uut.EX_stage_inst.alu_inst.U39.B0=1;
force uut.EX_stage_inst.alu_inst.U45.Y=0;
force uut.EX_stage_inst.alu_inst.U38.Y=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[37].D=1;
force uut.EX_stage_inst.alu_inst.U38.Y=0;
force uut.EX_stage_inst.alu_inst.U39.B0=0;
force uut.EX_stage_inst.alu_inst.U38.B0=1;
force uut.EX_stage_inst.alu_inst.U38.A0=1;
force uut.EX_stage_inst.alu_inst.U37.B0=1;
force uut.EX_stage_inst.alu_inst.U37.Y=1;
force uut.EX_stage_inst.alu_inst.U37.B0=0;
force uut.EX_stage_inst.alu_inst.U38.B1=1;
force uut.EX_stage_inst.alu_inst.U38.B0=0;
force uut.EX_stage_inst.alu_inst.U38.B1=0;
force uut.EX_stage_inst.alu_inst.U37.Y=0;
force uut.EX_stage_inst.alu_inst.U37.A1=0;
force uut.EX_stage_inst.alu_inst.U37.A0=1;
force uut.EX_stage_inst.alu_inst.U37.A1=1;
force uut.EX_stage_inst.alu_inst.U37.A0=0;
force uut.EX_stage_inst.alu_inst.U36.Y=1;
force uut.EX_stage_inst.alu_inst.U38.A1=1;
force uut.EX_stage_inst.alu_inst.U38.A0=0;
force uut.EX_stage_inst.alu_inst.U38.A1=0;
force uut.EX_stage_inst.alu_inst.U36.Y=0;
force uut.EX_stage_inst.alu_inst.U36.B1=1;
force uut.EX_stage_inst.alu_inst.U36.B0=1;
force uut.EX_stage_inst.alu_inst.U36.B0=0;
force uut.EX_stage_inst.alu_inst.U36.B1=0;
force uut.EX_stage_inst.alu_inst.U36.A1N=0;
force uut.EX_stage_inst.alu_inst.U36.A0N=1;
force uut.EX_stage_inst.alu_inst.U36.A1N=1;
force uut.EX_stage_inst.alu_inst.U36.A0N=0;
force uut.EX_stage_inst.alu_inst.U33.B0=0;
force uut.EX_stage_inst.alu_inst.U46.A0=1;
force uut.EX_stage_inst.alu_inst.U46.A1=1;
force uut.EX_stage_inst.alu_inst.U33.Y=1;
force uut.EX_stage_inst.alu_inst.U33.A1=1;
force uut.EX_stage_inst.alu_inst.U33.A0=1;
force uut.EX_stage_inst.alu_inst.U33.A0=0;
force uut.EX_stage_inst.alu_inst.U33.A1=0;
force uut.EX_stage_inst.alu_inst.U33.Y=0;
force uut.EX_stage_inst.alu_inst.U33.B0=1;
force uut.EX_stage_inst.alu_inst.U33.C0=1;
force uut.EX_stage_inst.alu_inst.U32.Y=1;
force uut.EX_stage_inst.alu_inst.U46.A1=0;
force uut.EX_stage_inst.alu_inst.U32.Y=0;
force uut.EX_stage_inst.alu_inst.U33.C0=0;
force uut.EX_stage_inst.alu_inst.U32.B1=0;
force uut.EX_stage_inst.alu_inst.U32.B0=1;
force uut.EX_stage_inst.alu_inst.U32.B1=1;
force uut.EX_stage_inst.alu_inst.U32.B0=0;
force uut.EX_stage_inst.alu_inst.U32.A1=0;
force uut.EX_stage_inst.alu_inst.U32.A0=1;
force uut.EX_stage_inst.alu_inst.U32.A1=1;
force uut.EX_stage_inst.alu_inst.U34.A0N=0;
force uut.EX_stage_inst.alu_inst.U34.Y=1;
force uut.EX_stage_inst.alu_inst.U34.Y=0;
force uut.EX_stage_inst.alu_inst.U34.B1=1;
force uut.EX_stage_inst.alu_inst.U34.B0=1;
force uut.EX_stage_inst.alu_inst.U34.B0=0;
force uut.EX_stage_inst.alu_inst.U34.B1=0;
force uut.EX_stage_inst.alu_inst.U34.A1N=0;
force uut.EX_stage_inst.alu_inst.U34.A0N=1;
force uut.EX_stage_inst.alu_inst.U34.A1N=1;
force uut.EX_stage_inst.alu_inst.U35.A0N=0;
force uut.EX_stage_inst.alu_inst.U35.Y=1;
force uut.EX_stage_inst.alu_inst.U35.Y=0;
force uut.EX_stage_inst.alu_inst.U35.B1=1;
force uut.EX_stage_inst.alu_inst.U35.B0=1;
force uut.EX_stage_inst.alu_inst.U35.B0=0;
force uut.EX_stage_inst.alu_inst.U35.B1=0;
force uut.EX_stage_inst.alu_inst.U35.A1N=0;
force uut.EX_stage_inst.alu_inst.U35.A0N=1;
force uut.EX_stage_inst.alu_inst.U35.A1N=1;
force uut.EX_stage_inst.alu_inst.U47.Y=0;
force uut.EX_stage_inst.alu_inst.U47.A=1;
force uut.EX_stage_inst.alu_inst.U47.Y=1;
force uut.EX_stage_inst.alu_inst.U47.A=0;
force uut.EX_stage_inst.alu_inst.U49.A0=0;
force uut.EX_stage_inst.alu_inst.U49.A1=0;
force uut.EX_stage_inst.alu_inst.U325.Y=0;
force uut.EX_stage_inst.alu_inst.U325.A1=0;
force uut.EX_stage_inst.alu_inst.U325.A0=1;
force uut.EX_stage_inst.alu_inst.U325.A1=1;
force uut.EX_stage_inst.alu_inst.U325.A0=0;
force uut.EX_stage_inst.alu_inst.U325.Y=1;
force uut.EX_stage_inst.alu_inst.U325.B0=0;
force uut.EX_stage_inst.alu_inst.U324.Y=0;
force uut.EX_stage_inst.alu_inst.U324.A1=0;
force uut.EX_stage_inst.alu_inst.U324.A0=1;
force uut.EX_stage_inst.alu_inst.U324.A1=1;
force uut.EX_stage_inst.alu_inst.U324.A0=0;
force uut.EX_stage_inst.alu_inst.U323.B1=0;
force uut.EX_stage_inst.alu_inst.U323.B0=1;
force uut.EX_stage_inst.alu_inst.U323.B1=1;
force uut.EX_stage_inst.alu_inst.U323.B0=0;
force uut.EX_stage_inst.alu_inst.U323.A1=0;
force uut.EX_stage_inst.alu_inst.U323.A0=1;
force uut.EX_stage_inst.alu_inst.U323.A1=1;
force uut.EX_stage_inst.alu_inst.U323.A0=0;
force uut.EX_stage_inst.alu_inst.U323.Y=0;
force uut.EX_stage_inst.alu_inst.U49.C0=0;
force uut.EX_stage_inst.alu_inst.U49.B0=0;
force uut.EX_stage_inst.alu_inst.U49.Y=1;
force uut.EX_stage_inst.alu_inst.U324.B0=1;
force uut.EX_stage_inst.alu_inst.U324.Y=1;
force uut.EX_stage_inst.alu_inst.U324.B0=0;
force uut.EX_stage_inst.alu_inst.U49.Y=0;
force uut.EX_stage_inst.alu_inst.U49.B0=1;
force uut.EX_stage_inst.alu_inst.U49.C0=1;
force uut.EX_stage_inst.alu_inst.U323.Y=1;
force uut.EX_stage_inst.alu_inst.U325.B0=1;
force uut.EX_stage_inst.alu_inst.U49.A1=1;
force uut.EX_stage_inst.alu_inst.U49.A0=1;
force uut.EX_stage_inst.alu_inst.U53.A0=0;
force uut.EX_stage_inst.alu_inst.U341.Y=1;
force uut.EX_stage_inst.alu_inst.U341.Y=0;
force uut.EX_stage_inst.alu_inst.U341.A1=0;
force uut.EX_stage_inst.alu_inst.U341.A0=1;
force uut.EX_stage_inst.alu_inst.U341.A1=1;
force uut.EX_stage_inst.alu_inst.U341.A0=0;
force uut.EX_stage_inst.alu_inst.U340.Y=0;
force uut.EX_stage_inst.alu_inst.U341.B1=0;
force uut.EX_stage_inst.alu_inst.U340.B1=0;
force uut.EX_stage_inst.alu_inst.U340.B0=1;
force uut.EX_stage_inst.alu_inst.U340.B1=1;
force uut.EX_stage_inst.alu_inst.U340.B0=0;
force uut.EX_stage_inst.alu_inst.U340.A1=0;
force uut.EX_stage_inst.alu_inst.U340.A0=1;
force uut.EX_stage_inst.alu_inst.U340.A1=1;
force uut.EX_stage_inst.alu_inst.U340.A0=0;
force uut.EX_stage_inst.alu_inst.U104.B=1;
force uut.EX_stage_inst.alu_inst.U104.A=1;
force uut.EX_stage_inst.alu_inst.U104.Y=1;
force uut.EX_stage_inst.alu_inst.U104.A=0;
force uut.EX_stage_inst.alu_inst.U104.B=0;
force uut.EX_stage_inst.alu_inst.U53.C0=1;
force uut.EX_stage_inst.alu_inst.U53.B0=1;
force uut.EX_stage_inst.alu_inst.U341.B0=1;
force uut.EX_stage_inst.alu_inst.U341.B1=1;
force uut.EX_stage_inst.alu_inst.U53.Y=1;
force uut.EX_stage_inst.alu_inst.U53.B0=0;
force uut.EX_stage_inst.alu_inst.U53.C0=0;
force uut.EX_stage_inst.alu_inst.U340.Y=1;
force uut.EX_stage_inst.alu_inst.U104.Y=0;
force uut.EX_stage_inst.alu_inst.U53.Y=0;
force uut.EX_stage_inst.alu_inst.U341.B0=0;
force uut.EX_stage_inst.alu_inst.U53.A1=0;
force uut.EX_stage_inst.alu_inst.U53.A0=1;
force uut.EX_stage_inst.alu_inst.U53.A1=1;
force uut.EX_stage_inst.alu_inst.U54.Y=0;
force uut.EX_stage_inst.alu_inst.U54.A=1;
force uut.EX_stage_inst.alu_inst.U54.B=1;
force uut.EX_stage_inst.alu_inst.U54.C=1;
force uut.EX_stage_inst.alu_inst.U54.C=0;
force uut.EX_stage_inst.alu_inst.U54.B=0;
force uut.EX_stage_inst.alu_inst.U54.A=0;
force uut.EX_stage_inst.alu_inst.U54.Y=1;
force uut.EX_stage_inst.alu_inst.U55.Y=0;
force uut.EX_stage_inst.alu_inst.U55.B=1;
force uut.EX_stage_inst.alu_inst.U55.A=1;
force uut.EX_stage_inst.alu_inst.U55.Y=1;
force uut.EX_stage_inst.alu_inst.U55.A=0;
force uut.EX_stage_inst.alu_inst.U55.B=0;
force uut.EX_stage_inst.alu_inst.U56.A0=0;
force uut.EX_stage_inst.alu_inst.U56.A1=0;
force uut.EX_stage_inst.alu_inst.U56.A2=0;
force uut.EX_stage_inst.alu_inst.U56.Y=1;
force uut.EX_stage_inst.alu_inst.U56.Y=0;
force uut.EX_stage_inst.alu_inst.U56.B1=1;
force uut.EX_stage_inst.alu_inst.U56.B0=1;
force uut.EX_stage_inst.alu_inst.U56.B0=0;
force uut.EX_stage_inst.alu_inst.U56.B1=0;
force uut.EX_stage_inst.alu_inst.U56.A2=1;
force uut.EX_stage_inst.alu_inst.U56.A1=1;
force uut.EX_stage_inst.alu_inst.U56.A0=1;
force uut.EX_stage_inst.alu_inst.U58.A0=0;
force uut.EX_stage_inst.alu_inst.U58.A1=0;
force uut.EX_stage_inst.alu_inst.U275.B0=1;
force uut.EX_stage_inst.alu_inst.U275.A1=0;
force uut.EX_stage_inst.alu_inst.U275.A0=1;
force uut.EX_stage_inst.alu_inst.U275.A1=1;
force uut.EX_stage_inst.alu_inst.U275.A0=0;
force uut.EX_stage_inst.alu_inst.U275.Y=0;
force uut.EX_stage_inst.alu_inst.U58.C0=0;
force uut.EX_stage_inst.alu_inst.U58.B0=0;
force uut.EX_stage_inst.alu_inst.U58.Y=1;
force uut.EX_stage_inst.alu_inst.U58.Y=0;
force uut.EX_stage_inst.alu_inst.U58.B0=1;
force uut.EX_stage_inst.alu_inst.U58.C0=1;
force uut.EX_stage_inst.alu_inst.U275.Y=1;
force uut.EX_stage_inst.alu_inst.U275.B0=0;
force uut.EX_stage_inst.alu_inst.U58.A1=1;
force uut.EX_stage_inst.alu_inst.U58.A0=1;
force uut.EX_stage_inst.alu_inst.U63.Y=0;
force uut.EX_stage_inst.alu_inst.U63.A=1;
force uut.EX_stage_inst.alu_inst.U63.B=1;
force uut.EX_stage_inst.alu_inst.U158.B0=0;
force uut.EX_stage_inst.alu_inst.U262.B1=0;
force uut.EX_stage_inst.alu_inst.U262.B0=1;
force uut.EX_stage_inst.alu_inst.U262.B1=1;
force uut.EX_stage_inst.alu_inst.U262.B0=0;
force uut.EX_stage_inst.alu_inst.U262.A1=0;
force uut.EX_stage_inst.alu_inst.U262.A0=1;
force uut.EX_stage_inst.alu_inst.U262.A1=1;
force uut.EX_stage_inst.alu_inst.U262.A0=0;
force uut.EX_stage_inst.alu_inst.U262.Y=0;
force uut.EX_stage_inst.alu_inst.U158.C0=0;
force uut.EX_stage_inst.alu_inst.U158.Y=1;
force uut.EX_stage_inst.alu_inst.U158.A1=1;
force uut.EX_stage_inst.alu_inst.U158.A0=1;
force uut.EX_stage_inst.alu_inst.U158.A0=0;
force uut.EX_stage_inst.alu_inst.U158.A1=0;
force uut.EX_stage_inst.alu_inst.U63.B=0;
force uut.EX_stage_inst.alu_inst.U63.A=0;
force uut.EX_stage_inst.alu_inst.U158.Y=0;
force uut.EX_stage_inst.alu_inst.U158.B0=1;
force uut.EX_stage_inst.alu_inst.U158.C0=1;
force uut.EX_stage_inst.alu_inst.U63.Y=1;
force uut.EX_stage_inst.alu_inst.U262.Y=1;
force uut.EX_stage_inst.alu_inst.U65.A0=0;
force uut.EX_stage_inst.alu_inst.U65.A1=0;
force uut.EX_stage_inst.alu_inst.U304.Y=0;
force uut.EX_stage_inst.alu_inst.U304.A1=0;
force uut.EX_stage_inst.alu_inst.U304.A0=1;
force uut.EX_stage_inst.alu_inst.U304.A1=1;
force uut.EX_stage_inst.alu_inst.U304.A0=0;
force uut.EX_stage_inst.alu_inst.U65.C0=0;
force uut.EX_stage_inst.alu_inst.U65.B0=0;
force uut.EX_stage_inst.alu_inst.U65.Y=1;
force uut.EX_stage_inst.alu_inst.U304.B0=1;
force uut.EX_stage_inst.alu_inst.U304.Y=1;
force uut.EX_stage_inst.alu_inst.U304.B0=0;
force uut.EX_stage_inst.alu_inst.U65.Y=0;
force uut.EX_stage_inst.alu_inst.U65.B0=1;
force uut.EX_stage_inst.alu_inst.U65.C0=1;
force uut.EX_stage_inst.alu_inst.U65.A1=1;
force uut.EX_stage_inst.alu_inst.U65.A0=1;
force uut.EX_stage_inst.alu_inst.U66.Y=0;
force uut.EX_stage_inst.alu_inst.U66.B=1;
force uut.EX_stage_inst.alu_inst.U66.A=1;
force uut.EX_stage_inst.alu_inst.U66.Y=1;
force uut.EX_stage_inst.alu_inst.U66.A=0;
force uut.EX_stage_inst.alu_inst.U66.B=0;
force uut.EX_stage_inst.alu_inst.U71.Y=0;
force uut.EX_stage_inst.alu_inst.U71.B=1;
force uut.EX_stage_inst.alu_inst.U71.A=1;
force uut.EX_stage_inst.alu_inst.U71.Y=1;
force uut.EX_stage_inst.alu_inst.U71.A=0;
force uut.EX_stage_inst.alu_inst.U71.B=0;
force uut.EX_stage_inst.alu_inst.U72.Y=0;
force uut.EX_stage_inst.alu_inst.U72.A=1;
force uut.EX_stage_inst.alu_inst.U72.B=1;
force uut.EX_stage_inst.alu_inst.U254.Y=1;
force uut.EX_stage_inst.alu_inst.U254.A=0;
force uut.EX_stage_inst.alu_inst.U254.B=0;
force uut.EX_stage_inst.alu_inst.U254.B=1;
force uut.EX_stage_inst.alu_inst.U254.A=1;
force uut.EX_stage_inst.alu_inst.U254.Y=0;
force uut.EX_stage_inst.alu_inst.U72.B=0;
force uut.EX_stage_inst.alu_inst.U72.A=0;
force uut.EX_stage_inst.alu_inst.U72.Y=1;
force uut.EX_stage_inst.alu_inst.U73.Y=0;
force uut.EX_stage_inst.alu_inst.U73.A=1;
force uut.EX_stage_inst.alu_inst.U73.B=1;
force uut.EX_stage_inst.alu_inst.U73.B=0;
force uut.EX_stage_inst.alu_inst.U73.A=0;
force uut.EX_stage_inst.alu_inst.U73.Y=1;
force uut.EX_stage_inst.alu_inst.U74.Y=0;
force uut.EX_stage_inst.alu_inst.U74.A=1;
force uut.EX_stage_inst.alu_inst.U74.B=1;
force uut.EX_stage_inst.alu_inst.U74.B=0;
force uut.EX_stage_inst.alu_inst.U74.A=0;
force uut.EX_stage_inst.alu_inst.U74.Y=1;
force uut.EX_stage_inst.alu_inst.U75.Y=0;
force uut.EX_stage_inst.alu_inst.U75.A=1;
force uut.EX_stage_inst.alu_inst.U75.B=1;
force uut.EX_stage_inst.alu_inst.U75.B=0;
force uut.EX_stage_inst.alu_inst.U75.A=0;
force uut.EX_stage_inst.alu_inst.U75.Y=1;
force uut.EX_stage_inst.alu_inst.U76.Y=0;
force uut.EX_stage_inst.alu_inst.U76.A=1;
force uut.EX_stage_inst.alu_inst.U76.B=1;
force uut.EX_stage_inst.alu_inst.U76.B=0;
force uut.EX_stage_inst.alu_inst.U76.A=0;
force uut.EX_stage_inst.alu_inst.U76.Y=1;
force uut.EX_stage_inst.alu_inst.U77.Y=0;
force uut.EX_stage_inst.alu_inst.U77.B=1;
force uut.EX_stage_inst.alu_inst.U77.A=1;
force uut.EX_stage_inst.alu_inst.U77.Y=1;
force uut.EX_stage_inst.alu_inst.U77.A=0;
force uut.EX_stage_inst.alu_inst.U77.B=0;
force uut.EX_stage_inst.alu_inst.U78.Y=0;
force uut.EX_stage_inst.alu_inst.U78.A=1;
force uut.EX_stage_inst.alu_inst.U78.Y=1;
force uut.EX_stage_inst.alu_inst.U78.A=0;
force uut.EX_stage_inst.alu_inst.U79.Y=0;
force uut.EX_stage_inst.alu_inst.U79.A=1;
force uut.EX_stage_inst.alu_inst.U79.Y=1;
force uut.EX_stage_inst.alu_inst.U79.A=0;
force uut.EX_stage_inst.alu_inst.U80.Y=0;
force uut.EX_stage_inst.alu_inst.U80.A=1;
force uut.EX_stage_inst.alu_inst.U80.B=1;
force uut.EX_stage_inst.alu_inst.U80.B=0;
force uut.EX_stage_inst.alu_inst.U80.A=0;
force uut.EX_stage_inst.alu_inst.U80.Y=1;
force uut.EX_stage_inst.alu_inst.U81.Y=0;
force uut.EX_stage_inst.alu_inst.U81.B=1;
force uut.EX_stage_inst.alu_inst.U81.A=1;
force uut.EX_stage_inst.alu_inst.U81.Y=1;
force uut.EX_stage_inst.alu_inst.U81.A=0;
force uut.EX_stage_inst.alu_inst.U81.B=0;
force uut.EX_stage_inst.alu_inst.U82.Y=0;
force uut.EX_stage_inst.alu_inst.U82.A=1;
force uut.EX_stage_inst.alu_inst.U82.B=1;
force uut.EX_stage_inst.alu_inst.U82.B=0;
force uut.EX_stage_inst.alu_inst.U82.A=0;
force uut.EX_stage_inst.alu_inst.U82.Y=1;
force uut.EX_stage_inst.alu_inst.U83.Y=0;
force uut.EX_stage_inst.alu_inst.U83.A=1;
force uut.EX_stage_inst.alu_inst.U83.B=1;
force uut.EX_stage_inst.alu_inst.U83.B=0;
force uut.EX_stage_inst.alu_inst.U83.A=0;
force uut.EX_stage_inst.alu_inst.U83.Y=1;
force uut.EX_stage_inst.alu_inst.U84.Y=0;
force uut.EX_stage_inst.alu_inst.U84.A=1;
force uut.EX_stage_inst.alu_inst.U84.Y=1;
force uut.EX_stage_inst.alu_inst.U84.A=0;
force uut.EX_stage_inst.alu_inst.U85.Y=0;
force uut.EX_stage_inst.alu_inst.U85.A=1;
force uut.EX_stage_inst.alu_inst.U85.B=1;
force uut.EX_stage_inst.alu_inst.U85.B=0;
force uut.EX_stage_inst.alu_inst.U85.A=0;
force uut.EX_stage_inst.alu_inst.U85.Y=1;
force uut.EX_stage_inst.alu_inst.U86.Y=0;
force uut.EX_stage_inst.alu_inst.U86.A=1;
force uut.EX_stage_inst.alu_inst.U86.Y=1;
force uut.EX_stage_inst.alu_inst.U86.A=0;
force uut.EX_stage_inst.alu_inst.U87.Y=0;
force uut.EX_stage_inst.alu_inst.U87.A=1;
force uut.EX_stage_inst.alu_inst.U87.Y=1;
force uut.EX_stage_inst.alu_inst.U87.A=0;
force uut.EX_stage_inst.alu_inst.U88.Y=0;
force uut.EX_stage_inst.alu_inst.U88.A=1;
force uut.EX_stage_inst.alu_inst.U88.Y=1;
force uut.EX_stage_inst.alu_inst.U88.A=0;
force uut.EX_stage_inst.alu_inst.U89.Y=0;
force uut.EX_stage_inst.alu_inst.U89.A=1;
force uut.EX_stage_inst.alu_inst.U89.Y=1;
force uut.EX_stage_inst.alu_inst.U89.A=0;
force uut.EX_stage_inst.alu_inst.U90.Y=0;
force uut.EX_stage_inst.alu_inst.U90.A=1;
force uut.EX_stage_inst.alu_inst.U90.B=1;
force uut.EX_stage_inst.alu_inst.U90.C=1;
force uut.EX_stage_inst.alu_inst.U90.D=1;
force uut.EX_stage_inst.alu_inst.U264.Y=1;
force uut.EX_stage_inst.alu_inst.U264.A=1;
force uut.EX_stage_inst.alu_inst.U264.B=1;
force uut.EX_stage_inst.alu_inst.U264.C=1;
force uut.EX_stage_inst.alu_inst.U264.D=1;
force uut.EX_stage_inst.alu_inst.U265.Y=1;
force uut.EX_stage_inst.alu_inst.U265.A=1;
force uut.EX_stage_inst.alu_inst.U265.B=1;
force uut.EX_stage_inst.alu_inst.U265.C=1;
force uut.EX_stage_inst.alu_inst.U265.D=1;
force uut.EX_stage_inst.alu_inst.U265.D=0;
force uut.EX_stage_inst.alu_inst.U265.C=0;
force uut.EX_stage_inst.alu_inst.U265.B=0;
force uut.EX_stage_inst.alu_inst.U265.A=0;
force uut.EX_stage_inst.alu_inst.U264.D=0;
force uut.EX_stage_inst.alu_inst.U264.C=0;
force uut.EX_stage_inst.alu_inst.U264.B=0;
force uut.EX_stage_inst.alu_inst.U264.A=0;
force uut.EX_stage_inst.alu_inst.U265.Y=0;
force uut.EX_stage_inst.alu_inst.U90.D=0;
force uut.EX_stage_inst.alu_inst.U264.Y=0;
force uut.EX_stage_inst.alu_inst.U90.C=0;
force uut.EX_stage_inst.alu_inst.U90.B=0;
force uut.EX_stage_inst.alu_inst.U90.A=0;
force uut.EX_stage_inst.alu_inst.U90.Y=1;
force uut.EX_stage_inst.alu_inst.U99.Y=0;
force uut.EX_stage_inst.alu_inst.U99.A=1;
force uut.EX_stage_inst.alu_inst.U99.Y=1;
force uut.EX_stage_inst.alu_inst.U99.A=0;
force uut.EX_stage_inst.alu_inst.U100.Y=0;
force uut.EX_stage_inst.alu_inst.U100.AN=0;
force uut.EX_stage_inst.alu_inst.U100.B=1;
force uut.EX_stage_inst.alu_inst.U100.C=1;
force uut.EX_stage_inst.alu_inst.U100.D=1;
force uut.EX_stage_inst.alu_inst.U101.Y=1;
force uut.EX_stage_inst.alu_inst.U101.B=0;
force uut.EX_stage_inst.alu_inst.U101.A=0;
force uut.EX_stage_inst.alu_inst.U100.D=0;
force uut.EX_stage_inst.alu_inst.U100.C=0;
force uut.EX_stage_inst.alu_inst.U101.Y=0;
force uut.EX_stage_inst.alu_inst.U101.A=1;
force uut.EX_stage_inst.alu_inst.U101.B=1;
force uut.EX_stage_inst.alu_inst.U100.B=0;
force uut.EX_stage_inst.alu_inst.U100.AN=1;
force uut.EX_stage_inst.alu_inst.U100.Y=1;
force uut.EX_stage_inst.alu_inst.U109.Y=0;
force uut.EX_stage_inst.alu_inst.U109.B=1;
force uut.EX_stage_inst.alu_inst.U109.A=1;
force uut.EX_stage_inst.alu_inst.U109.Y=1;
force uut.EX_stage_inst.alu_inst.U109.A=0;
force uut.EX_stage_inst.alu_inst.U109.B=0;
force uut.EX_stage_inst.alu_inst.U121.Y=0;
force uut.EX_stage_inst.alu_inst.U121.A=1;
force uut.EX_stage_inst.alu_inst.U121.B=1;
force uut.EX_stage_inst.alu_inst.U121.C=1;
force uut.EX_stage_inst.alu_inst.U121.D=1;
force uut.EX_stage_inst.alu_inst.U123.Y=1;
force uut.EX_stage_inst.alu_inst.U123.B=0;
force uut.EX_stage_inst.alu_inst.U123.A=0;
force uut.EX_stage_inst.alu_inst.U121.D=0;
force uut.EX_stage_inst.alu_inst.U121.C=0;
force uut.EX_stage_inst.alu_inst.U123.Y=0;
force uut.EX_stage_inst.alu_inst.U123.A=1;
force uut.EX_stage_inst.alu_inst.U123.B=1;
force uut.EX_stage_inst.alu_inst.U121.B=0;
force uut.EX_stage_inst.alu_inst.U121.A=0;
force uut.EX_stage_inst.alu_inst.U121.Y=1;
force uut.EX_stage_inst.alu_inst.U122.Y=0;
force uut.EX_stage_inst.alu_inst.U122.A=1;
force uut.EX_stage_inst.alu_inst.U122.B=1;
force uut.EX_stage_inst.alu_inst.U122.B=0;
force uut.EX_stage_inst.alu_inst.U122.A=0;
force uut.EX_stage_inst.alu_inst.U122.Y=1;
force uut.EX_stage_inst.alu_inst.U124.Y=0;
force uut.EX_stage_inst.alu_inst.U124.B=1;
force uut.EX_stage_inst.alu_inst.U124.A=1;
force uut.EX_stage_inst.alu_inst.U124.Y=1;
force uut.EX_stage_inst.alu_inst.U124.A=0;
force uut.EX_stage_inst.alu_inst.U124.B=0;
force uut.EX_stage_inst.alu_inst.U128.A0=0;
force uut.EX_stage_inst.alu_inst.U293.B1=1;
force uut.EX_stage_inst.alu_inst.U293.B0=1;
force uut.EX_stage_inst.alu_inst.U293.B0=0;
force uut.EX_stage_inst.alu_inst.U293.B1=0;
force uut.EX_stage_inst.alu_inst.U293.A1N=0;
force uut.EX_stage_inst.alu_inst.U293.A0N=1;
force uut.EX_stage_inst.alu_inst.U293.A1N=1;
force uut.EX_stage_inst.alu_inst.U293.A0N=0;
force uut.EX_stage_inst.alu_inst.U128.C0=1;
force uut.EX_stage_inst.alu_inst.U293.Y=1;
force uut.EX_stage_inst.alu_inst.U128.B0=1;
force uut.EX_stage_inst.alu_inst.U128.Y=1;
force uut.EX_stage_inst.alu_inst.U128.B0=0;
force uut.EX_stage_inst.alu_inst.U128.C0=0;
force uut.EX_stage_inst.alu_inst.U293.Y=0;
force uut.EX_stage_inst.alu_inst.U128.Y=0;
force uut.EX_stage_inst.alu_inst.U128.A1=0;
force uut.EX_stage_inst.alu_inst.U128.A0=1;
force uut.EX_stage_inst.alu_inst.U128.A1=1;
force uut.EX_stage_inst.alu_inst.U131.Y=0;
force uut.EX_stage_inst.alu_inst.U131.A=1;
force uut.EX_stage_inst.alu_inst.U131.Y=1;
force uut.EX_stage_inst.alu_inst.U131.A=0;
force uut.EX_stage_inst.alu_inst.U133.Y=0;
force uut.EX_stage_inst.alu_inst.U133.A=1;
force uut.EX_stage_inst.alu_inst.U133.Y=1;
force uut.EX_stage_inst.alu_inst.U133.A=0;
force uut.EX_stage_inst.alu_inst.U137.Y=0;
force uut.EX_stage_inst.alu_inst.U137.A=1;
force uut.EX_stage_inst.alu_inst.U137.Y=1;
force uut.EX_stage_inst.alu_inst.U137.A=0;
force uut.EX_stage_inst.alu_inst.U138.Y=0;
force uut.EX_stage_inst.alu_inst.U138.A=1;
force uut.EX_stage_inst.alu_inst.U138.B=1;
force uut.EX_stage_inst.alu_inst.U138.B=0;
force uut.EX_stage_inst.alu_inst.U138.A=0;
force uut.EX_stage_inst.alu_inst.U138.Y=1;
force uut.EX_stage_inst.alu_inst.U142.A0=0;
force uut.EX_stage_inst.alu_inst.U142.A1=0;
force uut.EX_stage_inst.alu_inst.U274.B0=1;
force uut.EX_stage_inst.alu_inst.U274.A1=0;
force uut.EX_stage_inst.alu_inst.U274.A0=1;
force uut.EX_stage_inst.alu_inst.U274.A1=1;
force uut.EX_stage_inst.alu_inst.U274.A0=0;
force uut.EX_stage_inst.alu_inst.U274.Y=0;
force uut.EX_stage_inst.alu_inst.U142.C0=0;
force uut.EX_stage_inst.alu_inst.U142.B0=0;
force uut.EX_stage_inst.alu_inst.U142.Y=1;
force uut.EX_stage_inst.alu_inst.U142.Y=0;
force uut.EX_stage_inst.alu_inst.U142.B0=1;
force uut.EX_stage_inst.alu_inst.U142.C0=1;
force uut.EX_stage_inst.alu_inst.U274.Y=1;
force uut.EX_stage_inst.alu_inst.U274.B0=0;
force uut.EX_stage_inst.alu_inst.U142.A1=1;
force uut.EX_stage_inst.alu_inst.U142.A0=1;
force uut.EX_stage_inst.alu_inst.U143.Y=0;
force uut.EX_stage_inst.alu_inst.U143.A=1;
force uut.EX_stage_inst.alu_inst.U143.Y=1;
force uut.EX_stage_inst.alu_inst.U143.A=0;
force uut.EX_stage_inst.alu_inst.U144.Y=0;
force uut.EX_stage_inst.alu_inst.U144.A=1;
force uut.EX_stage_inst.alu_inst.U144.B=1;
force uut.EX_stage_inst.alu_inst.U144.B=0;
force uut.EX_stage_inst.alu_inst.U144.A=0;
force uut.EX_stage_inst.alu_inst.U144.Y=1;
force uut.EX_stage_inst.alu_inst.U145.Y=0;
force uut.EX_stage_inst.alu_inst.U145.A=1;
force uut.EX_stage_inst.alu_inst.U145.Y=1;
force uut.EX_stage_inst.alu_inst.U145.A=0;
force uut.EX_stage_inst.alu_inst.U146.Y=0;
force uut.EX_stage_inst.alu_inst.U146.A=1;
force uut.EX_stage_inst.alu_inst.U146.Y=1;
force uut.EX_stage_inst.alu_inst.U146.A=0;
force uut.EX_stage_inst.alu_inst.U147.Y=0;
force uut.EX_stage_inst.alu_inst.U147.A=1;
force uut.EX_stage_inst.alu_inst.U147.Y=1;
force uut.EX_stage_inst.alu_inst.U147.A=0;
force uut.EX_stage_inst.alu_inst.U151.Y=0;
force uut.EX_stage_inst.alu_inst.U151.A=1;
force uut.EX_stage_inst.alu_inst.U151.B=1;
force uut.EX_stage_inst.alu_inst.U151.B=0;
force uut.EX_stage_inst.alu_inst.U151.A=0;
force uut.EX_stage_inst.alu_inst.U151.Y=1;
force uut.EX_stage_inst.alu_inst.U153.Y=0;
force uut.EX_stage_inst.alu_inst.U153.D=1;
force uut.EX_stage_inst.alu_inst.U153.C=1;
force uut.EX_stage_inst.alu_inst.U153.B=1;
force uut.EX_stage_inst.alu_inst.U153.A=1;
force uut.EX_stage_inst.alu_inst.U153.Y=1;
force uut.EX_stage_inst.alu_inst.U153.A=0;
force uut.EX_stage_inst.alu_inst.U153.B=0;
force uut.EX_stage_inst.alu_inst.U153.C=0;
force uut.EX_stage_inst.alu_inst.U153.D=0;
force uut.EX_stage_inst.alu_inst.U154.Y=0;
force uut.EX_stage_inst.alu_inst.U154.B=1;
force uut.EX_stage_inst.alu_inst.U154.A=1;
force uut.EX_stage_inst.alu_inst.U154.Y=1;
force uut.EX_stage_inst.alu_inst.U154.A=0;
force uut.EX_stage_inst.alu_inst.U154.B=0;
force uut.EX_stage_inst.alu_inst.U155.Y=0;
force uut.EX_stage_inst.alu_inst.U155.B=1;
force uut.EX_stage_inst.alu_inst.U155.A=1;
force uut.EX_stage_inst.alu_inst.U155.Y=1;
force uut.EX_stage_inst.alu_inst.U155.A=0;
force uut.EX_stage_inst.alu_inst.U155.B=0;
force uut.EX_stage_inst.alu_inst.U156.Y=0;
force uut.EX_stage_inst.alu_inst.U156.B=1;
force uut.EX_stage_inst.alu_inst.U156.A=1;
force uut.EX_stage_inst.alu_inst.U156.Y=1;
force uut.EX_stage_inst.alu_inst.U156.A=0;
force uut.EX_stage_inst.alu_inst.U156.B=0;
force uut.EX_stage_inst.alu_inst.U157.Y=0;
force uut.EX_stage_inst.alu_inst.U157.B=1;
force uut.EX_stage_inst.alu_inst.U157.AN=0;
force uut.EX_stage_inst.alu_inst.U157.Y=1;
force uut.EX_stage_inst.alu_inst.U157.AN=1;
force uut.EX_stage_inst.alu_inst.U157.B=0;
force uut.EX_stage_inst.alu_inst.U159.A0=0;
force uut.EX_stage_inst.alu_inst.U159.A1=0;
force uut.EX_stage_inst.alu_inst.U261.B1=0;
force uut.EX_stage_inst.alu_inst.U261.B0=1;
force uut.EX_stage_inst.alu_inst.U261.B1=1;
force uut.EX_stage_inst.alu_inst.U261.B0=0;
force uut.EX_stage_inst.alu_inst.U261.A1=0;
force uut.EX_stage_inst.alu_inst.U261.A0=1;
force uut.EX_stage_inst.alu_inst.U261.A1=1;
force uut.EX_stage_inst.alu_inst.U261.A0=0;
force uut.EX_stage_inst.alu_inst.U261.Y=0;
force uut.EX_stage_inst.alu_inst.U159.C0=0;
force uut.EX_stage_inst.alu_inst.U159.B0=0;
force uut.EX_stage_inst.alu_inst.U159.Y=1;
force uut.EX_stage_inst.alu_inst.U159.Y=0;
force uut.EX_stage_inst.alu_inst.U159.B0=1;
force uut.EX_stage_inst.alu_inst.U159.C0=1;
force uut.EX_stage_inst.alu_inst.U261.Y=1;
force uut.EX_stage_inst.alu_inst.U159.A1=1;
force uut.EX_stage_inst.alu_inst.U159.A0=1;
force uut.EX_stage_inst.alu_inst.U160.Y=0;
force uut.EX_stage_inst.alu_inst.U160.A=1;
force uut.EX_stage_inst.alu_inst.U160.B=1;
force uut.EX_stage_inst.alu_inst.U160.B=0;
force uut.EX_stage_inst.alu_inst.U160.A=0;
force uut.EX_stage_inst.alu_inst.U160.Y=1;
force uut.EX_stage_inst.alu_inst.U162.A0=0;
force uut.EX_stage_inst.alu_inst.U162.A1=0;
force uut.EX_stage_inst.alu_inst.U162.A2=0;
force uut.EX_stage_inst.alu_inst.U162.Y=1;
force uut.EX_stage_inst.alu_inst.U162.Y=0;
force uut.EX_stage_inst.alu_inst.U162.B1=1;
force uut.EX_stage_inst.alu_inst.U162.B0=1;
force uut.EX_stage_inst.alu_inst.U162.B0=0;
force uut.EX_stage_inst.alu_inst.U162.B1=0;
force uut.EX_stage_inst.alu_inst.U162.A2=1;
force uut.EX_stage_inst.alu_inst.U162.A1=1;
force uut.EX_stage_inst.alu_inst.U162.A0=1;
force uut.EX_stage_inst.alu_inst.U163.A0=0;
force uut.EX_stage_inst.alu_inst.U294.B1=1;
force uut.EX_stage_inst.alu_inst.U294.B0=1;
force uut.EX_stage_inst.alu_inst.U294.B0=0;
force uut.EX_stage_inst.alu_inst.U294.B1=0;
force uut.EX_stage_inst.alu_inst.U294.A1N=0;
force uut.EX_stage_inst.alu_inst.U294.A0N=1;
force uut.EX_stage_inst.alu_inst.U294.A1N=1;
force uut.EX_stage_inst.alu_inst.U294.A0N=0;
force uut.EX_stage_inst.alu_inst.U163.C0=1;
force uut.EX_stage_inst.alu_inst.U294.Y=1;
force uut.EX_stage_inst.alu_inst.U163.B0=1;
force uut.EX_stage_inst.alu_inst.U163.Y=1;
force uut.EX_stage_inst.alu_inst.U163.B0=0;
force uut.EX_stage_inst.alu_inst.U163.C0=0;
force uut.EX_stage_inst.alu_inst.U294.Y=0;
force uut.EX_stage_inst.alu_inst.U163.Y=0;
force uut.EX_stage_inst.alu_inst.U163.A1=0;
force uut.EX_stage_inst.alu_inst.U163.A0=1;
force uut.EX_stage_inst.alu_inst.U163.A1=1;
force uut.EX_stage_inst.alu_inst.U164.Y=0;
force uut.EX_stage_inst.alu_inst.U164.B=1;
force uut.EX_stage_inst.alu_inst.U164.A=1;
force uut.EX_stage_inst.alu_inst.U164.Y=1;
force uut.EX_stage_inst.alu_inst.U164.A=0;
force uut.EX_stage_inst.alu_inst.U164.B=0;
force uut.EX_stage_inst.alu_inst.U167.Y=0;
force uut.EX_stage_inst.alu_inst.U167.A=1;
force uut.EX_stage_inst.alu_inst.U167.Y=1;
force uut.EX_stage_inst.alu_inst.U167.A=0;
force uut.EX_stage_inst.alu_inst.U169.A0=0;
force uut.EX_stage_inst.alu_inst.U308.B1=1;
force uut.EX_stage_inst.alu_inst.U308.B0=1;
force uut.EX_stage_inst.alu_inst.U308.B0=0;
force uut.EX_stage_inst.alu_inst.U308.B1=0;
force uut.EX_stage_inst.alu_inst.U308.A1N=0;
force uut.EX_stage_inst.alu_inst.U308.A0N=1;
force uut.EX_stage_inst.alu_inst.U308.A1N=1;
force uut.EX_stage_inst.alu_inst.U308.A0N=0;
force uut.EX_stage_inst.alu_inst.U169.C0=1;
force uut.EX_stage_inst.alu_inst.U308.Y=1;
force uut.EX_stage_inst.alu_inst.U169.B0=1;
force uut.EX_stage_inst.alu_inst.U169.Y=1;
force uut.EX_stage_inst.alu_inst.U169.B0=0;
force uut.EX_stage_inst.alu_inst.U169.C0=0;
force uut.EX_stage_inst.alu_inst.U308.Y=0;
force uut.EX_stage_inst.alu_inst.U169.Y=0;
force uut.EX_stage_inst.alu_inst.U169.A1=0;
force uut.EX_stage_inst.alu_inst.U169.A0=1;
force uut.EX_stage_inst.alu_inst.U169.A1=1;
force uut.EX_stage_inst.alu_inst.U170.Y=0;
force uut.EX_stage_inst.alu_inst.U170.B=1;
force uut.EX_stage_inst.alu_inst.U170.A=1;
force uut.EX_stage_inst.alu_inst.U170.Y=1;
force uut.EX_stage_inst.alu_inst.U170.A=0;
force uut.EX_stage_inst.alu_inst.U170.B=0;
force uut.EX_stage_inst.alu_inst.U171.Y=0;
force uut.EX_stage_inst.alu_inst.U171.A=1;
force uut.EX_stage_inst.alu_inst.U171.B=1;
force uut.EX_stage_inst.alu_inst.U171.B=0;
force uut.EX_stage_inst.alu_inst.U171.A=0;
force uut.EX_stage_inst.alu_inst.U171.Y=1;
force uut.EX_stage_inst.alu_inst.U172.Y=0;
force uut.EX_stage_inst.alu_inst.U172.B=1;
force uut.EX_stage_inst.alu_inst.U172.A=1;
force uut.EX_stage_inst.alu_inst.U172.Y=1;
force uut.EX_stage_inst.alu_inst.U172.A=0;
force uut.EX_stage_inst.alu_inst.U172.B=0;
force uut.EX_stage_inst.alu_inst.U174.Y=0;
force uut.EX_stage_inst.alu_inst.U174.A=1;
force uut.EX_stage_inst.alu_inst.U174.Y=1;
force uut.EX_stage_inst.alu_inst.U174.A=0;
force uut.EX_stage_inst.alu_inst.U175.Y=0;
force uut.EX_stage_inst.alu_inst.U175.A=1;
force uut.EX_stage_inst.alu_inst.U175.Y=1;
force uut.EX_stage_inst.alu_inst.U175.A=0;
force uut.EX_stage_inst.alu_inst.U176.Y=0;
force uut.EX_stage_inst.alu_inst.U176.B=1;
force uut.EX_stage_inst.alu_inst.U176.A=1;
force uut.EX_stage_inst.alu_inst.U176.Y=1;
force uut.EX_stage_inst.alu_inst.U176.A=0;
force uut.EX_stage_inst.alu_inst.U176.B=0;
force uut.EX_stage_inst.alu_inst.U177.Y=0;
force uut.EX_stage_inst.alu_inst.U177.A=1;
force uut.EX_stage_inst.alu_inst.U177.B=1;
force uut.EX_stage_inst.alu_inst.U177.C=1;
force uut.EX_stage_inst.alu_inst.U322.Y=1;
force uut.EX_stage_inst.alu_inst.U322.B1=0;
force uut.EX_stage_inst.alu_inst.U322.B0=1;
force uut.EX_stage_inst.alu_inst.U322.B1=1;
force uut.EX_stage_inst.alu_inst.U322.B0=0;
force uut.EX_stage_inst.alu_inst.U322.A1=0;
force uut.EX_stage_inst.alu_inst.U322.A0=1;
force uut.EX_stage_inst.alu_inst.U322.A1=1;
force uut.EX_stage_inst.alu_inst.U322.A0=0;
force uut.EX_stage_inst.alu_inst.U322.Y=0;
force uut.EX_stage_inst.alu_inst.U177.C=0;
force uut.EX_stage_inst.alu_inst.U177.B=0;
force uut.EX_stage_inst.alu_inst.U177.A=0;
force uut.EX_stage_inst.alu_inst.U177.Y=1;
force uut.EX_stage_inst.alu_inst.U178.Y=0;
force uut.EX_stage_inst.alu_inst.U178.A=1;
force uut.EX_stage_inst.alu_inst.U178.B=1;
force uut.EX_stage_inst.alu_inst.U178.B=0;
force uut.EX_stage_inst.alu_inst.U178.A=0;
force uut.EX_stage_inst.alu_inst.U178.Y=1;
force uut.EX_stage_inst.alu_inst.U179.Y=0;
force uut.EX_stage_inst.alu_inst.U179.A=1;
force uut.EX_stage_inst.alu_inst.U179.B=1;
force uut.EX_stage_inst.alu_inst.U179.B=0;
force uut.EX_stage_inst.alu_inst.U179.A=0;
force uut.EX_stage_inst.alu_inst.U179.Y=1;
force uut.EX_stage_inst.alu_inst.U182.Y=0;
force uut.EX_stage_inst.alu_inst.U182.A=1;
force uut.EX_stage_inst.alu_inst.U182.Y=1;
force uut.EX_stage_inst.alu_inst.U182.A=0;
force uut.EX_stage_inst.alu_inst.U183.Y=0;
force uut.EX_stage_inst.alu_inst.U183.A=1;
force uut.EX_stage_inst.alu_inst.U183.B=1;
force uut.EX_stage_inst.alu_inst.U282.Y=1;
force uut.EX_stage_inst.alu_inst.U282.B1=0;
force uut.EX_stage_inst.alu_inst.U282.B0=1;
force uut.EX_stage_inst.alu_inst.U282.B1=1;
force uut.EX_stage_inst.alu_inst.U282.B0=0;
force uut.EX_stage_inst.alu_inst.U282.A1=0;
force uut.EX_stage_inst.alu_inst.U282.A0=1;
force uut.EX_stage_inst.alu_inst.U282.A1=1;
force uut.EX_stage_inst.alu_inst.U282.A0=0;
force uut.EX_stage_inst.alu_inst.U282.Y=0;
force uut.EX_stage_inst.alu_inst.U183.B=0;
force uut.EX_stage_inst.alu_inst.U183.A=0;
force uut.EX_stage_inst.alu_inst.U183.Y=1;
force uut.EX_stage_inst.alu_inst.U184.Y=0;
force uut.EX_stage_inst.alu_inst.U184.A=1;
force uut.EX_stage_inst.alu_inst.U184.Y=1;
force uut.EX_stage_inst.alu_inst.U184.A=0;
force uut.EX_stage_inst.alu_inst.U185.Y=0;
force uut.EX_stage_inst.alu_inst.U185.A=1;
force uut.EX_stage_inst.alu_inst.U185.B=1;
force uut.EX_stage_inst.alu_inst.U185.B=0;
force uut.EX_stage_inst.alu_inst.U185.A=0;
force uut.EX_stage_inst.alu_inst.U185.Y=1;
force uut.EX_stage_inst.alu_inst.U186.Y=0;
force uut.EX_stage_inst.alu_inst.U186.B=1;
force uut.EX_stage_inst.alu_inst.U186.A=1;
force uut.EX_stage_inst.alu_inst.U186.Y=1;
force uut.EX_stage_inst.alu_inst.U186.A=0;
force uut.EX_stage_inst.alu_inst.U186.B=0;
force uut.EX_stage_inst.alu_inst.U187.A0=0;
force uut.EX_stage_inst.alu_inst.U187.A1=0;
force uut.EX_stage_inst.alu_inst.U339.B1=0;
force uut.EX_stage_inst.alu_inst.U339.B0=1;
force uut.EX_stage_inst.alu_inst.U339.B1=1;
force uut.EX_stage_inst.alu_inst.U339.B0=0;
force uut.EX_stage_inst.alu_inst.U339.A1=0;
force uut.EX_stage_inst.alu_inst.U339.A0=1;
force uut.EX_stage_inst.alu_inst.U339.A1=1;
force uut.EX_stage_inst.alu_inst.U339.A0=0;
force uut.EX_stage_inst.alu_inst.U339.Y=0;
force uut.EX_stage_inst.alu_inst.U187.C0=0;
force uut.EX_stage_inst.alu_inst.U187.B0=0;
force uut.EX_stage_inst.alu_inst.U187.Y=1;
force uut.EX_stage_inst.alu_inst.U187.Y=0;
force uut.EX_stage_inst.alu_inst.U187.B0=1;
force uut.EX_stage_inst.alu_inst.U187.C0=1;
force uut.EX_stage_inst.alu_inst.U339.Y=1;
force uut.EX_stage_inst.alu_inst.U187.A1=1;
force uut.EX_stage_inst.alu_inst.U187.A0=1;
force uut.EX_stage_inst.alu_inst.U188.Y=0;
force uut.EX_stage_inst.alu_inst.U188.A=1;
force uut.EX_stage_inst.alu_inst.U188.Y=1;
force uut.EX_stage_inst.alu_inst.U188.A=0;
force uut.EX_stage_inst.alu_inst.U190.A0=0;
force uut.EX_stage_inst.alu_inst.U190.A1=0;
force uut.EX_stage_inst.alu_inst.U286.B1=0;
force uut.EX_stage_inst.alu_inst.U286.B0=1;
force uut.EX_stage_inst.alu_inst.U286.B1=1;
force uut.EX_stage_inst.alu_inst.U286.B0=0;
force uut.EX_stage_inst.alu_inst.U286.A1=0;
force uut.EX_stage_inst.alu_inst.U286.A0=1;
force uut.EX_stage_inst.alu_inst.U286.A1=1;
force uut.EX_stage_inst.alu_inst.U286.A0=0;
force uut.EX_stage_inst.alu_inst.U286.Y=0;
force uut.EX_stage_inst.alu_inst.U190.C0=0;
force uut.EX_stage_inst.alu_inst.U190.B0=0;
force uut.EX_stage_inst.alu_inst.U190.Y=1;
force uut.EX_stage_inst.alu_inst.U190.Y=0;
force uut.EX_stage_inst.alu_inst.U190.B0=1;
force uut.EX_stage_inst.alu_inst.U190.C0=1;
force uut.EX_stage_inst.alu_inst.U286.Y=1;
force uut.EX_stage_inst.alu_inst.U190.A1=1;
force uut.EX_stage_inst.alu_inst.U190.A0=1;
force uut.EX_stage_inst.alu_inst.U191.Y=0;
force uut.EX_stage_inst.alu_inst.U191.A=1;
force uut.EX_stage_inst.alu_inst.U191.B=1;
force uut.EX_stage_inst.alu_inst.U191.B=0;
force uut.EX_stage_inst.alu_inst.U191.A=0;
force uut.EX_stage_inst.alu_inst.U191.Y=1;
force uut.EX_stage_inst.alu_inst.U192.A0=0;
force uut.EX_stage_inst.alu_inst.U284.B1=1;
force uut.EX_stage_inst.alu_inst.U284.B0=1;
force uut.EX_stage_inst.alu_inst.U284.B0=0;
force uut.EX_stage_inst.alu_inst.U284.B1=0;
force uut.EX_stage_inst.alu_inst.U284.A1N=0;
force uut.EX_stage_inst.alu_inst.U284.A0N=1;
force uut.EX_stage_inst.alu_inst.U284.A1N=1;
force uut.EX_stage_inst.alu_inst.U284.A0N=0;
force uut.EX_stage_inst.alu_inst.U193.B=1;
force uut.EX_stage_inst.alu_inst.U193.A=1;
force uut.EX_stage_inst.alu_inst.U193.Y=1;
force uut.EX_stage_inst.alu_inst.U193.A=0;
force uut.EX_stage_inst.alu_inst.U193.B=0;
force uut.EX_stage_inst.alu_inst.U192.C0=1;
force uut.EX_stage_inst.alu_inst.U284.Y=1;
force uut.EX_stage_inst.alu_inst.U192.B0=1;
force uut.EX_stage_inst.alu_inst.U192.Y=1;
force uut.EX_stage_inst.alu_inst.U192.B0=0;
force uut.EX_stage_inst.alu_inst.U192.C0=0;
force uut.EX_stage_inst.alu_inst.U284.Y=0;
force uut.EX_stage_inst.alu_inst.U193.Y=0;
force uut.EX_stage_inst.alu_inst.U192.Y=0;
force uut.EX_stage_inst.alu_inst.U192.A1=0;
force uut.EX_stage_inst.alu_inst.U192.A0=1;
force uut.EX_stage_inst.alu_inst.U192.A1=1;
force uut.EX_stage_inst.alu_inst.U194.Y=0;
force uut.EX_stage_inst.alu_inst.U194.A=1;
force uut.EX_stage_inst.alu_inst.U194.Y=1;
force uut.EX_stage_inst.alu_inst.U194.A=0;
force uut.EX_stage_inst.alu_inst.U195.Y=0;
force uut.EX_stage_inst.alu_inst.U195.A=1;
force uut.EX_stage_inst.alu_inst.U195.Y=1;
force uut.EX_stage_inst.alu_inst.U195.A=0;
force uut.EX_stage_inst.alu_inst.U197.Y=0;
force uut.EX_stage_inst.alu_inst.U197.A=1;
force uut.EX_stage_inst.alu_inst.U197.B=1;
force uut.EX_stage_inst.alu_inst.U197.B=0;
force uut.EX_stage_inst.alu_inst.U197.A=0;
force uut.EX_stage_inst.alu_inst.U197.Y=1;
force uut.EX_stage_inst.alu_inst.U198.A0=0;
force uut.EX_stage_inst.alu_inst.U198.A1=0;
force uut.EX_stage_inst.alu_inst.U273.B0=1;
force uut.EX_stage_inst.alu_inst.U273.A1=0;
force uut.EX_stage_inst.alu_inst.U273.A0=1;
force uut.EX_stage_inst.alu_inst.U273.A1=1;
force uut.EX_stage_inst.alu_inst.U273.A0=0;
force uut.EX_stage_inst.alu_inst.U273.Y=0;
force uut.EX_stage_inst.alu_inst.U198.B0=0;
force uut.EX_stage_inst.alu_inst.U198.Y=1;
force uut.EX_stage_inst.alu_inst.U198.Y=0;
force uut.EX_stage_inst.alu_inst.U198.B0=1;
force uut.EX_stage_inst.alu_inst.U273.Y=1;
force uut.EX_stage_inst.alu_inst.U273.B0=0;
force uut.EX_stage_inst.alu_inst.U198.A1=1;
force uut.EX_stage_inst.alu_inst.U198.A0=1;
force uut.EX_stage_inst.alu_inst.U199.Y=0;
force uut.EX_stage_inst.alu_inst.U199.B=1;
force uut.EX_stage_inst.alu_inst.U199.A=1;
force uut.EX_stage_inst.alu_inst.U199.Y=1;
force uut.EX_stage_inst.alu_inst.U199.A=0;
force uut.EX_stage_inst.alu_inst.U199.B=0;
force uut.EX_stage_inst.alu_inst.U200.Y=0;
force uut.EX_stage_inst.alu_inst.U200.A=1;
force uut.EX_stage_inst.alu_inst.U200.Y=1;
force uut.EX_stage_inst.alu_inst.U200.A=0;
force uut.EX_stage_inst.alu_inst.U201.Y=0;
force uut.EX_stage_inst.alu_inst.U201.A=1;
force uut.EX_stage_inst.alu_inst.U201.Y=1;
force uut.EX_stage_inst.alu_inst.U201.A=0;
force uut.EX_stage_inst.alu_inst.U202.Y=0;
force uut.EX_stage_inst.alu_inst.U202.A=1;
force uut.EX_stage_inst.alu_inst.U202.Y=1;
force uut.EX_stage_inst.alu_inst.U202.A=0;
force uut.EX_stage_inst.alu_inst.U203.Y=0;
force uut.EX_stage_inst.alu_inst.U203.A=1;
force uut.EX_stage_inst.alu_inst.U203.Y=1;
force uut.EX_stage_inst.alu_inst.U203.A=0;
force uut.EX_stage_inst.alu_inst.U204.Y=0;
force uut.EX_stage_inst.alu_inst.U204.A=1;
force uut.EX_stage_inst.alu_inst.U204.Y=1;
force uut.EX_stage_inst.alu_inst.U204.A=0;
force uut.EX_stage_inst.alu_inst.U205.Y=0;
force uut.EX_stage_inst.alu_inst.U205.A=1;
force uut.EX_stage_inst.alu_inst.U205.B=1;
force uut.EX_stage_inst.alu_inst.U205.C=1;
force uut.EX_stage_inst.alu_inst.U205.C=0;
force uut.EX_stage_inst.alu_inst.U205.B=0;
force uut.EX_stage_inst.alu_inst.U205.A=0;
force uut.EX_stage_inst.alu_inst.U205.Y=1;
force uut.EX_stage_inst.alu_inst.U207.Y=0;
force uut.EX_stage_inst.alu_inst.U207.A=1;
force uut.EX_stage_inst.alu_inst.U207.Y=1;
force uut.EX_stage_inst.alu_inst.U207.A=0;
force uut.EX_stage_inst.alu_inst.U208.Y=0;
force uut.EX_stage_inst.alu_inst.U208.A=1;
force uut.EX_stage_inst.alu_inst.U208.B=1;
force uut.EX_stage_inst.alu_inst.U208.B=0;
force uut.EX_stage_inst.alu_inst.U208.A=0;
force uut.EX_stage_inst.alu_inst.U208.Y=1;
force uut.EX_stage_inst.alu_inst.U209.Y=0;
force uut.EX_stage_inst.alu_inst.U209.C=1;
force uut.EX_stage_inst.alu_inst.U209.B=1;
force uut.EX_stage_inst.alu_inst.U209.A=1;
force uut.EX_stage_inst.alu_inst.U209.Y=1;
force uut.EX_stage_inst.alu_inst.U209.A=0;
force uut.EX_stage_inst.alu_inst.U209.B=0;
force uut.EX_stage_inst.alu_inst.U209.C=0;
force uut.EX_stage_inst.alu_inst.U210.A0=0;
force uut.EX_stage_inst.alu_inst.U210.A1=0;
force uut.EX_stage_inst.alu_inst.U268.B1=0;
force uut.EX_stage_inst.alu_inst.U268.B0=1;
force uut.EX_stage_inst.alu_inst.U268.B1=1;
force uut.EX_stage_inst.alu_inst.U268.B0=0;
force uut.EX_stage_inst.alu_inst.U268.A1=0;
force uut.EX_stage_inst.alu_inst.U268.A0=1;
force uut.EX_stage_inst.alu_inst.U268.A1=1;
force uut.EX_stage_inst.alu_inst.U268.A0=0;
force uut.EX_stage_inst.alu_inst.U214.B=0;
force uut.EX_stage_inst.alu_inst.U214.A=0;
force uut.EX_stage_inst.alu_inst.U268.Y=0;
force uut.EX_stage_inst.alu_inst.U210.C0=0;
force uut.EX_stage_inst.alu_inst.U214.Y=0;
force uut.EX_stage_inst.alu_inst.U214.A=1;
force uut.EX_stage_inst.alu_inst.U214.B=1;
force uut.EX_stage_inst.alu_inst.U210.B0=0;
force uut.EX_stage_inst.alu_inst.U210.Y=1;
force uut.EX_stage_inst.alu_inst.U210.Y=0;
force uut.EX_stage_inst.alu_inst.U210.B0=1;
force uut.EX_stage_inst.alu_inst.U210.C0=1;
force uut.EX_stage_inst.alu_inst.U214.Y=1;
force uut.EX_stage_inst.alu_inst.U268.Y=1;
force uut.EX_stage_inst.alu_inst.U210.A1=1;
force uut.EX_stage_inst.alu_inst.U210.A0=1;
force uut.EX_stage_inst.alu_inst.U211.Y=0;
force uut.EX_stage_inst.alu_inst.U211.A=1;
force uut.EX_stage_inst.alu_inst.U211.Y=1;
force uut.EX_stage_inst.alu_inst.U211.A=0;
force uut.EX_stage_inst.alu_inst.U212.Y=0;
force uut.EX_stage_inst.alu_inst.U212.A=1;
force uut.EX_stage_inst.alu_inst.U212.Y=1;
force uut.EX_stage_inst.alu_inst.U212.A=0;
force uut.EX_stage_inst.alu_inst.U213.Y=0;
force uut.EX_stage_inst.alu_inst.U213.A=1;
force uut.EX_stage_inst.alu_inst.U213.Y=1;
force uut.EX_stage_inst.alu_inst.U213.A=0;
force uut.EX_stage_inst.alu_inst.U215.Y=0;
force uut.EX_stage_inst.alu_inst.U215.A=1;
force uut.EX_stage_inst.alu_inst.U215.Y=1;
force uut.EX_stage_inst.alu_inst.U215.A=0;
force uut.EX_stage_inst.alu_inst.U216.Y=0;
force uut.EX_stage_inst.alu_inst.U216.A=1;
force uut.EX_stage_inst.alu_inst.U216.Y=1;
force uut.EX_stage_inst.alu_inst.U216.A=0;
force uut.EX_stage_inst.alu_inst.U217.Y=0;
force uut.EX_stage_inst.alu_inst.U217.A=1;
force uut.EX_stage_inst.alu_inst.U217.Y=1;
force uut.EX_stage_inst.alu_inst.U217.A=0;
force uut.EX_stage_inst.alu_inst.U218.Y=0;
force uut.EX_stage_inst.alu_inst.U218.A=1;
force uut.EX_stage_inst.alu_inst.U218.B=1;
force uut.EX_stage_inst.alu_inst.U218.B=0;
force uut.EX_stage_inst.alu_inst.U218.A=0;
force uut.EX_stage_inst.alu_inst.U218.Y=1;
force uut.EX_stage_inst.alu_inst.U219.Y=0;
force uut.EX_stage_inst.alu_inst.U219.A=1;
force uut.EX_stage_inst.alu_inst.U219.Y=1;
force uut.EX_stage_inst.alu_inst.U219.A=0;
force uut.EX_stage_inst.alu_inst.U220.Y=0;
force uut.EX_stage_inst.alu_inst.U220.A=1;
force uut.EX_stage_inst.alu_inst.U220.Y=1;
force uut.EX_stage_inst.alu_inst.U220.A=0;
force uut.EX_stage_inst.alu_inst.U221.Y=0;
force uut.EX_stage_inst.alu_inst.U221.A=1;
force uut.EX_stage_inst.alu_inst.U221.Y=1;
force uut.EX_stage_inst.alu_inst.U221.A=0;
force uut.EX_stage_inst.alu_inst.U222.A0=0;
force uut.EX_stage_inst.alu_inst.U222.A1=0;
force uut.EX_stage_inst.alu_inst.U330.Y=0;
force uut.EX_stage_inst.alu_inst.U330.A1=0;
force uut.EX_stage_inst.alu_inst.U330.A0=1;
force uut.EX_stage_inst.alu_inst.U330.A1=1;
force uut.EX_stage_inst.alu_inst.U330.A0=0;
force uut.EX_stage_inst.alu_inst.U223.B=0;
force uut.EX_stage_inst.alu_inst.U223.A=0;
force uut.EX_stage_inst.alu_inst.U223.Y=0;
force uut.EX_stage_inst.alu_inst.U223.A=1;
force uut.EX_stage_inst.alu_inst.U223.B=1;
force uut.EX_stage_inst.alu_inst.U222.C0=0;
force uut.EX_stage_inst.alu_inst.U222.B0=0;
force uut.EX_stage_inst.alu_inst.U222.Y=1;
force uut.EX_stage_inst.alu_inst.U330.B0=1;
force uut.EX_stage_inst.alu_inst.U330.Y=1;
force uut.EX_stage_inst.alu_inst.U330.B0=0;
force uut.EX_stage_inst.alu_inst.U222.Y=0;
force uut.EX_stage_inst.alu_inst.U222.B0=1;
force uut.EX_stage_inst.alu_inst.U222.C0=1;
force uut.EX_stage_inst.alu_inst.U223.Y=1;
force uut.EX_stage_inst.alu_inst.U222.A1=1;
force uut.EX_stage_inst.alu_inst.U222.A0=1;
force uut.EX_stage_inst.alu_inst.U224.Y=0;
force uut.EX_stage_inst.alu_inst.U224.A=1;
force uut.EX_stage_inst.alu_inst.U224.Y=1;
force uut.EX_stage_inst.alu_inst.U224.A=0;
force uut.EX_stage_inst.alu_inst.U225.Y=0;
force uut.EX_stage_inst.alu_inst.U225.A=1;
force uut.EX_stage_inst.alu_inst.U225.Y=1;
force uut.EX_stage_inst.alu_inst.U225.A=0;
force uut.EX_stage_inst.alu_inst.U226.Y=0;
force uut.EX_stage_inst.alu_inst.U226.A=1;
force uut.EX_stage_inst.alu_inst.U226.B=1;
force uut.EX_stage_inst.alu_inst.U226.B=0;
force uut.EX_stage_inst.alu_inst.U226.A=0;
force uut.EX_stage_inst.alu_inst.U226.Y=1;
force uut.EX_stage_inst.alu_inst.U227.Y=0;
force uut.EX_stage_inst.alu_inst.U227.A=1;
force uut.EX_stage_inst.alu_inst.U227.Y=1;
force uut.EX_stage_inst.alu_inst.U227.A=0;
force uut.EX_stage_inst.alu_inst.U228.Y=0;
force uut.EX_stage_inst.alu_inst.U228.B=1;
force uut.EX_stage_inst.alu_inst.U228.A=1;
force uut.EX_stage_inst.alu_inst.U228.Y=1;
force uut.EX_stage_inst.alu_inst.U228.A=0;
force uut.EX_stage_inst.alu_inst.U228.B=0;
force uut.EX_stage_inst.alu_inst.U229.Y=0;
force uut.EX_stage_inst.alu_inst.U229.A=1;
force uut.EX_stage_inst.alu_inst.U229.B=1;
force uut.EX_stage_inst.alu_inst.U229.B=0;
force uut.EX_stage_inst.alu_inst.U229.A=0;
force uut.EX_stage_inst.alu_inst.U229.Y=1;
force uut.EX_stage_inst.alu_inst.U230.Y=0;
force uut.EX_stage_inst.alu_inst.U230.A=1;
force uut.EX_stage_inst.alu_inst.U230.Y=1;
force uut.EX_stage_inst.alu_inst.U230.A=0;
force uut.EX_stage_inst.alu_inst.U231.Y=0;
force uut.EX_stage_inst.alu_inst.U231.A=1;
force uut.EX_stage_inst.alu_inst.U231.Y=1;
force uut.EX_stage_inst.alu_inst.U231.A=0;
force uut.EX_stage_inst.alu_inst.U232.Y=0;
force uut.EX_stage_inst.alu_inst.U232.B=1;
force uut.EX_stage_inst.alu_inst.U232.A=1;
force uut.EX_stage_inst.alu_inst.U232.Y=1;
force uut.EX_stage_inst.alu_inst.U232.A=0;
force uut.EX_stage_inst.alu_inst.U232.B=0;
force uut.EX_stage_inst.alu_inst.U233.Y=0;
force uut.EX_stage_inst.alu_inst.U233.A=1;
force uut.EX_stage_inst.alu_inst.U233.B=1;
force uut.EX_stage_inst.alu_inst.U233.B=0;
force uut.EX_stage_inst.alu_inst.U233.A=0;
force uut.EX_stage_inst.alu_inst.U233.Y=1;
force uut.EX_stage_inst.alu_inst.U234.Y=0;
force uut.EX_stage_inst.alu_inst.U234.B=1;
force uut.EX_stage_inst.alu_inst.U234.A=1;
force uut.EX_stage_inst.alu_inst.U234.Y=1;
force uut.EX_stage_inst.alu_inst.U234.A=0;
force uut.EX_stage_inst.alu_inst.U234.B=0;
force uut.EX_stage_inst.alu_inst.U235.Y=0;
force uut.EX_stage_inst.alu_inst.U235.A=1;
force uut.EX_stage_inst.alu_inst.U235.Y=1;
force uut.EX_stage_inst.alu_inst.U235.A=0;
force uut.EX_stage_inst.alu_inst.U249.Y=0;
force uut.EX_stage_inst.alu_inst.U249.B=1;
force uut.EX_stage_inst.alu_inst.U249.A=1;
force uut.EX_stage_inst.alu_inst.U249.Y=1;
force uut.EX_stage_inst.alu_inst.U249.A=0;
force uut.EX_stage_inst.alu_inst.U249.B=0;
force uut.EX_stage_inst.alu_inst.U252.A0=0;
force uut.EX_stage_inst.alu_inst.U252.A1=0;
force uut.EX_stage_inst.alu_inst.U252.B0=0;
force uut.EX_stage_inst.alu_inst.U252.Y=1;
force uut.EX_stage_inst.alu_inst.U252.Y=0;
force uut.EX_stage_inst.alu_inst.U252.B0=1;
force uut.EX_stage_inst.alu_inst.U252.A1=1;
force uut.EX_stage_inst.alu_inst.U252.A0=1;
force uut.EX_stage_inst.alu_inst.U256.Y=0;
force uut.EX_stage_inst.alu_inst.U256.B=1;
force uut.EX_stage_inst.alu_inst.U256.A=1;
force uut.EX_stage_inst.alu_inst.U256.Y=1;
force uut.EX_stage_inst.alu_inst.U256.A=0;
force uut.EX_stage_inst.alu_inst.U256.B=0;
force uut.EX_stage_inst.alu_inst.U257.Y=0;
force uut.EX_stage_inst.alu_inst.U257.A=1;
force uut.EX_stage_inst.alu_inst.U257.Y=1;
force uut.EX_stage_inst.alu_inst.U257.A=0;
force uut.EX_stage_inst.alu_inst.U258.Y=0;
force uut.EX_stage_inst.alu_inst.U258.C=1;
force uut.EX_stage_inst.alu_inst.U258.B=1;
force uut.EX_stage_inst.alu_inst.U258.A=1;
force uut.EX_stage_inst.alu_inst.U258.Y=1;
force uut.EX_stage_inst.alu_inst.U258.A=0;
force uut.EX_stage_inst.alu_inst.U258.B=0;
force uut.EX_stage_inst.alu_inst.U258.C=0;
force uut.EX_stage_inst.alu_inst.U259.Y=0;
force uut.EX_stage_inst.alu_inst.U259.B=1;
force uut.EX_stage_inst.alu_inst.U259.A=1;
force uut.EX_stage_inst.alu_inst.U259.Y=1;
force uut.EX_stage_inst.alu_inst.U259.A=0;
force uut.EX_stage_inst.alu_inst.U259.B=0;
force uut.EX_stage_inst.alu_inst.U260.Y=0;
force uut.EX_stage_inst.alu_inst.U260.C=1;
force uut.EX_stage_inst.alu_inst.U260.B=1;
force uut.EX_stage_inst.alu_inst.U260.A=1;
force uut.EX_stage_inst.alu_inst.U260.Y=1;
force uut.EX_stage_inst.alu_inst.U260.A=0;
force uut.EX_stage_inst.alu_inst.U260.B=0;
force uut.EX_stage_inst.alu_inst.U260.C=0;
force uut.EX_stage_inst.alu_inst.U263.A0=0;
force uut.EX_stage_inst.alu_inst.U263.Y=1;
force uut.EX_stage_inst.alu_inst.U263.Y=0;
force uut.EX_stage_inst.alu_inst.U263.B1=0;
force uut.EX_stage_inst.alu_inst.U263.B0=1;
force uut.EX_stage_inst.alu_inst.U263.B1=1;
force uut.EX_stage_inst.alu_inst.U263.B0=0;
force uut.EX_stage_inst.alu_inst.U263.A1=0;
force uut.EX_stage_inst.alu_inst.U263.A0=1;
force uut.EX_stage_inst.alu_inst.U263.A1=1;
force uut.EX_stage_inst.alu_inst.U266.A0=0;
force uut.EX_stage_inst.alu_inst.U266.Y=1;
force uut.EX_stage_inst.alu_inst.U266.Y=0;
force uut.EX_stage_inst.alu_inst.U266.B1=0;
force uut.EX_stage_inst.alu_inst.U266.B0=1;
force uut.EX_stage_inst.alu_inst.U266.B1=1;
force uut.EX_stage_inst.alu_inst.U266.B0=0;
force uut.EX_stage_inst.alu_inst.U266.A1=0;
force uut.EX_stage_inst.alu_inst.U266.A0=1;
force uut.EX_stage_inst.alu_inst.U266.A1=1;
force uut.EX_stage_inst.alu_inst.U267.A0=0;
force uut.EX_stage_inst.alu_inst.U267.C0=1;
force uut.EX_stage_inst.alu_inst.U267.Y=1;
force uut.EX_stage_inst.alu_inst.U267.C0=0;
force uut.EX_stage_inst.alu_inst.U267.Y=0;
force uut.EX_stage_inst.alu_inst.U267.B1=0;
force uut.EX_stage_inst.alu_inst.U267.B0=1;
force uut.EX_stage_inst.alu_inst.U267.B1=1;
force uut.EX_stage_inst.alu_inst.U267.B0=0;
force uut.EX_stage_inst.alu_inst.U267.A1=0;
force uut.EX_stage_inst.alu_inst.U267.A0=1;
force uut.EX_stage_inst.alu_inst.U267.A1=1;
force uut.EX_stage_inst.alu_inst.U269.Y=0;
force uut.EX_stage_inst.alu_inst.U269.B=0;
force uut.EX_stage_inst.alu_inst.U269.A=0;
force uut.EX_stage_inst.alu_inst.U269.Y=1;
force uut.EX_stage_inst.alu_inst.U269.A=1;
force uut.EX_stage_inst.alu_inst.U269.B=1;
force uut.EX_stage_inst.alu_inst.U270.A0=0;
force uut.EX_stage_inst.alu_inst.U270.B0=1;
force uut.EX_stage_inst.alu_inst.U270.Y=1;
force uut.EX_stage_inst.alu_inst.U270.Y=0;
force uut.EX_stage_inst.alu_inst.U270.B0=0;
force uut.EX_stage_inst.alu_inst.U270.A1=0;
force uut.EX_stage_inst.alu_inst.U270.A0=1;
force uut.EX_stage_inst.alu_inst.U270.A1=1;
force uut.EX_stage_inst.alu_inst.U271.Y=0;
force uut.EX_stage_inst.alu_inst.U271.A=1;
force uut.EX_stage_inst.alu_inst.U271.B=1;
force uut.EX_stage_inst.alu_inst.U271.C=1;
force uut.EX_stage_inst.alu_inst.U271.C=0;
force uut.EX_stage_inst.alu_inst.U271.B=0;
force uut.EX_stage_inst.alu_inst.U271.A=0;
force uut.EX_stage_inst.alu_inst.U271.Y=1;
force uut.EX_stage_inst.alu_inst.U278.A0=0;
force uut.EX_stage_inst.alu_inst.U278.Y=1;
force uut.EX_stage_inst.alu_inst.U278.Y=0;
force uut.EX_stage_inst.alu_inst.U278.B1=0;
force uut.EX_stage_inst.alu_inst.U278.B0=1;
force uut.EX_stage_inst.alu_inst.U278.B1=1;
force uut.EX_stage_inst.alu_inst.U278.B0=0;
force uut.EX_stage_inst.alu_inst.U278.A1=0;
force uut.EX_stage_inst.alu_inst.U278.A0=1;
force uut.EX_stage_inst.alu_inst.U278.A1=1;
force uut.EX_stage_inst.alu_inst.U279.A0=0;
force uut.EX_stage_inst.alu_inst.U279.B0=1;
force uut.EX_stage_inst.alu_inst.U279.Y=1;
force uut.EX_stage_inst.alu_inst.U279.B0=0;
force uut.EX_stage_inst.alu_inst.U279.Y=0;
force uut.EX_stage_inst.alu_inst.U279.A1=0;
force uut.EX_stage_inst.alu_inst.U279.A0=1;
force uut.EX_stage_inst.alu_inst.U279.A1=1;
force uut.EX_stage_inst.alu_inst.U280.A0=0;
force uut.EX_stage_inst.alu_inst.U280.B0=1;
force uut.EX_stage_inst.alu_inst.U280.Y=1;
force uut.EX_stage_inst.alu_inst.U280.B0=0;
force uut.EX_stage_inst.alu_inst.U280.Y=0;
force uut.EX_stage_inst.alu_inst.U280.A1=0;
force uut.EX_stage_inst.alu_inst.U280.A0=1;
force uut.EX_stage_inst.alu_inst.U280.A1=1;
force uut.EX_stage_inst.alu_inst.U281.A0=0;
force uut.EX_stage_inst.alu_inst.U281.Y=1;
force uut.EX_stage_inst.alu_inst.U281.Y=0;
force uut.EX_stage_inst.alu_inst.U281.B1=0;
force uut.EX_stage_inst.alu_inst.U281.B0=1;
force uut.EX_stage_inst.alu_inst.U281.B1=1;
force uut.EX_stage_inst.alu_inst.U281.B0=0;
force uut.EX_stage_inst.alu_inst.U281.A1=0;
force uut.EX_stage_inst.alu_inst.U281.A0=1;
force uut.EX_stage_inst.alu_inst.U281.A1=1;
force uut.EX_stage_inst.alu_inst.U289.A0=0;
force uut.EX_stage_inst.alu_inst.U289.B0=1;
force uut.EX_stage_inst.alu_inst.U289.Y=1;
force uut.EX_stage_inst.alu_inst.U289.B0=0;
force uut.EX_stage_inst.alu_inst.U289.Y=0;
force uut.EX_stage_inst.alu_inst.U289.A1=0;
force uut.EX_stage_inst.alu_inst.U289.A0=1;
force uut.EX_stage_inst.alu_inst.U289.A1=1;
force uut.EX_stage_inst.alu_inst.U290.A0=0;
force uut.EX_stage_inst.alu_inst.U290.B0=1;
force uut.EX_stage_inst.alu_inst.U290.Y=1;
force uut.EX_stage_inst.alu_inst.U290.B0=0;
force uut.EX_stage_inst.alu_inst.U290.Y=0;
force uut.EX_stage_inst.alu_inst.U290.A1=0;
force uut.EX_stage_inst.alu_inst.U290.A0=1;
force uut.EX_stage_inst.alu_inst.U290.A1=1;
force uut.EX_stage_inst.alu_inst.U299.A0=0;
force uut.EX_stage_inst.alu_inst.U299.Y=1;
force uut.EX_stage_inst.alu_inst.U299.Y=0;
force uut.EX_stage_inst.alu_inst.U299.B1=0;
force uut.EX_stage_inst.alu_inst.U299.B0=1;
force uut.EX_stage_inst.alu_inst.U299.B1=1;
force uut.EX_stage_inst.alu_inst.U299.B0=0;
force uut.EX_stage_inst.alu_inst.U299.A1=0;
force uut.EX_stage_inst.alu_inst.U299.A0=1;
force uut.EX_stage_inst.alu_inst.U299.A1=1;
force uut.EX_stage_inst.alu_inst.U302.A0N=0;
force uut.EX_stage_inst.alu_inst.U302.A1N=0;
force uut.EX_stage_inst.alu_inst.U302.Y=1;
force uut.EX_stage_inst.alu_inst.U302.Y=0;
force uut.EX_stage_inst.alu_inst.U302.B1=0;
force uut.EX_stage_inst.alu_inst.U302.B0=1;
force uut.EX_stage_inst.alu_inst.U302.B1=1;
force uut.EX_stage_inst.alu_inst.U302.B0=0;
force uut.EX_stage_inst.alu_inst.U302.A1N=1;
force uut.EX_stage_inst.alu_inst.U302.A0N=1;
force uut.EX_stage_inst.alu_inst.U309.A0=0;
force uut.EX_stage_inst.alu_inst.U309.A1=0;
force uut.EX_stage_inst.alu_inst.U309.C0=0;
force uut.EX_stage_inst.alu_inst.U309.Y=1;
force uut.EX_stage_inst.alu_inst.U309.Y=0;
force uut.EX_stage_inst.alu_inst.U309.C0=1;
force uut.EX_stage_inst.alu_inst.U309.B1=1;
force uut.EX_stage_inst.alu_inst.U309.B0=1;
force uut.EX_stage_inst.alu_inst.U309.B0=0;
force uut.EX_stage_inst.alu_inst.U309.B1=0;
force uut.EX_stage_inst.alu_inst.U309.A1=1;
force uut.EX_stage_inst.alu_inst.U309.A0=1;
force uut.EX_stage_inst.alu_inst.U310.A0=0;
force uut.EX_stage_inst.alu_inst.U310.Y=1;
force uut.EX_stage_inst.alu_inst.U310.Y=0;
force uut.EX_stage_inst.alu_inst.U310.B1=0;
force uut.EX_stage_inst.alu_inst.U310.B0=1;
force uut.EX_stage_inst.alu_inst.U310.B1=1;
force uut.EX_stage_inst.alu_inst.U310.B0=0;
force uut.EX_stage_inst.alu_inst.U310.A1=0;
force uut.EX_stage_inst.alu_inst.U310.A0=1;
force uut.EX_stage_inst.alu_inst.U310.A1=1;
force uut.EX_stage_inst.alu_inst.U316.A0=0;
force uut.EX_stage_inst.alu_inst.U316.Y=1;
force uut.EX_stage_inst.alu_inst.U316.Y=0;
force uut.EX_stage_inst.alu_inst.U316.B1=0;
force uut.EX_stage_inst.alu_inst.U316.B0=1;
force uut.EX_stage_inst.alu_inst.U316.B1=1;
force uut.EX_stage_inst.alu_inst.U316.B0=0;
force uut.EX_stage_inst.alu_inst.U316.A1=0;
force uut.EX_stage_inst.alu_inst.U316.A0=1;
force uut.EX_stage_inst.alu_inst.U316.A1=1;
force uut.EX_stage_inst.alu_inst.U319.A0=0;
force uut.EX_stage_inst.alu_inst.U319.B0=1;
force uut.EX_stage_inst.alu_inst.U319.Y=1;
force uut.EX_stage_inst.alu_inst.U319.B0=0;
force uut.EX_stage_inst.alu_inst.U319.Y=0;
force uut.EX_stage_inst.alu_inst.U319.A1=0;
force uut.EX_stage_inst.alu_inst.U319.A0=1;
force uut.EX_stage_inst.alu_inst.U319.A1=1;
force uut.EX_stage_inst.alu_inst.U320.A0N=0;
force uut.EX_stage_inst.alu_inst.U320.Y=1;
force uut.EX_stage_inst.alu_inst.U320.Y=0;
force uut.EX_stage_inst.alu_inst.U320.B1=1;
force uut.EX_stage_inst.alu_inst.U320.B0=1;
force uut.EX_stage_inst.alu_inst.U320.B0=0;
force uut.EX_stage_inst.alu_inst.U320.B1=0;
force uut.EX_stage_inst.alu_inst.U320.A1N=0;
force uut.EX_stage_inst.alu_inst.U320.A0N=1;
force uut.EX_stage_inst.alu_inst.U320.A1N=1;
force uut.EX_stage_inst.alu_inst.U328.A0=0;
force uut.EX_stage_inst.alu_inst.U328.B0=1;
force uut.EX_stage_inst.alu_inst.U328.Y=1;
force uut.EX_stage_inst.alu_inst.U328.B0=0;
force uut.EX_stage_inst.alu_inst.U328.Y=0;
force uut.EX_stage_inst.alu_inst.U328.A1=0;
force uut.EX_stage_inst.alu_inst.U328.A0=1;
force uut.EX_stage_inst.alu_inst.U328.A1=1;
force uut.EX_stage_inst.alu_inst.U332.A0=0;
force uut.EX_stage_inst.alu_inst.U332.A1=0;
force uut.EX_stage_inst.alu_inst.U332.Y=1;
force uut.EX_stage_inst.alu_inst.U332.Y=0;
force uut.EX_stage_inst.alu_inst.U332.C1=1;
force uut.EX_stage_inst.alu_inst.U332.C0=1;
force uut.EX_stage_inst.alu_inst.U332.C0=0;
force uut.EX_stage_inst.alu_inst.U332.C1=0;
force uut.EX_stage_inst.alu_inst.U332.B1=1;
force uut.EX_stage_inst.alu_inst.U332.B0=1;
force uut.EX_stage_inst.alu_inst.U332.B0=0;
force uut.EX_stage_inst.alu_inst.U332.B1=0;
force uut.EX_stage_inst.alu_inst.U332.A1=1;
force uut.EX_stage_inst.alu_inst.U332.A0=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[4].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[4].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[4].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[4].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[4].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[4].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[4].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[4].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[0].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[0].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[0].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[0].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[0].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[0].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[0].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[0].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[5].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[5].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[5].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[5].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[5].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[5].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[5].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[5].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[5].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[5].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[20].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[20].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[20].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[20].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[20].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[20].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[20].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[20].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[20].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[20].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[19].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[19].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[19].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[19].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[19].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[19].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[19].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[19].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[19].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[19].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[18].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[18].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[18].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[18].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[18].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[18].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[18].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[18].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[18].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[18].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[17].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[17].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[17].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[17].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[17].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[17].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[17].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[17].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[17].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[17].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[16].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[16].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[16].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[16].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[16].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[16].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[16].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[16].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[16].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[16].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[15].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[15].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[15].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[15].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[15].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[15].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[15].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[15].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[15].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[15].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[14].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[14].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[14].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[14].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[14].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[14].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[14].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[14].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[14].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[14].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[13].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[13].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[13].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[13].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[13].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[13].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[13].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[13].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[13].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[13].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[12].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[12].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[12].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[12].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[12].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[12].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[12].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[12].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[12].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[12].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[11].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[11].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[11].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[11].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[11].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[11].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[11].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[11].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[11].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[11].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[10].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[10].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[10].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[10].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[10].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[10].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[10].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[10].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[10].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[10].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[9].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[9].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[9].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[9].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[9].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[9].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[9].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[9].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[9].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[9].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[8].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[8].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[8].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[8].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[8].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[8].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[8].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[8].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[8].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[8].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[3].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[3].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[3].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[3].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[3].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[3].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[3].D=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[3].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[2].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[2].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[2].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[2].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[2].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[2].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[2].D=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[2].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[1].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[1].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[1].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[1].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[1].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[1].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[1].D=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[1].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[7].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[7].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[7].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[7].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[7].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[7].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[7].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[7].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[7].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[7].CK=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[6].CK=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[6].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[6].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[6].RN=1;
force uut.ID_stage_inst.\pipeline_reg_out_reg[6].Q=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[6].D=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[6].RN=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[6].D=0;
force uut.ID_stage_inst.\pipeline_reg_out_reg[6].Q=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[6].CK=1;
force uut.EX_stage_inst.U3.Y=0;
force uut.EX_stage_inst.U3.A=1;
force uut.EX_stage_inst.U3.Y=1;
force uut.EX_stage_inst.U3.A=0;
force uut.EX_stage_inst.U4.Y=0;
force uut.EX_stage_inst.U4.A=0;
force uut.EX_stage_inst.U4.Y=1;
force uut.EX_stage_inst.U4.A=1;
force uut.EX_stage_inst.U5.Y=0;
force uut.EX_stage_inst.U5.A=0;
force uut.EX_stage_inst.U5.Y=1;
force uut.EX_stage_inst.U5.A=1;
force uut.EX_stage_inst.U6.Y=0;
force uut.EX_stage_inst.U6.A=0;
force uut.EX_stage_inst.U6.Y=1;
force uut.EX_stage_inst.U6.A=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[0].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[0].SN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[0].SN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[0].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[0].Q=0;
force uut.MEM_stage_inst.trcd.ora.U5.B=0;
force uut.MEM_stage_inst.trcd.ora.U5.A=0;
force uut.MEM_stage_inst.trcd.ora.U5.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[0].D=1;
force uut.MEM_stage_inst.trcd.ora.U5.Y=0;
force uut.MEM_stage_inst.trcd.ora.U5.A=1;
force uut.MEM_stage_inst.trcd.ora.U5.B=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[0].D=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[0].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[16].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[16].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[16].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[16].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[16].Q=0;
force uut.MEM_stage_inst.trcd.ora.U48.B=1;
force uut.MEM_stage_inst.trcd.ora.U48.B=0;
force uut.MEM_stage_inst.trcd.ora.U48.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[16].D=1;
force uut.MEM_stage_inst.trcd.ora.U48.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[16].D=0;
force uut.MEM_stage_inst.trcd.ora.U39.B=1;
force uut.MEM_stage_inst.trcd.ora.U39.A=1;
force uut.MEM_stage_inst.trcd.ora.U39.Y=1;
force uut.MEM_stage_inst.trcd.ora.U39.A=0;
force uut.MEM_stage_inst.trcd.ora.U39.B=0;
force uut.MEM_stage_inst.trcd.ora.U48.A=1;
force uut.MEM_stage_inst.trcd.ora.U39.Y=0;
force uut.MEM_stage_inst.trcd.ora.U48.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[16].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[17].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[17].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[17].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[17].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[17].Q=0;
force uut.MEM_stage_inst.trcd.ora.U49.B=1;
force uut.MEM_stage_inst.trcd.ora.U49.B=0;
force uut.MEM_stage_inst.trcd.ora.U49.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[17].D=1;
force uut.MEM_stage_inst.trcd.ora.U49.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[17].D=0;
force uut.MEM_stage_inst.trcd.ora.U38.B=1;
force uut.MEM_stage_inst.trcd.ora.U38.A=1;
force uut.MEM_stage_inst.trcd.ora.U38.Y=1;
force uut.MEM_stage_inst.trcd.ora.U38.A=0;
force uut.MEM_stage_inst.trcd.ora.U38.B=0;
force uut.MEM_stage_inst.trcd.ora.U49.A=1;
force uut.MEM_stage_inst.trcd.ora.U38.Y=0;
force uut.MEM_stage_inst.trcd.ora.U49.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[17].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[18].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[18].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[18].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[18].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[18].Q=0;
force uut.MEM_stage_inst.trcd.ora.U50.B=1;
force uut.MEM_stage_inst.trcd.ora.U50.B=0;
force uut.MEM_stage_inst.trcd.ora.U50.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[18].D=1;
force uut.MEM_stage_inst.trcd.ora.U50.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[18].D=0;
force uut.MEM_stage_inst.trcd.ora.U37.B=1;
force uut.MEM_stage_inst.trcd.ora.U37.A=1;
force uut.MEM_stage_inst.trcd.ora.U37.Y=1;
force uut.MEM_stage_inst.trcd.ora.U37.A=0;
force uut.MEM_stage_inst.trcd.ora.U37.B=0;
force uut.MEM_stage_inst.trcd.ora.U50.A=1;
force uut.MEM_stage_inst.trcd.ora.U37.Y=0;
force uut.MEM_stage_inst.trcd.ora.U50.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[18].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[19].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[19].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[19].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[19].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[19].Q=0;
force uut.MEM_stage_inst.trcd.ora.U51.B=1;
force uut.MEM_stage_inst.trcd.ora.U51.B=0;
force uut.MEM_stage_inst.trcd.ora.U51.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[19].D=1;
force uut.MEM_stage_inst.trcd.ora.U51.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[19].D=0;
force uut.MEM_stage_inst.trcd.ora.U36.B=1;
force uut.MEM_stage_inst.trcd.ora.U36.A=1;
force uut.MEM_stage_inst.trcd.ora.U36.Y=1;
force uut.MEM_stage_inst.trcd.ora.U36.A=0;
force uut.MEM_stage_inst.trcd.ora.U36.B=0;
force uut.MEM_stage_inst.trcd.ora.U51.A=1;
force uut.MEM_stage_inst.trcd.ora.U36.Y=0;
force uut.MEM_stage_inst.trcd.ora.U51.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[19].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[20].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[20].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[20].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[20].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[20].Q=0;
force uut.MEM_stage_inst.trcd.ora.U54.B=1;
force uut.MEM_stage_inst.trcd.ora.U54.B=0;
force uut.MEM_stage_inst.trcd.ora.U54.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[20].D=1;
force uut.MEM_stage_inst.trcd.ora.U54.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[20].D=0;
force uut.MEM_stage_inst.trcd.ora.U35.B=1;
force uut.MEM_stage_inst.trcd.ora.U35.A=1;
force uut.MEM_stage_inst.trcd.ora.U35.Y=1;
force uut.MEM_stage_inst.trcd.ora.U35.A=0;
force uut.MEM_stage_inst.trcd.ora.U35.B=0;
force uut.MEM_stage_inst.trcd.ora.U54.A=1;
force uut.MEM_stage_inst.trcd.ora.U35.Y=0;
force uut.MEM_stage_inst.trcd.ora.U54.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[20].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[22].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[22].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[22].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[22].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[22].Q=0;
force uut.MEM_stage_inst.trcd.ora.U57.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[22].D=1;
force uut.MEM_stage_inst.trcd.ora.U57.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[22].D=0;
force uut.MEM_stage_inst.trcd.ora.U57.B1=1;
force uut.MEM_stage_inst.trcd.ora.U57.B0=1;
force uut.MEM_stage_inst.trcd.ora.U57.B0=0;
force uut.MEM_stage_inst.trcd.ora.U57.B1=0;
force uut.MEM_stage_inst.trcd.ora.U57.A1N=0;
force uut.MEM_stage_inst.trcd.ora.U57.A0N=1;
force uut.MEM_stage_inst.trcd.ora.U57.A1N=1;
force uut.MEM_stage_inst.trcd.ora.U57.A0N=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[22].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[23].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[23].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[23].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[23].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[23].Q=0;
force uut.MEM_stage_inst.trcd.ora.U58.B=1;
force uut.MEM_stage_inst.trcd.ora.U58.B=0;
force uut.MEM_stage_inst.trcd.ora.U58.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[23].D=1;
force uut.MEM_stage_inst.trcd.ora.U58.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[23].D=0;
force uut.MEM_stage_inst.trcd.ora.U16.B=1;
force uut.MEM_stage_inst.trcd.ora.U16.A=1;
force uut.MEM_stage_inst.trcd.ora.U16.Y=1;
force uut.MEM_stage_inst.trcd.ora.U16.A=0;
force uut.MEM_stage_inst.trcd.ora.U16.B=0;
force uut.MEM_stage_inst.trcd.ora.U58.A=1;
force uut.MEM_stage_inst.trcd.ora.U16.Y=0;
force uut.MEM_stage_inst.trcd.ora.U58.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[23].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[24].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[24].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[24].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[24].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[24].Q=0;
force uut.MEM_stage_inst.trcd.ora.U59.B=1;
force uut.MEM_stage_inst.trcd.ora.U59.B=0;
force uut.MEM_stage_inst.trcd.ora.U59.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[24].D=1;
force uut.MEM_stage_inst.trcd.ora.U59.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[24].D=0;
force uut.MEM_stage_inst.trcd.ora.U31.B=1;
force uut.MEM_stage_inst.trcd.ora.U31.A=1;
force uut.MEM_stage_inst.trcd.ora.U31.Y=1;
force uut.MEM_stage_inst.trcd.ora.U31.A=0;
force uut.MEM_stage_inst.trcd.ora.U31.B=0;
force uut.MEM_stage_inst.trcd.ora.U59.A=1;
force uut.MEM_stage_inst.trcd.ora.U31.Y=0;
force uut.MEM_stage_inst.trcd.ora.U59.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[24].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[25].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[25].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[25].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[25].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[25].Q=0;
force uut.MEM_stage_inst.trcd.ora.U60.B=1;
force uut.MEM_stage_inst.trcd.ora.U60.B=0;
force uut.MEM_stage_inst.trcd.ora.U60.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[25].D=1;
force uut.MEM_stage_inst.trcd.ora.U60.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[25].D=0;
force uut.MEM_stage_inst.trcd.ora.U30.B=1;
force uut.MEM_stage_inst.trcd.ora.U30.A=1;
force uut.MEM_stage_inst.trcd.ora.U30.Y=1;
force uut.MEM_stage_inst.trcd.ora.U30.A=0;
force uut.MEM_stage_inst.trcd.ora.U30.B=0;
force uut.MEM_stage_inst.trcd.ora.U60.A=1;
force uut.MEM_stage_inst.trcd.ora.U30.Y=0;
force uut.MEM_stage_inst.trcd.ora.U60.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[25].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[26].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[26].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[26].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[26].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[26].Q=0;
force uut.MEM_stage_inst.trcd.ora.U61.B=1;
force uut.MEM_stage_inst.trcd.ora.U61.B=0;
force uut.MEM_stage_inst.trcd.ora.U61.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[26].D=1;
force uut.MEM_stage_inst.trcd.ora.U61.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[26].D=0;
force uut.MEM_stage_inst.trcd.ora.U15.B=1;
force uut.MEM_stage_inst.trcd.ora.U15.A=1;
force uut.MEM_stage_inst.trcd.ora.U15.Y=1;
force uut.MEM_stage_inst.trcd.ora.U15.A=0;
force uut.MEM_stage_inst.trcd.ora.U15.B=0;
force uut.MEM_stage_inst.trcd.ora.U61.A=1;
force uut.MEM_stage_inst.trcd.ora.U15.Y=0;
force uut.MEM_stage_inst.trcd.ora.U61.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[26].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[27].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[27].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[27].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[27].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[27].Q=0;
force uut.MEM_stage_inst.trcd.ora.U62.B=1;
force uut.MEM_stage_inst.trcd.ora.U62.B=0;
force uut.MEM_stage_inst.trcd.ora.U62.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[27].D=1;
force uut.MEM_stage_inst.trcd.ora.U62.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[27].D=0;
force uut.MEM_stage_inst.trcd.ora.U28.B=1;
force uut.MEM_stage_inst.trcd.ora.U28.A=1;
force uut.MEM_stage_inst.trcd.ora.U28.Y=1;
force uut.MEM_stage_inst.trcd.ora.U28.A=0;
force uut.MEM_stage_inst.trcd.ora.U28.B=0;
force uut.MEM_stage_inst.trcd.ora.U62.A=1;
force uut.MEM_stage_inst.trcd.ora.U28.Y=0;
force uut.MEM_stage_inst.trcd.ora.U62.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[27].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[28].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[28].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[28].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[28].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[28].Q=0;
force uut.MEM_stage_inst.trcd.ora.U63.B=1;
force uut.MEM_stage_inst.trcd.ora.U63.B=0;
force uut.MEM_stage_inst.trcd.ora.U63.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[28].D=1;
force uut.MEM_stage_inst.trcd.ora.U63.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[28].D=0;
force uut.MEM_stage_inst.trcd.ora.U27.B=1;
force uut.MEM_stage_inst.trcd.ora.U27.A=1;
force uut.MEM_stage_inst.trcd.ora.U27.Y=1;
force uut.MEM_stage_inst.trcd.ora.U27.A=0;
force uut.MEM_stage_inst.trcd.ora.U27.B=0;
force uut.MEM_stage_inst.trcd.ora.U63.A=1;
force uut.MEM_stage_inst.trcd.ora.U27.Y=0;
force uut.MEM_stage_inst.trcd.ora.U63.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[28].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[29].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[29].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[29].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[29].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[29].Q=0;
force uut.MEM_stage_inst.trcd.ora.U64.B=1;
force uut.MEM_stage_inst.trcd.ora.U64.B=0;
force uut.MEM_stage_inst.trcd.ora.U64.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[29].D=1;
force uut.MEM_stage_inst.trcd.ora.U64.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[29].D=0;
force uut.MEM_stage_inst.trcd.ora.U12.B=1;
force uut.MEM_stage_inst.trcd.ora.U12.A=1;
force uut.MEM_stage_inst.trcd.ora.U12.Y=1;
force uut.MEM_stage_inst.trcd.ora.U12.A=0;
force uut.MEM_stage_inst.trcd.ora.U12.B=0;
force uut.MEM_stage_inst.trcd.ora.U64.A=1;
force uut.MEM_stage_inst.trcd.ora.U12.Y=0;
force uut.MEM_stage_inst.trcd.ora.U64.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[29].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[30].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[30].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[30].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[30].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[30].Q=0;
force uut.MEM_stage_inst.trcd.ora.U67.B=1;
force uut.MEM_stage_inst.trcd.ora.U67.B=0;
force uut.MEM_stage_inst.trcd.ora.U67.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[30].D=1;
force uut.MEM_stage_inst.trcd.ora.U67.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[30].D=0;
force uut.MEM_stage_inst.trcd.ora.U25.B=1;
force uut.MEM_stage_inst.trcd.ora.U25.A=1;
force uut.MEM_stage_inst.trcd.ora.U25.Y=1;
force uut.MEM_stage_inst.trcd.ora.U25.A=0;
force uut.MEM_stage_inst.trcd.ora.U25.B=0;
force uut.MEM_stage_inst.trcd.ora.U67.A=1;
force uut.MEM_stage_inst.trcd.ora.U25.Y=0;
force uut.MEM_stage_inst.trcd.ora.U67.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[30].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[21].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[21].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[21].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[21].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[21].Q=0;
force uut.MEM_stage_inst.trcd.ora.U55.B=1;
force uut.MEM_stage_inst.trcd.ora.U55.B=0;
force uut.MEM_stage_inst.trcd.ora.U55.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[21].D=1;
force uut.MEM_stage_inst.trcd.ora.U55.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[21].D=0;
force uut.MEM_stage_inst.trcd.ora.U34.B=1;
force uut.MEM_stage_inst.trcd.ora.U34.A=1;
force uut.MEM_stage_inst.trcd.ora.U34.Y=1;
force uut.MEM_stage_inst.trcd.ora.U34.A=0;
force uut.MEM_stage_inst.trcd.ora.U34.B=0;
force uut.MEM_stage_inst.trcd.ora.U55.A=1;
force uut.MEM_stage_inst.trcd.ora.U34.Y=0;
force uut.MEM_stage_inst.trcd.ora.U55.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[21].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[12].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[12].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[12].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[12].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[12].Q=0;
force uut.MEM_stage_inst.trcd.ora.U44.B=1;
force uut.MEM_stage_inst.trcd.ora.U44.B=0;
force uut.MEM_stage_inst.trcd.ora.U44.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[12].D=1;
force uut.MEM_stage_inst.trcd.ora.U44.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[12].D=0;
force uut.MEM_stage_inst.trcd.ora.U22.B=1;
force uut.MEM_stage_inst.trcd.ora.U22.A=1;
force uut.MEM_stage_inst.trcd.ora.U22.Y=1;
force uut.MEM_stage_inst.trcd.ora.U22.A=0;
force uut.MEM_stage_inst.trcd.ora.U22.B=0;
force uut.MEM_stage_inst.trcd.ora.U44.A=1;
force uut.MEM_stage_inst.trcd.ora.U22.Y=0;
force uut.MEM_stage_inst.trcd.ora.U44.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[12].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[13].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[13].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[13].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[13].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[13].Q=0;
force uut.MEM_stage_inst.trcd.ora.U45.B=1;
force uut.MEM_stage_inst.trcd.ora.U45.B=0;
force uut.MEM_stage_inst.trcd.ora.U45.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[13].D=1;
force uut.MEM_stage_inst.trcd.ora.U45.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[13].D=0;
force uut.MEM_stage_inst.trcd.ora.U13.B=1;
force uut.MEM_stage_inst.trcd.ora.U13.A=1;
force uut.MEM_stage_inst.trcd.ora.U13.Y=1;
force uut.MEM_stage_inst.trcd.ora.U13.A=0;
force uut.MEM_stage_inst.trcd.ora.U13.B=0;
force uut.MEM_stage_inst.trcd.ora.U45.A=1;
force uut.MEM_stage_inst.trcd.ora.U13.Y=0;
force uut.MEM_stage_inst.trcd.ora.U45.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[13].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[14].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[14].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[14].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[14].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[14].Q=0;
force uut.MEM_stage_inst.trcd.ora.U46.B=1;
force uut.MEM_stage_inst.trcd.ora.U46.B=0;
force uut.MEM_stage_inst.trcd.ora.U46.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[14].D=1;
force uut.MEM_stage_inst.trcd.ora.U46.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[14].D=0;
force uut.MEM_stage_inst.trcd.ora.U14.B=1;
force uut.MEM_stage_inst.trcd.ora.U14.A=1;
force uut.MEM_stage_inst.trcd.ora.U14.Y=1;
force uut.MEM_stage_inst.trcd.ora.U14.A=0;
force uut.MEM_stage_inst.trcd.ora.U14.B=0;
force uut.MEM_stage_inst.trcd.ora.U46.A=1;
force uut.MEM_stage_inst.trcd.ora.U14.Y=0;
force uut.MEM_stage_inst.trcd.ora.U46.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[14].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[15].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[15].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[15].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[15].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[15].Q=0;
force uut.MEM_stage_inst.trcd.ora.U47.B=1;
force uut.MEM_stage_inst.trcd.ora.U47.B=0;
force uut.MEM_stage_inst.trcd.ora.U47.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[15].D=1;
force uut.MEM_stage_inst.trcd.ora.U47.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[15].D=0;
force uut.MEM_stage_inst.trcd.ora.U19.B=1;
force uut.MEM_stage_inst.trcd.ora.U19.A=1;
force uut.MEM_stage_inst.trcd.ora.U19.Y=1;
force uut.MEM_stage_inst.trcd.ora.U19.A=0;
force uut.MEM_stage_inst.trcd.ora.U19.B=0;
force uut.MEM_stage_inst.trcd.ora.U47.A=1;
force uut.MEM_stage_inst.trcd.ora.U19.Y=0;
force uut.MEM_stage_inst.trcd.ora.U47.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[15].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[3].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[3].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[3].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[3].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[3].Q=0;
force uut.MEM_stage_inst.trcd.ora.U69.B=1;
force uut.MEM_stage_inst.trcd.ora.U69.B=0;
force uut.MEM_stage_inst.trcd.ora.U69.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[3].D=1;
force uut.MEM_stage_inst.trcd.ora.U69.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[3].D=0;
force uut.MEM_stage_inst.trcd.ora.U32.B=1;
force uut.MEM_stage_inst.trcd.ora.U32.A=1;
force uut.MEM_stage_inst.trcd.ora.U32.Y=1;
force uut.MEM_stage_inst.trcd.ora.U32.A=0;
force uut.MEM_stage_inst.trcd.ora.U32.B=0;
force uut.MEM_stage_inst.trcd.ora.U69.A=1;
force uut.MEM_stage_inst.trcd.ora.U32.Y=0;
force uut.MEM_stage_inst.trcd.ora.U69.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[3].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[4].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[4].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[4].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[4].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[4].Q=0;
force uut.MEM_stage_inst.trcd.ora.U70.B=1;
force uut.MEM_stage_inst.trcd.ora.U70.B=0;
force uut.MEM_stage_inst.trcd.ora.U70.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[4].D=1;
force uut.MEM_stage_inst.trcd.ora.U70.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[4].D=0;
force uut.MEM_stage_inst.trcd.ora.U29.B=1;
force uut.MEM_stage_inst.trcd.ora.U29.A=1;
force uut.MEM_stage_inst.trcd.ora.U29.Y=1;
force uut.MEM_stage_inst.trcd.ora.U29.A=0;
force uut.MEM_stage_inst.trcd.ora.U29.B=0;
force uut.MEM_stage_inst.trcd.ora.U70.A=1;
force uut.MEM_stage_inst.trcd.ora.U29.Y=0;
force uut.MEM_stage_inst.trcd.ora.U70.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[4].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[5].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[5].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[5].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[5].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[5].Q=0;
force uut.MEM_stage_inst.trcd.ora.U71.B=1;
force uut.MEM_stage_inst.trcd.ora.U71.B=0;
force uut.MEM_stage_inst.trcd.ora.U71.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[5].D=1;
force uut.MEM_stage_inst.trcd.ora.U71.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[5].D=0;
force uut.MEM_stage_inst.trcd.ora.U26.B=1;
force uut.MEM_stage_inst.trcd.ora.U26.A=1;
force uut.MEM_stage_inst.trcd.ora.U26.Y=1;
force uut.MEM_stage_inst.trcd.ora.U26.A=0;
force uut.MEM_stage_inst.trcd.ora.U26.B=0;
force uut.MEM_stage_inst.trcd.ora.U71.A=1;
force uut.MEM_stage_inst.trcd.ora.U26.Y=0;
force uut.MEM_stage_inst.trcd.ora.U71.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[5].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[6].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[6].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[6].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[6].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[6].Q=0;
force uut.MEM_stage_inst.trcd.ora.U72.B=1;
force uut.MEM_stage_inst.trcd.ora.U72.B=0;
force uut.MEM_stage_inst.trcd.ora.U72.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[6].D=1;
force uut.MEM_stage_inst.trcd.ora.U72.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[6].D=0;
force uut.MEM_stage_inst.trcd.ora.U23.B=1;
force uut.MEM_stage_inst.trcd.ora.U23.A=1;
force uut.MEM_stage_inst.trcd.ora.U23.Y=1;
force uut.MEM_stage_inst.trcd.ora.U23.A=0;
force uut.MEM_stage_inst.trcd.ora.U23.B=0;
force uut.MEM_stage_inst.trcd.ora.U72.A=1;
force uut.MEM_stage_inst.trcd.ora.U23.Y=0;
force uut.MEM_stage_inst.trcd.ora.U72.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[6].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[7].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[7].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[7].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[7].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[7].Q=0;
force uut.MEM_stage_inst.trcd.ora.U73.B=1;
force uut.MEM_stage_inst.trcd.ora.U73.B=0;
force uut.MEM_stage_inst.trcd.ora.U73.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[7].D=1;
force uut.MEM_stage_inst.trcd.ora.U73.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[7].D=0;
force uut.MEM_stage_inst.trcd.ora.U21.B=1;
force uut.MEM_stage_inst.trcd.ora.U21.A=1;
force uut.MEM_stage_inst.trcd.ora.U21.Y=1;
force uut.MEM_stage_inst.trcd.ora.U21.A=0;
force uut.MEM_stage_inst.trcd.ora.U21.B=0;
force uut.MEM_stage_inst.trcd.ora.U73.A=1;
force uut.MEM_stage_inst.trcd.ora.U21.Y=0;
force uut.MEM_stage_inst.trcd.ora.U73.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[7].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[8].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[8].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[8].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[8].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[8].Q=0;
force uut.MEM_stage_inst.trcd.ora.U74.B=1;
force uut.MEM_stage_inst.trcd.ora.U74.B=0;
force uut.MEM_stage_inst.trcd.ora.U74.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[8].D=1;
force uut.MEM_stage_inst.trcd.ora.U74.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[8].D=0;
force uut.MEM_stage_inst.trcd.ora.U18.B=1;
force uut.MEM_stage_inst.trcd.ora.U18.A=1;
force uut.MEM_stage_inst.trcd.ora.U18.Y=1;
force uut.MEM_stage_inst.trcd.ora.U18.A=0;
force uut.MEM_stage_inst.trcd.ora.U18.B=0;
force uut.MEM_stage_inst.trcd.ora.U74.A=1;
force uut.MEM_stage_inst.trcd.ora.U18.Y=0;
force uut.MEM_stage_inst.trcd.ora.U74.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[8].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[10].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[10].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[10].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[10].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[10].Q=0;
force uut.MEM_stage_inst.trcd.ora.U42.B=1;
force uut.MEM_stage_inst.trcd.ora.U42.B=0;
force uut.MEM_stage_inst.trcd.ora.U42.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[10].D=1;
force uut.MEM_stage_inst.trcd.ora.U42.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[10].D=0;
force uut.MEM_stage_inst.trcd.ora.U20.B=1;
force uut.MEM_stage_inst.trcd.ora.U20.A=1;
force uut.MEM_stage_inst.trcd.ora.U20.Y=1;
force uut.MEM_stage_inst.trcd.ora.U20.A=0;
force uut.MEM_stage_inst.trcd.ora.U20.B=0;
force uut.MEM_stage_inst.trcd.ora.U42.A=1;
force uut.MEM_stage_inst.trcd.ora.U20.Y=0;
force uut.MEM_stage_inst.trcd.ora.U42.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[10].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[11].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[11].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[11].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[11].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[11].Q=0;
force uut.MEM_stage_inst.trcd.ora.U43.B=1;
force uut.MEM_stage_inst.trcd.ora.U43.B=0;
force uut.MEM_stage_inst.trcd.ora.U43.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[11].D=1;
force uut.MEM_stage_inst.trcd.ora.U43.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[11].D=0;
force uut.MEM_stage_inst.trcd.ora.U17.B=1;
force uut.MEM_stage_inst.trcd.ora.U17.A=1;
force uut.MEM_stage_inst.trcd.ora.U17.Y=1;
force uut.MEM_stage_inst.trcd.ora.U17.A=0;
force uut.MEM_stage_inst.trcd.ora.U17.B=0;
force uut.MEM_stage_inst.trcd.ora.U43.A=1;
force uut.MEM_stage_inst.trcd.ora.U17.Y=0;
force uut.MEM_stage_inst.trcd.ora.U43.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[11].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[31].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[31].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[31].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[31].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[31].Q=0;
force uut.MEM_stage_inst.trcd.ora.U68.B=1;
force uut.MEM_stage_inst.trcd.ora.U68.B=0;
force uut.MEM_stage_inst.trcd.ora.U68.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[31].D=1;
force uut.MEM_stage_inst.trcd.ora.U68.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[31].D=0;
force uut.MEM_stage_inst.trcd.ora.U24.B=1;
force uut.MEM_stage_inst.trcd.ora.U24.A=1;
force uut.MEM_stage_inst.trcd.ora.U24.Y=1;
force uut.MEM_stage_inst.trcd.ora.U24.A=0;
force uut.MEM_stage_inst.trcd.ora.U24.B=0;
force uut.MEM_stage_inst.trcd.ora.U68.A=1;
force uut.MEM_stage_inst.trcd.ora.U24.Y=0;
force uut.MEM_stage_inst.trcd.ora.U68.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[31].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[2].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[2].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[2].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[2].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[2].Q=0;
force uut.MEM_stage_inst.trcd.ora.U66.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[2].D=1;
force uut.MEM_stage_inst.trcd.ora.U66.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[2].D=0;
force uut.MEM_stage_inst.trcd.ora.U66.B1=1;
force uut.MEM_stage_inst.trcd.ora.U66.B0=1;
force uut.MEM_stage_inst.trcd.ora.U66.B0=0;
force uut.MEM_stage_inst.trcd.ora.U66.B1=0;
force uut.MEM_stage_inst.trcd.ora.U66.A1N=0;
force uut.MEM_stage_inst.trcd.ora.U66.A0N=1;
force uut.MEM_stage_inst.trcd.ora.U66.A1N=1;
force uut.MEM_stage_inst.trcd.ora.U66.A0N=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[2].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[9].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[9].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[9].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[9].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[9].Q=0;
force uut.MEM_stage_inst.trcd.ora.U75.B=1;
force uut.MEM_stage_inst.trcd.ora.U75.B=0;
force uut.MEM_stage_inst.trcd.ora.U75.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[9].D=1;
force uut.MEM_stage_inst.trcd.ora.U75.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[9].D=0;
force uut.MEM_stage_inst.trcd.ora.U33.B=1;
force uut.MEM_stage_inst.trcd.ora.U33.A=1;
force uut.MEM_stage_inst.trcd.ora.U33.Y=1;
force uut.MEM_stage_inst.trcd.ora.U33.A=0;
force uut.MEM_stage_inst.trcd.ora.U33.B=0;
force uut.MEM_stage_inst.trcd.ora.U75.A=1;
force uut.MEM_stage_inst.trcd.ora.U33.Y=0;
force uut.MEM_stage_inst.trcd.ora.U75.A=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[9].CK=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[1].CK=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[1].RN=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[1].RN=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[1].Q=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[1].Q=0;
force uut.MEM_stage_inst.trcd.ora.U53.Y=1;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[1].D=1;
force uut.MEM_stage_inst.trcd.ora.U53.Y=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[1].D=0;
force uut.MEM_stage_inst.trcd.ora.U53.B1=1;
force uut.MEM_stage_inst.trcd.ora.U53.B0=1;
force uut.MEM_stage_inst.trcd.ora.U53.B0=0;
force uut.MEM_stage_inst.trcd.ora.U53.B1=0;
force uut.MEM_stage_inst.trcd.ora.U53.A1N=0;
force uut.MEM_stage_inst.trcd.ora.U53.A0N=1;
force uut.MEM_stage_inst.trcd.ora.U53.A1N=1;
force uut.MEM_stage_inst.trcd.ora.U53.A0N=0;
force uut.MEM_stage_inst.trcd.ora.\ram_reg[1].CK=1;
force uut.MEM_stage_inst.trcd.ora.U3.Y=0;
force uut.MEM_stage_inst.trcd.ora.U3.A=0;
force uut.MEM_stage_inst.trcd.ora.U3.Y=1;
force uut.MEM_stage_inst.trcd.ora.U3.A=1;
force uut.MEM_stage_inst.trcd.ora.U4.Y=0;
force uut.MEM_stage_inst.trcd.ora.U4.A=1;
force uut.MEM_stage_inst.trcd.ora.U4.Y=1;
force uut.MEM_stage_inst.trcd.ora.U4.A=0;
force uut.MEM_stage_inst.trcd.ora.U6.Y=0;
force uut.MEM_stage_inst.trcd.ora.U6.AN=0;
force uut.MEM_stage_inst.trcd.ora.U6.B=1;
force uut.MEM_stage_inst.trcd.ora.U6.B=0;
force uut.MEM_stage_inst.trcd.ora.U6.AN=1;
force uut.MEM_stage_inst.trcd.ora.U6.Y=1;
force uut.MEM_stage_inst.trcd.ora.U7.Y=0;
force uut.MEM_stage_inst.trcd.ora.U7.A=0;
force uut.MEM_stage_inst.trcd.ora.U7.B=0;
force uut.MEM_stage_inst.trcd.ora.U7.B=1;
force uut.MEM_stage_inst.trcd.ora.U7.A=1;
force uut.MEM_stage_inst.trcd.ora.U7.Y=1;
force uut.MEM_stage_inst.trcd.ora.U8.Y=0;
force uut.MEM_stage_inst.trcd.ora.U8.A=1;
force uut.MEM_stage_inst.trcd.ora.U8.Y=1;
force uut.MEM_stage_inst.trcd.ora.U8.A=0;
force uut.MEM_stage_inst.trcd.ora.U52.B0=0;
force uut.MEM_stage_inst.trcd.ora.U52.B1=0;
force uut.MEM_stage_inst.trcd.ora.U9.Y=0;
force uut.MEM_stage_inst.trcd.ora.U9.A=1;
force uut.MEM_stage_inst.trcd.ora.U52.C0=0;
force uut.MEM_stage_inst.trcd.ora.U52.Y=1;
force uut.MEM_stage_inst.trcd.ora.U52.Y=0;
force uut.MEM_stage_inst.trcd.ora.U52.C0=1;
force uut.MEM_stage_inst.trcd.ora.U52.B0=1;
force uut.MEM_stage_inst.trcd.ora.U52.A1=1;
force uut.MEM_stage_inst.trcd.ora.U52.A0=1;
force uut.MEM_stage_inst.trcd.ora.U52.A0=0;
force uut.MEM_stage_inst.trcd.ora.U52.A1=0;
force uut.MEM_stage_inst.trcd.ora.U9.Y=1;
force uut.MEM_stage_inst.trcd.ora.U9.A=0;
force uut.MEM_stage_inst.trcd.ora.U52.B1=1;
force uut.MEM_stage_inst.trcd.ora.U56.B0=0;
force uut.MEM_stage_inst.trcd.ora.U56.B1=0;
force uut.MEM_stage_inst.trcd.ora.U10.Y=0;
force uut.MEM_stage_inst.trcd.ora.U10.A=1;
force uut.MEM_stage_inst.trcd.ora.U56.C0=0;
force uut.MEM_stage_inst.trcd.ora.U56.Y=1;
force uut.MEM_stage_inst.trcd.ora.U56.Y=0;
force uut.MEM_stage_inst.trcd.ora.U56.C0=1;
force uut.MEM_stage_inst.trcd.ora.U56.B0=1;
force uut.MEM_stage_inst.trcd.ora.U56.A1=1;
force uut.MEM_stage_inst.trcd.ora.U56.A0=1;
force uut.MEM_stage_inst.trcd.ora.U56.A0=0;
force uut.MEM_stage_inst.trcd.ora.U56.A1=0;
force uut.MEM_stage_inst.trcd.ora.U10.Y=1;
force uut.MEM_stage_inst.trcd.ora.U10.A=0;
force uut.MEM_stage_inst.trcd.ora.U56.B1=1;
force uut.MEM_stage_inst.trcd.ora.U65.B0=0;
force uut.MEM_stage_inst.trcd.ora.U65.B1=0;
force uut.MEM_stage_inst.trcd.ora.U11.Y=0;
force uut.MEM_stage_inst.trcd.ora.U11.A=1;
force uut.MEM_stage_inst.trcd.ora.U65.C0=0;
force uut.MEM_stage_inst.trcd.ora.U65.Y=1;
force uut.MEM_stage_inst.trcd.ora.U65.Y=0;
force uut.MEM_stage_inst.trcd.ora.U65.C0=1;
force uut.MEM_stage_inst.trcd.ora.U65.B0=1;
force uut.MEM_stage_inst.trcd.ora.U65.A1=1;
force uut.MEM_stage_inst.trcd.ora.U65.A0=1;
force uut.MEM_stage_inst.trcd.ora.U65.A0=0;
force uut.MEM_stage_inst.trcd.ora.U65.A1=0;
force uut.MEM_stage_inst.trcd.ora.U11.Y=1;
force uut.MEM_stage_inst.trcd.ora.U11.A=0;
force uut.MEM_stage_inst.trcd.ora.U65.B1=1;
force uut.MEM_stage_inst.trcd.ora.U40.Y=0;
force uut.MEM_stage_inst.trcd.ora.U40.A=1;
force uut.MEM_stage_inst.trcd.ora.U40.B=1;
force uut.MEM_stage_inst.trcd.ora.U40.B=0;
force uut.MEM_stage_inst.trcd.ora.U40.A=0;
force uut.MEM_stage_inst.trcd.ora.U40.Y=1;
force uut.MEM_stage_inst.trcd.ora.U41.A0N=0;
force uut.MEM_stage_inst.trcd.ora.U41.A1N=0;
force uut.MEM_stage_inst.trcd.ora.U41.Y=1;
force uut.MEM_stage_inst.trcd.ora.U41.Y=0;
force uut.MEM_stage_inst.trcd.ora.U41.B1=0;
force uut.MEM_stage_inst.trcd.ora.U41.B0=1;
force uut.MEM_stage_inst.trcd.ora.U41.B1=1;
force uut.MEM_stage_inst.trcd.ora.U41.B0=0;
force uut.MEM_stage_inst.trcd.ora.U41.A1N=1;
force uut.MEM_stage_inst.trcd.ora.U41.A0N=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[36].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[36].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[36].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[36].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[36].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[36].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[35].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[35].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[35].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[35].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[35].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[35].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[34].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[34].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[34].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[34].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[34].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[34].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[33].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[33].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[33].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[33].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[33].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[33].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[32].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[32].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[32].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[32].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[32].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[32].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[31].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[31].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[31].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[31].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[31].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[31].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[30].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[30].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[30].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[30].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[30].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[30].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[29].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[29].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[29].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[29].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[29].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[29].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[28].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[28].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[28].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[28].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[28].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[28].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[27].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[27].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[27].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[27].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[27].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[27].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[26].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[26].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[26].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[26].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[26].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[26].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[25].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[25].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[25].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[25].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[25].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[25].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[24].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[24].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[24].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[24].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[24].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[24].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[23].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[23].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[23].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[23].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[23].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[23].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[22].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[22].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[22].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[22].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[22].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[22].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[21].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[21].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[21].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[21].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[21].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[21].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[4].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[4].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[4].Q=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[4].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[4].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[4].D=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[4].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[4].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[3].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[3].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[3].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[3].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[3].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[3].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[2].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[2].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[2].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[2].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[2].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[2].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[1].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[1].RN=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[1].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[1].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[1].D=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[1].CK=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[0].CK=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[0].Q=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[0].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[0].RN=1;
force uut.EX_stage_inst.\pipeline_reg_out_reg[0].Q=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[0].D=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[0].RN=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[0].D=0;
force uut.EX_stage_inst.\pipeline_reg_out_reg[0].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[0].CK=1;
force uut.MEM_stage_inst.U3.Y=0;
force uut.MEM_stage_inst.U3.A=1;
force uut.MEM_stage_inst.U3.Y=1;
force uut.MEM_stage_inst.U3.A=0;
force uut.MEM_stage_inst.U4.Y=0;
force uut.MEM_stage_inst.U4.A=1;
force uut.MEM_stage_inst.U4.B=1;
force uut.MEM_stage_inst.U4.B=0;
force uut.MEM_stage_inst.U4.A=0;
force uut.MEM_stage_inst.U4.Y=1;
force uut.MEM_stage_inst.U5.Y=0;
force uut.MEM_stage_inst.U5.A=0;
force uut.MEM_stage_inst.U5.B=0;
force uut.MEM_stage_inst.U5.B=1;
force uut.MEM_stage_inst.U5.A=1;
force uut.MEM_stage_inst.U5.Y=1;
force uut.MEM_stage_inst.U6.Y=0;
force uut.MEM_stage_inst.U6.A=0;
force uut.MEM_stage_inst.U6.Y=1;
force uut.MEM_stage_inst.U6.A=1;
force uut.MEM_stage_inst.U7.Y=0;
force uut.MEM_stage_inst.U7.A=0;
force uut.MEM_stage_inst.U7.Y=1;
force uut.MEM_stage_inst.U7.A=1;
force uut.MEM_stage_inst.U8.Y=0;
force uut.MEM_stage_inst.U8.A=0;
force uut.MEM_stage_inst.U8.Y=1;
force uut.MEM_stage_inst.U8.A=1;
force uut.WB_stage_inst.U1.Y=0;
force uut.WB_stage_inst.U1.A=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[3].Q=1;
force uut.WB_stage_inst.U1.Y=1;
force uut.WB_stage_inst.U1.A=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[3].Q=0;
force uut.WB_stage_inst.U2.Y=0;
force uut.WB_stage_inst.U2.A=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[2].Q=1;
force uut.WB_stage_inst.U2.Y=1;
force uut.WB_stage_inst.U2.A=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[2].Q=0;
force uut.WB_stage_inst.U3.Y=0;
force uut.WB_stage_inst.U3.A=1;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[1].Q=1;
force uut.WB_stage_inst.U3.Y=1;
force uut.WB_stage_inst.U3.A=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[1].Q=0;
force uut.WB_stage_inst.U4.Y=0;
force uut.WB_stage_inst.U4.A=1;
force uut.WB_stage_inst.U4.Y=1;
force uut.WB_stage_inst.U4.A=0;
force uut.WB_stage_inst.U5.Y=0;
force uut.WB_stage_inst.U5.A=1;
force uut.WB_stage_inst.U5.Y=1;
force uut.WB_stage_inst.U5.A=0;
force uut.WB_stage_inst.U6.Y=0;
force uut.WB_stage_inst.U6.A=1;
force uut.WB_stage_inst.U6.Y=1;
force uut.WB_stage_inst.U6.A=0;
force uut.WB_stage_inst.U7.Y=0;
force uut.WB_stage_inst.U7.A=1;
force uut.WB_stage_inst.U7.Y=1;
force uut.WB_stage_inst.U7.A=0;
force uut.WB_stage_inst.U12.A0=0;
force uut.WB_stage_inst.U12.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[5].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[21].Q=1;
force uut.WB_stage_inst.U12.B1=1;
force uut.WB_stage_inst.U12.B0=1;
force uut.WB_stage_inst.U12.B0=0;
force uut.WB_stage_inst.U12.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[21].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[5].Q=1;
force uut.WB_stage_inst.U12.A1=1;
force uut.WB_stage_inst.U12.A0=1;
force uut.WB_stage_inst.U13.A0=0;
force uut.WB_stage_inst.U13.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[15].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[31].Q=1;
force uut.WB_stage_inst.U13.B1=1;
force uut.WB_stage_inst.U13.B0=1;
force uut.WB_stage_inst.U13.B0=0;
force uut.WB_stage_inst.U13.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[31].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[15].Q=1;
force uut.WB_stage_inst.U13.A1=1;
force uut.WB_stage_inst.U13.A0=1;
force uut.WB_stage_inst.U14.A0=0;
force uut.WB_stage_inst.U14.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[16].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[32].Q=1;
force uut.WB_stage_inst.U14.B1=1;
force uut.WB_stage_inst.U14.B0=1;
force uut.WB_stage_inst.U14.B0=0;
force uut.WB_stage_inst.U14.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[32].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[16].Q=1;
force uut.WB_stage_inst.U14.A1=1;
force uut.WB_stage_inst.U14.A0=1;
force uut.WB_stage_inst.U15.A0=0;
force uut.WB_stage_inst.U15.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[17].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[33].Q=1;
force uut.WB_stage_inst.U15.B1=1;
force uut.WB_stage_inst.U15.B0=1;
force uut.WB_stage_inst.U15.B0=0;
force uut.WB_stage_inst.U15.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[33].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[17].Q=1;
force uut.WB_stage_inst.U15.A1=1;
force uut.WB_stage_inst.U15.A0=1;
force uut.WB_stage_inst.U16.A0=0;
force uut.WB_stage_inst.U16.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[18].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[34].Q=1;
force uut.WB_stage_inst.U16.B1=1;
force uut.WB_stage_inst.U16.B0=1;
force uut.WB_stage_inst.U16.B0=0;
force uut.WB_stage_inst.U16.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[34].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[18].Q=1;
force uut.WB_stage_inst.U16.A1=1;
force uut.WB_stage_inst.U16.A0=1;
force uut.WB_stage_inst.U17.A0=0;
force uut.WB_stage_inst.U17.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[19].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[35].Q=1;
force uut.WB_stage_inst.U17.B1=1;
force uut.WB_stage_inst.U17.B0=1;
force uut.WB_stage_inst.U17.B0=0;
force uut.WB_stage_inst.U17.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[35].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[19].Q=1;
force uut.WB_stage_inst.U17.A1=1;
force uut.WB_stage_inst.U17.A0=1;
force uut.WB_stage_inst.U18.A0=0;
force uut.WB_stage_inst.U18.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[20].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[36].Q=1;
force uut.WB_stage_inst.U18.B1=1;
force uut.WB_stage_inst.U18.B0=1;
force uut.WB_stage_inst.U18.B0=0;
force uut.WB_stage_inst.U18.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[36].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[20].Q=1;
force uut.WB_stage_inst.U18.A1=1;
force uut.WB_stage_inst.U18.A0=1;
force uut.WB_stage_inst.U19.A0=0;
force uut.WB_stage_inst.U19.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[6].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[22].Q=1;
force uut.WB_stage_inst.U19.B1=1;
force uut.WB_stage_inst.U19.B0=1;
force uut.WB_stage_inst.U19.B0=0;
force uut.WB_stage_inst.U19.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[22].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[6].Q=1;
force uut.WB_stage_inst.U19.A1=1;
force uut.WB_stage_inst.U19.A0=1;
force uut.WB_stage_inst.U20.A0=0;
force uut.WB_stage_inst.U20.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[7].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[23].Q=1;
force uut.WB_stage_inst.U20.B1=1;
force uut.WB_stage_inst.U20.B0=1;
force uut.WB_stage_inst.U20.B0=0;
force uut.WB_stage_inst.U20.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[23].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[7].Q=1;
force uut.WB_stage_inst.U20.A1=1;
force uut.WB_stage_inst.U20.A0=1;
force uut.WB_stage_inst.U21.A0=0;
force uut.WB_stage_inst.U21.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[8].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[24].Q=1;
force uut.WB_stage_inst.U21.B1=1;
force uut.WB_stage_inst.U21.B0=1;
force uut.WB_stage_inst.U21.B0=0;
force uut.WB_stage_inst.U21.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[24].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[8].Q=1;
force uut.WB_stage_inst.U21.A1=1;
force uut.WB_stage_inst.U21.A0=1;
force uut.WB_stage_inst.U22.A0=0;
force uut.WB_stage_inst.U22.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[9].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[25].Q=1;
force uut.WB_stage_inst.U22.B1=1;
force uut.WB_stage_inst.U22.B0=1;
force uut.WB_stage_inst.U22.B0=0;
force uut.WB_stage_inst.U22.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[25].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[9].Q=1;
force uut.WB_stage_inst.U22.A1=1;
force uut.WB_stage_inst.U22.A0=1;
force uut.WB_stage_inst.U23.A0=0;
force uut.WB_stage_inst.U23.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[10].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[26].Q=1;
force uut.WB_stage_inst.U23.B1=1;
force uut.WB_stage_inst.U23.B0=1;
force uut.WB_stage_inst.U23.B0=0;
force uut.WB_stage_inst.U23.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[26].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[10].Q=1;
force uut.WB_stage_inst.U23.A1=1;
force uut.WB_stage_inst.U23.A0=1;
force uut.WB_stage_inst.U24.A0=0;
force uut.WB_stage_inst.U24.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[11].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[27].Q=1;
force uut.WB_stage_inst.U24.B1=1;
force uut.WB_stage_inst.U24.B0=1;
force uut.WB_stage_inst.U24.B0=0;
force uut.WB_stage_inst.U24.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[27].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[11].Q=1;
force uut.WB_stage_inst.U24.A1=1;
force uut.WB_stage_inst.U24.A0=1;
force uut.WB_stage_inst.U25.A0=0;
force uut.WB_stage_inst.U25.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[12].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[28].Q=1;
force uut.WB_stage_inst.U25.B1=1;
force uut.WB_stage_inst.U25.B0=1;
force uut.WB_stage_inst.U25.B0=0;
force uut.WB_stage_inst.U25.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[28].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[12].Q=1;
force uut.WB_stage_inst.U25.A1=1;
force uut.WB_stage_inst.U25.A0=1;
force uut.WB_stage_inst.U26.A0=0;
force uut.WB_stage_inst.U26.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[13].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[29].Q=1;
force uut.WB_stage_inst.U26.B1=1;
force uut.WB_stage_inst.U26.B0=1;
force uut.WB_stage_inst.U26.B0=0;
force uut.WB_stage_inst.U26.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[29].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[13].Q=1;
force uut.WB_stage_inst.U26.A1=1;
force uut.WB_stage_inst.U26.A0=1;
force uut.WB_stage_inst.U27.A0=0;
force uut.WB_stage_inst.U27.A1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[14].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[30].Q=1;
force uut.WB_stage_inst.U27.B1=1;
force uut.WB_stage_inst.U27.B0=1;
force uut.WB_stage_inst.U27.B0=0;
force uut.WB_stage_inst.U27.B1=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[30].Q=0;
force uut.MEM_stage_inst.\pipeline_reg_out_reg[14].Q=1;
force uut.WB_stage_inst.U27.A1=1;
force uut.WB_stage_inst.U27.A0=1;
force uut.hazard_detection_unit_inst.U13.Y=0;
force uut.hazard_detection_unit_inst.U13.B0=1;
force uut.hazard_detection_unit_inst.U13.C0=1;
force uut.hazard_detection_unit_inst.U16.Y=1;
force uut.hazard_detection_unit_inst.U14.Y=1;
force uut.hazard_detection_unit_inst.U2.A0=0;
force uut.hazard_detection_unit_inst.U33.C1=0;
force uut.hazard_detection_unit_inst.U33.C0=1;
force uut.hazard_detection_unit_inst.U33.C1=1;
force uut.hazard_detection_unit_inst.U33.C0=0;
force uut.hazard_detection_unit_inst.U33.B1=0;
force uut.hazard_detection_unit_inst.U33.B0=1;
force uut.hazard_detection_unit_inst.U33.B1=1;
force uut.hazard_detection_unit_inst.U33.B0=0;
force uut.hazard_detection_unit_inst.U33.A1=0;
force uut.hazard_detection_unit_inst.U33.A0=1;
force uut.hazard_detection_unit_inst.U33.A1=1;
force uut.hazard_detection_unit_inst.U33.A0=0;
force uut.hazard_detection_unit_inst.U32.B1=1;
force uut.hazard_detection_unit_inst.U32.B0=1;
force uut.hazard_detection_unit_inst.U32.B0=0;
force uut.hazard_detection_unit_inst.U32.B1=0;
force uut.hazard_detection_unit_inst.U32.A1N=0;
force uut.hazard_detection_unit_inst.U32.A0N=1;
force uut.hazard_detection_unit_inst.U32.A1N=1;
force uut.hazard_detection_unit_inst.U32.A0N=0;
force uut.hazard_detection_unit_inst.U31.C1=0;
force uut.hazard_detection_unit_inst.U31.C0=1;
force uut.hazard_detection_unit_inst.U31.C1=1;
force uut.hazard_detection_unit_inst.U31.C0=0;
force uut.hazard_detection_unit_inst.U31.B1=0;
force uut.hazard_detection_unit_inst.U31.B0=1;
force uut.hazard_detection_unit_inst.U31.B1=1;
force uut.hazard_detection_unit_inst.U31.B0=0;
force uut.hazard_detection_unit_inst.U31.A1=0;
force uut.hazard_detection_unit_inst.U31.A0=1;
force uut.hazard_detection_unit_inst.U31.A1=1;
force uut.hazard_detection_unit_inst.U31.A0=0;
force uut.hazard_detection_unit_inst.U30.B1=1;
force uut.hazard_detection_unit_inst.U30.B0=1;
force uut.hazard_detection_unit_inst.U30.B0=0;
force uut.hazard_detection_unit_inst.U30.B1=0;
force uut.hazard_detection_unit_inst.U30.A1N=0;
force uut.hazard_detection_unit_inst.U30.A0N=1;
force uut.hazard_detection_unit_inst.U30.A1N=1;
force uut.hazard_detection_unit_inst.U30.A0N=0;
force uut.hazard_detection_unit_inst.U29.B1=0;
force uut.hazard_detection_unit_inst.U29.B0=1;
force uut.hazard_detection_unit_inst.U29.B1=1;
force uut.hazard_detection_unit_inst.U29.B0=0;
force uut.hazard_detection_unit_inst.U29.A1=0;
force uut.hazard_detection_unit_inst.U29.A0=1;
force uut.hazard_detection_unit_inst.U29.A1=1;
force uut.hazard_detection_unit_inst.U29.A0=0;
force uut.hazard_detection_unit_inst.U28.B1=0;
force uut.hazard_detection_unit_inst.U28.B0=1;
force uut.hazard_detection_unit_inst.U28.B1=1;
force uut.hazard_detection_unit_inst.U28.B0=0;
force uut.hazard_detection_unit_inst.U28.A1=0;
force uut.hazard_detection_unit_inst.U28.A0=1;
force uut.hazard_detection_unit_inst.U28.A1=1;
force uut.hazard_detection_unit_inst.U28.A0=0;
force uut.hazard_detection_unit_inst.U27.C1=0;
force uut.hazard_detection_unit_inst.U27.C0=1;
force uut.hazard_detection_unit_inst.U27.C1=1;
force uut.hazard_detection_unit_inst.U27.C0=0;
force uut.hazard_detection_unit_inst.U27.B1=0;
force uut.hazard_detection_unit_inst.U27.B0=1;
force uut.hazard_detection_unit_inst.U27.B1=1;
force uut.hazard_detection_unit_inst.U27.B0=0;
force uut.hazard_detection_unit_inst.U27.A1=0;
force uut.hazard_detection_unit_inst.U27.A0=1;
force uut.hazard_detection_unit_inst.U27.A1=1;
force uut.hazard_detection_unit_inst.U27.A0=0;
force uut.hazard_detection_unit_inst.U26.B1=1;
force uut.hazard_detection_unit_inst.U26.B0=1;
force uut.hazard_detection_unit_inst.U26.B0=0;
force uut.hazard_detection_unit_inst.U26.B1=0;
force uut.hazard_detection_unit_inst.U26.A1N=0;
force uut.hazard_detection_unit_inst.U26.A0N=1;
force uut.hazard_detection_unit_inst.U26.A1N=1;
force uut.hazard_detection_unit_inst.U26.A0N=0;
force uut.hazard_detection_unit_inst.U25.C1=0;
force uut.hazard_detection_unit_inst.U25.C0=1;
force uut.hazard_detection_unit_inst.U25.C1=1;
force uut.hazard_detection_unit_inst.U25.C0=0;
force uut.hazard_detection_unit_inst.U25.B1=0;
force uut.hazard_detection_unit_inst.U25.B0=1;
force uut.hazard_detection_unit_inst.U25.B1=1;
force uut.hazard_detection_unit_inst.U25.B0=0;
force uut.hazard_detection_unit_inst.U25.A1=0;
force uut.hazard_detection_unit_inst.U25.A0=1;
force uut.hazard_detection_unit_inst.U25.A1=1;
force uut.hazard_detection_unit_inst.U25.A0=0;
force uut.hazard_detection_unit_inst.U24.B1=1;
force uut.hazard_detection_unit_inst.U24.B0=1;
force uut.hazard_detection_unit_inst.U24.B0=0;
force uut.hazard_detection_unit_inst.U24.B1=0;
force uut.hazard_detection_unit_inst.U24.A1N=0;
force uut.hazard_detection_unit_inst.U24.A0N=1;
force uut.hazard_detection_unit_inst.U24.A1N=1;
force uut.hazard_detection_unit_inst.U24.A0N=0;
force uut.hazard_detection_unit_inst.U23.B1=1;
force uut.hazard_detection_unit_inst.U23.B0=1;
force uut.hazard_detection_unit_inst.U23.B0=0;
force uut.hazard_detection_unit_inst.U23.B1=0;
force uut.hazard_detection_unit_inst.U23.A1=1;
force uut.hazard_detection_unit_inst.U23.A0=1;
force uut.hazard_detection_unit_inst.U23.A0=0;
force uut.hazard_detection_unit_inst.U23.A1=0;
force uut.hazard_detection_unit_inst.U22.Y=0;
force uut.hazard_detection_unit_inst.U23.C0=0;
force uut.hazard_detection_unit_inst.U22.B1=0;
force uut.hazard_detection_unit_inst.U22.B0=1;
force uut.hazard_detection_unit_inst.U22.B1=1;
force uut.hazard_detection_unit_inst.U22.B0=0;
force uut.hazard_detection_unit_inst.U22.A1=0;
force uut.hazard_detection_unit_inst.U22.A0=1;
force uut.hazard_detection_unit_inst.U22.A1=1;
force uut.hazard_detection_unit_inst.U22.A0=0;
force uut.hazard_detection_unit_inst.U21.B1=0;
force uut.hazard_detection_unit_inst.U21.B0=1;
force uut.hazard_detection_unit_inst.U21.B1=1;
force uut.hazard_detection_unit_inst.U21.B0=0;
force uut.hazard_detection_unit_inst.U21.A1=0;
force uut.hazard_detection_unit_inst.U21.A0=1;
force uut.hazard_detection_unit_inst.U21.A1=1;
force uut.hazard_detection_unit_inst.U21.A0=0;
force uut.hazard_detection_unit_inst.U25.Y=0;
force uut.hazard_detection_unit_inst.U16.C0=0;
force uut.hazard_detection_unit_inst.U24.Y=0;
force uut.hazard_detection_unit_inst.U16.B0=0;
force uut.hazard_detection_unit_inst.U16.A1=1;
force uut.hazard_detection_unit_inst.U16.A0=1;
force uut.hazard_detection_unit_inst.U16.A0=0;
force uut.hazard_detection_unit_inst.U16.A1=0;
force uut.hazard_detection_unit_inst.U27.Y=0;
force uut.hazard_detection_unit_inst.U14.C0=0;
force uut.hazard_detection_unit_inst.U26.Y=0;
force uut.hazard_detection_unit_inst.U14.B0=0;
force uut.hazard_detection_unit_inst.U14.A1=1;
force uut.hazard_detection_unit_inst.U14.A0=1;
force uut.hazard_detection_unit_inst.U14.A0=0;
force uut.hazard_detection_unit_inst.U14.A1=0;
force uut.hazard_detection_unit_inst.U14.Y=0;
force uut.hazard_detection_unit_inst.U14.B0=1;
force uut.hazard_detection_unit_inst.U14.C0=1;
force uut.hazard_detection_unit_inst.U26.Y=1;
force uut.hazard_detection_unit_inst.U27.Y=1;
force uut.hazard_detection_unit_inst.U13.C0=0;
force uut.hazard_detection_unit_inst.U16.Y=0;
force uut.hazard_detection_unit_inst.U16.B0=1;
force uut.hazard_detection_unit_inst.U16.C0=1;
force uut.hazard_detection_unit_inst.U24.Y=1;
force uut.hazard_detection_unit_inst.U25.Y=1;
force uut.hazard_detection_unit_inst.U13.B0=0;
force uut.hazard_detection_unit_inst.U23.Y=1;
force uut.hazard_detection_unit_inst.U13.A1=1;
force uut.hazard_detection_unit_inst.U21.Y=1;
force uut.hazard_detection_unit_inst.U13.A0=1;
force uut.hazard_detection_unit_inst.U13.A0=0;
force uut.hazard_detection_unit_inst.U13.A1=0;
force uut.hazard_detection_unit_inst.U21.Y=0;
force uut.hazard_detection_unit_inst.U23.Y=0;
force uut.hazard_detection_unit_inst.U23.C0=1;
force uut.hazard_detection_unit_inst.U22.Y=1;
force uut.hazard_detection_unit_inst.U31.Y=0;
force uut.hazard_detection_unit_inst.U9.C0=0;
force uut.hazard_detection_unit_inst.U30.Y=0;
force uut.hazard_detection_unit_inst.U9.B0=0;
force uut.hazard_detection_unit_inst.U9.A1=1;
force uut.hazard_detection_unit_inst.U9.A0=1;
force uut.hazard_detection_unit_inst.U9.A0=0;
force uut.hazard_detection_unit_inst.U9.A1=0;
force uut.hazard_detection_unit_inst.U33.Y=0;
force uut.hazard_detection_unit_inst.U8.C0=0;
force uut.hazard_detection_unit_inst.U32.Y=0;
force uut.hazard_detection_unit_inst.U8.B0=0;
force uut.hazard_detection_unit_inst.U8.A1=1;
force uut.hazard_detection_unit_inst.U8.A0=1;
force uut.hazard_detection_unit_inst.U8.A0=0;
force uut.hazard_detection_unit_inst.U8.A1=0;
force uut.hazard_detection_unit_inst.U8.Y=0;
force uut.hazard_detection_unit_inst.U8.B0=1;
force uut.hazard_detection_unit_inst.U8.C0=1;
force uut.hazard_detection_unit_inst.U32.Y=1;
force uut.hazard_detection_unit_inst.U33.Y=1;
force uut.hazard_detection_unit_inst.U7.C0=0;
force uut.hazard_detection_unit_inst.U9.Y=0;
force uut.hazard_detection_unit_inst.U9.B0=1;
force uut.hazard_detection_unit_inst.U9.C0=1;
force uut.hazard_detection_unit_inst.U30.Y=1;
force uut.hazard_detection_unit_inst.U31.Y=1;
force uut.hazard_detection_unit_inst.U7.B0=0;
force uut.hazard_detection_unit_inst.U29.Y=1;
force uut.hazard_detection_unit_inst.U7.A1=1;
force uut.hazard_detection_unit_inst.U6.C=0;
force uut.hazard_detection_unit_inst.U6.B=0;
force uut.hazard_detection_unit_inst.U6.A=0;
force uut.hazard_detection_unit_inst.U4.C=0;
force uut.hazard_detection_unit_inst.U4.B=0;
force uut.hazard_detection_unit_inst.U4.A=0;
force uut.hazard_detection_unit_inst.U28.Y=0;
force uut.hazard_detection_unit_inst.U3.C0=0;
force uut.hazard_detection_unit_inst.U3.Y=1;
force uut.hazard_detection_unit_inst.U7.A0=1;
force uut.hazard_detection_unit_inst.U7.A0=0;
force uut.hazard_detection_unit_inst.U7.A1=0;
force uut.hazard_detection_unit_inst.U3.Y=0;
force uut.hazard_detection_unit_inst.U3.C0=1;
force uut.hazard_detection_unit_inst.U29.Y=0;
force uut.hazard_detection_unit_inst.U28.Y=1;
force uut.hazard_detection_unit_inst.U3.B1=1;
force uut.hazard_detection_unit_inst.U3.B0=1;
force uut.hazard_detection_unit_inst.U3.B0=0;
force uut.hazard_detection_unit_inst.U3.B1=0;
force uut.hazard_detection_unit_inst.U3.A1=1;
force uut.hazard_detection_unit_inst.U3.A0=1;
force uut.hazard_detection_unit_inst.U3.A0=0;
force uut.hazard_detection_unit_inst.U3.A1=0;
force uut.hazard_detection_unit_inst.U2.Y=1;
force uut.hazard_detection_unit_inst.U2.Y=0;
force uut.hazard_detection_unit_inst.U6.Y=0;
force uut.hazard_detection_unit_inst.U6.A=1;
force uut.hazard_detection_unit_inst.U6.B=1;
force uut.hazard_detection_unit_inst.U6.C=1;
force uut.hazard_detection_unit_inst.U2.B1=0;
force uut.hazard_detection_unit_inst.U2.B0=1;
force uut.hazard_detection_unit_inst.U2.B1=1;
force uut.hazard_detection_unit_inst.U7.Y=1;
force uut.hazard_detection_unit_inst.U6.Y=1;
force uut.hazard_detection_unit_inst.U7.Y=0;
force uut.hazard_detection_unit_inst.U7.B0=1;
force uut.hazard_detection_unit_inst.U7.C0=1;
force uut.hazard_detection_unit_inst.U9.Y=1;
force uut.hazard_detection_unit_inst.U8.Y=1;
force uut.hazard_detection_unit_inst.U2.B0=0;
force uut.hazard_detection_unit_inst.U4.Y=0;
force uut.hazard_detection_unit_inst.U4.A=1;
force uut.hazard_detection_unit_inst.U4.B=1;
force uut.hazard_detection_unit_inst.U4.C=1;
force uut.hazard_detection_unit_inst.U2.A1=0;
force uut.hazard_detection_unit_inst.U2.A0=1;
force uut.hazard_detection_unit_inst.U2.A1=1;
force uut.hazard_detection_unit_inst.U13.Y=1;
force uut.hazard_detection_unit_inst.U4.Y=1;
force uut.hazard_detection_unit_inst.U5.Y=0;
force uut.hazard_detection_unit_inst.U5.A=1;
force uut.hazard_detection_unit_inst.U5.Y=1;
force uut.hazard_detection_unit_inst.U5.A=0;
force uut.hazard_detection_unit_inst.U10.Y=0;
force uut.hazard_detection_unit_inst.U10.A=1;
force uut.hazard_detection_unit_inst.U10.Y=1;
force uut.hazard_detection_unit_inst.U10.A=0;
force uut.hazard_detection_unit_inst.U11.Y=0;
force uut.hazard_detection_unit_inst.U11.A=1;
force uut.hazard_detection_unit_inst.U11.Y=1;
force uut.hazard_detection_unit_inst.U11.A=0;
force uut.hazard_detection_unit_inst.U12.Y=0;
force uut.hazard_detection_unit_inst.U12.A=1;
force uut.hazard_detection_unit_inst.U12.Y=1;
force uut.hazard_detection_unit_inst.U12.A=0;
force uut.hazard_detection_unit_inst.U15.Y=0;
force uut.hazard_detection_unit_inst.U15.A=1;
force uut.hazard_detection_unit_inst.U15.Y=1;
force uut.hazard_detection_unit_inst.U15.A=0;
force uut.hazard_detection_unit_inst.U17.Y=0;
force uut.hazard_detection_unit_inst.U17.A=1;
force uut.hazard_detection_unit_inst.U17.Y=1;
force uut.hazard_detection_unit_inst.U17.A=0;
force uut.hazard_detection_unit_inst.U18.Y=0;
force uut.hazard_detection_unit_inst.U18.A=1;
force uut.hazard_detection_unit_inst.U18.Y=1;
force uut.hazard_detection_unit_inst.U18.A=0;
force uut.hazard_detection_unit_inst.U19.Y=0;
force uut.hazard_detection_unit_inst.U19.A=1;
force uut.hazard_detection_unit_inst.U19.Y=1;
force uut.hazard_detection_unit_inst.U19.A=0;
force uut.hazard_detection_unit_inst.U20.Y=0;
force uut.hazard_detection_unit_inst.U20.A=1;
force uut.hazard_detection_unit_inst.U20.Y=1;
force uut.hazard_detection_unit_inst.U20.A=0;
