{
  "name": "core_arch::x86::avx512f::_mm_mask_cmp_ss_mask",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::vcmpss": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "num::<impl i8>::cast_unsigned": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the bit pattern of `self` reinterpreted as an unsigned integer of the same size.\n\n This produces the same result as an `as` cast, but ensures that the bit-width remains\n the same.\n\n # Examples\n\n ```\n\n ```\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": 9524,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:30752:1: 30758:2",
  "src": "pub fn _mm_mask_cmp_ss_mask<const IMM8: i32>(k1: __mmask8, a: __m128, b: __m128) -> __mmask8 {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 5);\n        let r = vcmpss(a, b, IMM8, k1 as i8, _MM_FROUND_CUR_DIRECTION);\n        r.cast_unsigned()\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm_mask_cmp_ss_mask(_1: u8, _2: core_arch::x86::__m128, _3: core_arch::x86::__m128) -> u8 {\n    let mut _0: u8;\n    let  _4: i8;\n    let mut _5: i8;\n    debug k1 => _1;\n    debug a => _2;\n    debug b => _3;\n    debug r => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = _1 as i8;\n        _4 = core_arch::x86::avx512f::vcmpss(_2, _3, IMM8, move _5, core_arch::x86::sse41::_MM_FROUND_CUR_DIRECTION) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        _0 = num::<impl i8>::cast_unsigned(_4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        return;\n    }\n}\n",
  "doc": " Compare the lower single-precision (32-bit) floating-point element in a and b based on the comparison operand specified by imm8, and store the result in mask vector k using zeromask k1 (the element is zeroed out when mask bit 0 is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_mask_cmp_ss_mask&expand=764)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}