# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do UART_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/QUARTUS/UART {E:/QUARTUS/UART/altpll0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altpll0
# 
# Top level modules:
# 	altpll0
# vlog -vlog01compat -work work +incdir+E:/QUARTUS/UART/db {E:/QUARTUS/UART/db/altpll0_altpll2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altpll0_altpll2
# 
# Top level modules:
# 	altpll0_altpll2
# vlog -sv -work work +incdir+E:/QUARTUS/UART {E:/QUARTUS/UART/UART_transmitter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_transmitter
# 
# Top level modules:
# 	UART_transmitter
# vlog -sv -work work +incdir+E:/QUARTUS/UART {E:/QUARTUS/UART/DEL.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DEL
# 
# Top level modules:
# 	DEL
# vlog -sv -work work +incdir+E:/QUARTUS/UART {E:/QUARTUS/UART/CONECT.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CONECT
# 
# Top level modules:
# 	CONECT
# 
# vlog -sv -work work +incdir+E:/QUARTUS/UART/simulation/modelsim {E:/QUARTUS/UART/simulation/modelsim/tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  all_uart
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps all_uart 
# ** Error: (vsim-3170) Could not find 'E:/QUARTUS/UART/simulation/modelsim/rtl_work.all_uart'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./UART_run_msim_rtl_verilog.do PAUSED at line 16
