<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
         Lattice Mapping Report File for Design Module 'semaforFPGA'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO3LF -p LCMXO3LF-6900C -t CABGA256 -s 6 -oc
     Industrial Semafor_complet_impl1.ngd -o Semafor_complet_impl1_map.ncd -pr
     Semafor_complet_impl1.prf -mp Semafor_complet_impl1.mrp -lpf C:/Proiect
     ED/FPGA Semafor_complet/impl1/Semafor_complet_impl1.lpf -lpf C:/Proiect
     ED/FPGA Semafor_complet/Semafor_complet.lpf -c 0 -gui -msgset C:/Proiect
     ED/FPGA Semafor_complet/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-6900CCABGA256
Target Performance:   6
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  01/15/25  18:48:01


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     43 out of  7485 (1%)
      PFU registers:           43 out of  6864 (1%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        38 out of  3432 (1%)
      SLICEs as Logic/ROM:     38 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         13 out of  3432 (0%)
   Number of LUT4s:         75 out of  6864 (1%)
      Number used as logic LUTs:         49
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 45 + 4(JTAG) out of 207 (24%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk_c: 14 loads, 14 rising, 0 falling (Driver: PIO clk )
     Net puls_c: 13 loads, 0 rising, 13 falling (Driver: puls_61 )

   Number of Clock Enables:  6
     Net puls_N_34_enable_1: 1 loads, 1 LSLICEs
     Net puls_N_34_enable_2: 1 loads, 1 LSLICEs
     Net puls_N_34_enable_3: 1 loads, 1 LSLICEs
     Net puls_N_34_enable_4: 1 loads, 1 LSLICEs
     Net puls_N_34_enable_5: 1 loads, 1 LSLICEs
     Net puls_N_34_enable_10: 3 loads, 3 LSLICEs
   Number of LSRs:  2
     Net n258: 9 loads, 9 LSLICEs
     Net n697: 13 loads, 13 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n697: 13 loads
     Net timp_c_0: 10 loads
     Net n258: 9 loads
     Net timp_buton_c_0: 9 loads
     Net timp_c_1: 9 loads
     Net puls_N_34_enable_10: 8 loads
     Net timp_c_2: 8 loads
     Net timp_buton_c_1: 7 loads
     Net timp_buton_c_2: 7 loads
     Net timp_c_3: 7 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| numar[23]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[22]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[21]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[20]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[19]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[18]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[17]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| numar[16]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[15]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[14]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[13]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[12]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[11]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[10]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[9]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[8]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[7]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[6]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| numar[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp_buton[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp_buton[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp_buton[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp_buton[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| timp_buton[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| timp_buton[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| puls                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rosu                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| galben              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| verde               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| verde_pietoni       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rosu_pietoni        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| buton               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i521 undriven or does not drive anything - clipped.
Signal puls_N_34 was merged into signal puls_c
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal numar_102_add_4_1/S0 undriven or does not drive anything - clipped.
Signal numar_102_add_4_1/CI undriven or does not drive anything - clipped.
Signal numar_102_add_4_25/S1 undriven or does not drive anything - clipped.
Signal numar_102_add_4_25/CO undriven or does not drive anything - clipped.
Block i523 was optimized away.
Block i1 was optimized away.

     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset

     and to the unrelated asynchronous reset signal 'rst_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 38 

     Type and instance name of component: 
   Register : timp__i1
   Register : numar_102__i1
   Register : verde_67
   Register : rosu_pietoni_68
   Register : numar_102__i24
   Register : numar_102__i23
   Register : numar_102__i22
   Register : numar_102__i21
   Register : numar_102__i20
   Register : numar_102__i19
   Register : numar_102__i18
   Register : numar_102__i17
   Register : numar_102__i16
   Register : numar_102__i15
   Register : numar_102__i14
   Register : numar_102__i13
   Register : numar_102__i12
   Register : numar_102__i11
   Register : numar_102__i10
   Register : numar_102__i9
   Register : numar_102__i8
   Register : numar_102__i7
   Register : numar_102__i6
   Register : numar_102__i5
   Register : numar_102__i4
   Register : numar_102__i3
   Register : numar_102__i2
   Register : timp__i6
   Register : timp__i5
   Register : timp__i4
   Register : timp__i3
   Register : timp__i2
   Register : timp_buton__i6
   Register : timp_buton__i5
   Register : timp_buton__i4
   Register : timp_buton__i3
   Register : timp_buton__i2
   Register : timp_buton__i1



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 60 MB
        






Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
