
---------- Begin Simulation Statistics ----------
final_tick                               591598550000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85063                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701460                       # Number of bytes of host memory used
host_op_rate                                    85346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7201.19                       # Real time elapsed on the host
host_tick_rate                               82152905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612554652                       # Number of instructions simulated
sim_ops                                     614592237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.591599                       # Number of seconds simulated
sim_ticks                                591598550000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.454467                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80155187                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91653622                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8643828                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        126204673                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10552056                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10734735                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          182679                       # Number of indirect misses.
system.cpu0.branchPred.lookups              160605734                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1063810                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018200                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5741993                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143207952                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15672781                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058472                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       52513813                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580290105                       # Number of instructions committed
system.cpu0.commit.committedOps             581309587                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1084483474                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.536024                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.289875                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    801361551     73.89%     73.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    166110379     15.32%     89.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44494770      4.10%     93.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40233543      3.71%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9501467      0.88%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2833876      0.26%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1974206      0.18%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2300901      0.21%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15672781      1.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1084483474                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887197                       # Number of function calls committed.
system.cpu0.commit.int_insts                561284666                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950837                       # Number of loads committed
system.cpu0.commit.membars                    2037577                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037583      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322232756     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969029     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70916574     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581309587                       # Class of committed instruction
system.cpu0.commit.refs                     251885631                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580290105                       # Number of Instructions Simulated
system.cpu0.committedOps                    581309587                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.019187                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.019187                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            178822572                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2914960                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79118587                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             650252684                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               468639337                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                437574761                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5750024                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8385837                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3623383                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  160605734                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                116953308                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    628348192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2319959                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     670658162                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          341                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17303822                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137069                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         457409517                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90707243                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572374                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1094410077                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.615331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918706                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               628643408     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               341493290     31.20%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                65313683      5.97%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44938404      4.11%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8024906      0.73%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3639945      0.33%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  310480      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041765      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4196      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1094410077                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       77304128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5814065                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148944047                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.520326                       # Inst execution rate
system.cpu0.iew.exec_refs                   265978813                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74781104                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              136846794                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            198607857                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2026645                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2851958                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77644098                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          633804423                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            191197709                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4980538                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609673663                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1066556                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5769821                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5750024                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7864420                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       109725                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8732302                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29098                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8572                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2409396                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18657020                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5709304                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8572                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       865447                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4948618                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                258669207                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604345202                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.873145                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225855638                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.515779                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604414480                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745156898                       # number of integer regfile reads
system.cpu0.int_regfile_writes              385226811                       # number of integer regfile writes
system.cpu0.ipc                              0.495249                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.495249                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038506      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339193501     55.18%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140953      0.67%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018099      0.17%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           194303584     31.61%     87.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73959508     12.03%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614654202                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1575187                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002563                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 282289     17.92%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1124064     71.36%     89.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               168832     10.72%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614190830                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2325401588                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604345152                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        686306881                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 627728762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614654202                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6075661                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       52494832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           108025                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3017189                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30246695                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1094410077                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.561631                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.805653                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          646712577     59.09%     59.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          318897058     29.14%     88.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          100904619      9.22%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20748568      1.90%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5434197      0.50%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             767812      0.07%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             604242      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             227130      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             113874      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1094410077                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.524577                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17414373                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3080209                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           198607857                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77644098                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1171714205                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11487550                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              151989898                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370569524                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6839909                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               475876349                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11812386                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13029                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            784181743                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             642565283                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          412322594                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                432762665                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8910696                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5750024                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             27947505                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41753065                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       784181699                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         83636                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2819                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14614529                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2774                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1702623134                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1277587406                       # The number of ROB writes
system.cpu0.timesIdled                       15124540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  847                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.141494                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4561614                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6152579                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           760712                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7911009                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            244343                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         393562                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          149219                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8883930                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3263                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           456497                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095806                       # Number of branches committed
system.cpu1.commit.bw_lim_events               864517                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054443                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5071101                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264547                       # Number of instructions committed
system.cpu1.commit.committedOps              33282650                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    197315868                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168677                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821689                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    183639873     93.07%     93.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6855572      3.47%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2313724      1.17%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1967610      1.00%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       492677      0.25%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       157819      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       947671      0.48%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76405      0.04%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       864517      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    197315868                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320854                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049332                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248844                       # Number of loads committed
system.cpu1.commit.membars                    2035979                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035979      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083610     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266771     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896152      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282650                       # Class of committed instruction
system.cpu1.commit.refs                      12162935                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264547                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282650                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.150075                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.150075                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177633899                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               306365                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4399131                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40134146                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5641111                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12085219                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                456677                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               567640                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2375208                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8883930                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5091994                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191936472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                49201                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40982213                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1521784                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044771                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5494737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4805957                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206533                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198192114                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211919                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.656788                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173439445     87.51%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14139011      7.13%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5829090      2.94%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3395412      1.71%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  932581      0.47%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  453014      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3268      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     152      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198192114                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         237271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              491764                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7722767                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184345                       # Inst execution rate
system.cpu1.iew.exec_refs                    13116762                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946312                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              152052787                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10348512                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018535                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           244942                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2983991                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38345989                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10170450                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           630084                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36579373                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1013355                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3588808                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                456677                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5712623                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        33413                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          169072                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5097                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          431                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1099668                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        69900                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           126                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94425                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        397339                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21652669                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36216666                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859362                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18607477                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182517                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36226165                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44950459                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24735391                       # number of integer regfile writes
system.cpu1.ipc                              0.162600                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162600                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036080      5.47%      5.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21964514     59.03%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11272305     30.29%     94.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936418      5.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37209457                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1174710                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031570                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 244825     20.84%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                817610     69.60%     90.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               112273      9.56%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36348073                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         273878481                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36216654                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43409402                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35291398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37209457                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054591                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5063338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            92769                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           148                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2156614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198192114                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187744                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652501                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          175800008     88.70%     88.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14500328      7.32%     96.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4294094      2.17%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1491873      0.75%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1462564      0.74%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             228330      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             294497      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              76926      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43494      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198192114                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187520                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6170237                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          528721                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10348512                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2983991                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       198429385                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   984760777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              164673785                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413829                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6678550                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6838068                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1488345                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5662                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48295657                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39161882                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26983651                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12786174                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5044252                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                456677                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13406939                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4569822                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48295645                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30471                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               592                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13271501                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           589                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   234804868                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77586038                       # The number of ROB writes
system.cpu1.timesIdled                           2491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3525550                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               670442                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4513195                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              20817                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1093774                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4854419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9679442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        81006                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29907                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33056780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2501218                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66089548                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2531125                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3408737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1595970                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3228930                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1444770                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1444768                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3408737                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           446                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14532945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14532945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    412766400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               412766400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              509                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4854540                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4854540    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4854540                       # Request fanout histogram
system.membus.respLayer1.occupancy        25249967907                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17110872577                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   591598550000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   591598550000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1148755500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1310592915.294782                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     13153500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3307479500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   585854772500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5743777500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     99221871                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        99221871                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     99221871                       # number of overall hits
system.cpu0.icache.overall_hits::total       99221871                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17731437                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17731437                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17731437                       # number of overall misses
system.cpu0.icache.overall_misses::total     17731437                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 234467426498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 234467426498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 234467426498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 234467426498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    116953308                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    116953308                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    116953308                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    116953308                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151611                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151611                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151611                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151611                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13223.261403                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13223.261403                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13223.261403                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13223.261403                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1700                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.945946                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16725661                       # number of writebacks
system.cpu0.icache.writebacks::total         16725661                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1005742                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1005742                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1005742                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1005742                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16725695                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16725695                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16725695                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16725695                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 208293017499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 208293017499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 208293017499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 208293017499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12453.474579                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12453.474579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12453.474579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12453.474579                       # average overall mshr miss latency
system.cpu0.icache.replacements              16725661                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     99221871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       99221871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17731437                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17731437                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 234467426498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 234467426498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    116953308                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    116953308                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151611                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151611                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13223.261403                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13223.261403                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1005742                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1005742                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16725695                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16725695                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 208293017499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 208293017499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12453.474579                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12453.474579                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999903                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          115947348                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16725661                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.932303                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999903                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        250632309                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       250632309                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227175172                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227175172                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227175172                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227175172                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23292461                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23292461                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23292461                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23292461                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 680713363893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 680713363893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 680713363893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 680713363893                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250467633                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250467633                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250467633                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250467633                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.092996                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092996                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.092996                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092996                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29224.621816                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29224.621816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29224.621816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29224.621816                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6218284                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       325643                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           118361                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4242                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.536596                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.766384                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15233415                       # number of writebacks
system.cpu0.dcache.writebacks::total         15233415                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8452774                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8452774                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8452774                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8452774                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14839687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14839687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14839687                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14839687                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 285194485490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 285194485490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 285194485490                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 285194485490                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059248                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059248                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059248                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059248                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19218.362590                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19218.362590                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19218.362590                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19218.362590                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15233415                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160623683                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160623683                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18929198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18929198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 451147235000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 451147235000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179552881                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179552881                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.105424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.105424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23833.404617                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23833.404617                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5778525                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5778525                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13150673                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13150673                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 218894668500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 218894668500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16645.130519                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16645.130519                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66551489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66551489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4363263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4363263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 229566128893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 229566128893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70914752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70914752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061528                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061528                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52613.406273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52613.406273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2674249                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2674249                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1689014                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1689014                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  66299816990                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  66299816990                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023818                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023818                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39253.562724                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39253.562724                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1157                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1157                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          762                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          762                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7168500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7168500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.397082                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.397082                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9407.480315                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9407.480315                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          741                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          741                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1456500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1456500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010943                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010943                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1701                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       680000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       680000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076547                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076547                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4822.695035                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4822.695035                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       539000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       539000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.076547                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.076547                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3822.695035                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3822.695035                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611470                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611470                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406730                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406730                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32472133000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32472133000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018200                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018200                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399460                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399460                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79837.073734                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79837.073734                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406730                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406730                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32065403000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32065403000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399460                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399460                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78837.073734                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78837.073734                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.967945                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243034433                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15246178                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.940679                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.967945                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518225398                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518225398                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16652931                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13841755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 863                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              152627                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30648176                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16652931                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13841755                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                863                       # number of overall hits
system.l2.overall_hits::.cpu1.data             152627                       # number of overall hits
system.l2.overall_hits::total                30648176                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             72763                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1390411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2171                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            915884                       # number of demand (read+write) misses
system.l2.demand_misses::total                2381229                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            72763                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1390411                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2171                       # number of overall misses
system.l2.overall_misses::.cpu1.data           915884                       # number of overall misses
system.l2.overall_misses::total               2381229                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6501420497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 139597205956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    204716499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93144113751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     239447456703                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6501420497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 139597205956                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    204716499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93144113751                       # number of overall miss cycles
system.l2.overall_miss_latency::total    239447456703                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16725694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15232166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1068511                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33029405                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16725694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15232166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1068511                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33029405                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.091281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.715557                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.857159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072094                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.091281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.715557                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.857159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072094                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89350.638333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100399.957966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94295.946108                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101698.592563                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100556.249190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89350.638333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100399.957966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94295.946108                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101698.592563                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100556.249190                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             140022                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4822                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.038158                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2398361                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1595970                       # number of writebacks
system.l2.writebacks::total                   1595970                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          47376                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50700                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         47376                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50700                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        72750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1343035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       912611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2330529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        72750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1343035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       912611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2551918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4882447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5773310998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 122860494556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    181436499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83787370264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 212602612317                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5773310998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 122860494556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    181436499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83787370264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 238930333923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451532946240                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.088171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.703032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.854096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070559                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.088171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.703032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.854096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147821                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79358.226777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91479.741448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85061.649789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91810.607437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91225.044750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79358.226777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91479.741448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85061.649789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91810.607437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93627.747413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92480.869990                       # average overall mshr miss latency
system.l2.replacements                        7309743                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3755815                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3755815                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3755815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3755815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29195815                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29195815                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29195815                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29195815                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2551918                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2551918                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 238930333923                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 238930333923                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93627.747413                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93627.747413                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 64                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.914894                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.853333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2767.441860                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1452.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2335.937500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       859500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       409500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1269000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.914894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.853333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19988.372093                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19828.125000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       219000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       297000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19909.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19800                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1276718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            79861                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1356579                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         806521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         665084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1471605                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81004747224                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66482902460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147487649684                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2083239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2828184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.387148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.892796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.520336                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100437.244937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99961.662677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100222.308081                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        24808                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2337                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27145                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       781713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       662747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1444460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71255480268                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59678545464                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 130934025732                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.375239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.889659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.510738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91152.993833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90047.251008                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90645.657015                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16652931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16653794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        72763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6501420497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    204716499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6706136996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16725694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16728728                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.715557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89350.638333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94295.946108                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89493.914592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        72750                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2133                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5773310998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    181436499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5954747497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.703032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79358.226777                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85061.649789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79520.685563                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12565037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        72766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12637803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       583890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       250800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          834690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  58592458732                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26661211291                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  85253670023                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13148927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       323566                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13472493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.775112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100348.453873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106304.670219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102138.123163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22568                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          936                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23504                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       561322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       249864                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       811186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51605014288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24108824800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  75713839088                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.042690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.772220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91934.779481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96487.788557                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93337.211303                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                89                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          531                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             549                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7371988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       225999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7597987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          614                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           638                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.864821                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.860502                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13883.216573                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12555.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13839.684882                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          431                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          446                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8511995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       303499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8815494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.701954                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.699060                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19749.408353                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20233.266667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19765.681614                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999834                       # Cycle average of tags in use
system.l2.tags.total_refs                    68453089                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7309935                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.364391                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.646018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.368651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.433603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.881780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.664633                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.052635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.178650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.244760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 535164127                       # Number of tag accesses
system.l2.tags.data_accesses                535164127                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4655936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85979328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        136512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58409344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    161443200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          310624320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4655936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       136512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4792448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102142080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102142080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          72749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1343427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         912646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2522550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4853505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1595970                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1595970                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7870094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145333906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           230751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98731385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    272893164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             525059299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7870094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       230751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8100845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172654379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172654379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172654379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7870094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145333906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          230751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98731385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    272893164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            697713678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1565509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     72749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1301318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    897111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2518790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004812945000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95737                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95737                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9019245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1473160                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4853505                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1595970                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4853505                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1595970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61404                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30461                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            215376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            215232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            212336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            238934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            872025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            382095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            313155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            290345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            315953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            323341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           262760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           251872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           232044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           227914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           220786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           217933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            112803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            135413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            168839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            147767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74059                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 185274062134                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23960505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            275125955884                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38662.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57412.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3513846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  987261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4853505                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1595970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1410946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  780896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  353741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  286519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  246125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  213077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  194779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  180469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  164590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  151038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 160485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 255207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 144436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  88057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  68164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  48544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  30353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  84228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  97279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  97973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  98637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1856465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.171020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.333451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.905598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1062428     57.23%     57.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       381382     20.54%     77.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91478      4.93%     82.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51738      2.79%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38956      2.10%     87.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32789      1.77%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27888      1.50%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24762      1.33%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       145044      7.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1856465                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.054535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.431396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    307.956550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95732     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95737                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.351943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.328311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.922804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81621     85.26%     85.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1460      1.53%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7976      8.33%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3152      3.29%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1052      1.10%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              327      0.34%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               96      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95737                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              306694464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3929856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100191104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               310624320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102142080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       518.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    525.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  591598455000                       # Total gap between requests
system.mem_ctrls.avgGap                      91728.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4655936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83284352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       136512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57415104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    161202560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100191104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7870093.664022672921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 140778492.442214429379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 230751.072665746062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97050785.536915197968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 272486401.462613463402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169356574.656918972731                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        72749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1343427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       912646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2522550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1595970                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2763127574                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  67471931813                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     92153359                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46055865845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 158742877293                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14172950567123                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37981.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50223.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43203.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50464.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62929.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8880461.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6704966940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3563747880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14655585420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4477533300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46699732560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     116955651210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     128684873760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       321742091070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.852062                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 333123556339                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19754540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 238720453661                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6550300260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3481536795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19560015720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3694303620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46699732560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     199543870620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59136899520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       338666659095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.460259                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 151246016567                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19754540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 420597993433                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5928120265.060241                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28200434294.826752                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     96.39%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        58500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 223431967500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99564568000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 492033982000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5087661                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5087661                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5087661                       # number of overall hits
system.cpu1.icache.overall_hits::total        5087661                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4333                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4333                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4333                       # number of overall misses
system.cpu1.icache.overall_misses::total         4333                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    300636500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    300636500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    300636500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    300636500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5091994                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5091994                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5091994                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5091994                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000851                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000851                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000851                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000851                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69382.990999                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69382.990999                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69382.990999                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69382.990999                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          213                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3002                       # number of writebacks
system.cpu1.icache.writebacks::total             3002                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1299                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1299                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1299                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1299                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3034                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3034                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3034                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3034                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    219047500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    219047500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    219047500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    219047500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000596                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000596                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000596                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000596                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72197.593935                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72197.593935                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72197.593935                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72197.593935                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3002                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5087661                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5087661                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4333                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4333                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    300636500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    300636500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5091994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5091994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000851                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000851                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69382.990999                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69382.990999                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1299                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1299                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3034                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3034                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    219047500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    219047500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72197.593935                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72197.593935                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.209207                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5016802                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3002                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1671.153231                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350018500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.209207                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975288                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975288                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10187022                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10187022                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9065536                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9065536                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9065536                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9065536                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2681426                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2681426                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2681426                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2681426                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254878967246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254878967246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254878967246                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254878967246                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11746962                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11746962                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11746962                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11746962                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.228265                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.228265                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.228265                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.228265                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95053.515274                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95053.515274                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95053.515274                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95053.515274                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1779516                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       230017                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            32772                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3141                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.299890                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.230500                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1068352                       # number of writebacks
system.cpu1.dcache.writebacks::total          1068352                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2026188                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2026188                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2026188                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2026188                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       655238                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       655238                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       655238                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       655238                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61869807802                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61869807802                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61869807802                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61869807802                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055779                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055779                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055779                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055779                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94423.412259                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94423.412259                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94423.412259                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94423.412259                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1068352                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8223313                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8223313                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1627921                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1627921                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 128243049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 128243049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9851234                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9851234                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165250                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165250                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78777.194655                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78777.194655                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1303710                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1303710                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       324211                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       324211                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28229910000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28229910000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032911                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032911                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87072.647134                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87072.647134                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       842223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        842223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1053505                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1053505                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 126635917746                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 126635917746                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895728                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895728                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555726                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555726                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 120204.382273                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 120204.382273                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       722478                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       722478                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331027                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331027                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33639897802                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33639897802                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174617                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174617                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101622.821709                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101622.821709                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7273000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7273000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323340                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323340                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48165.562914                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48165.562914                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092077                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092077                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71290.697674                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71290.697674                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       773000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       773000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262673                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262673                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6780.701754                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6780.701754                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       661000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       661000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262673                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262673                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5798.245614                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5798.245614                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591319                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591319                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426608                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426608                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35605920000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35605920000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419095                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419095                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83462.851142                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83462.851142                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426608                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426608                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35179312000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35179312000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419095                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419095                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82462.851142                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82462.851142                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.827217                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10737528                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1081747                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.926099                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350030000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.827217                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900851                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900851                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26613354                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26613354                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 591598550000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30202383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5351785                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29274598                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5713773                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4691024                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            598                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2853688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2853688                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16728728                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13473656                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          638                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50177048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45712817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3218922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99117857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2140886656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1949796672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       386304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136758720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4227828352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12027944                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103848960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45058934                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059223                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238982                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42421479     94.15%     94.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2606808      5.79%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  30234      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    413      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45058934                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66076068733                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22871019226                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25096478590                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1623063876                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4572457                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               715282481500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 331465                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714000                       # Number of bytes of host memory used
host_op_rate                                   333390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2323.76                       # Real time elapsed on the host
host_tick_rate                               53225752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770245865                       # Number of instructions simulated
sim_ops                                     774718007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123684                       # Number of seconds simulated
sim_ticks                                123683931500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.453828                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               16662502                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            18626930                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1384207                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         24038595                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1537676                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1565730                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           28054                       # Number of indirect misses.
system.cpu0.branchPred.lookups               32126564                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7938                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8894                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1186264                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21162934                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4195847                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2641974                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       26142921                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84484732                       # Number of instructions committed
system.cpu0.commit.committedOps              85796850                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    235689585                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.364025                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.265043                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    203618590     86.39%     86.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14677531      6.23%     92.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7044098      2.99%     95.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3342755      1.42%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1522506      0.65%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       594715      0.25%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       482318      0.20%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       211225      0.09%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4195847      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    235689585                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2361204                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80581745                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19290516                       # Number of loads committed
system.cpu0.commit.membars                    1970163                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1970822      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62241418     72.55%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19299018     22.49%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2190544      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85796850                       # Class of committed instruction
system.cpu0.commit.refs                      21490020                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84484732                       # Number of Instructions Simulated
system.cpu0.committedOps                     85796850                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.910207                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.910207                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            164421694                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               203549                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14792065                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             117905364                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                19510626                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 52646037                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1187054                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               127622                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1960606                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   32126564                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19220057                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    213693313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               238895                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     126116549                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4877                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        29833                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2779736                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130666                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24608085                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          18200178                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.512944                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         239726017                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.541633                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.965368                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               159264270     66.44%     66.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                46895324     19.56%     86.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26115250     10.89%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4210176      1.76%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  591054      0.25%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  957161      0.40%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  920669      0.38%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  763753      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8360      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           239726017                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1824                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1188                       # number of floating regfile writes
system.cpu0.idleCycles                        6142037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1258343                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25271802                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.425765                       # Inst execution rate
system.cpu0.iew.exec_refs                    26607177                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2489450                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11082182                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25494866                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            789142                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           905768                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2796939                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111814056                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24117727                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           981109                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104682113                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                144602                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18906531                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1187054                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19154791                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       159939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           67428                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          325                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          607                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4102                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6204350                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       597435                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           607                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       605382                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        652961                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 78344996                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103151974                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751391                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 58867701                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.419542                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103369835                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135341004                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75886085                       # number of integer regfile writes
system.cpu0.ipc                              0.343618                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.343618                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1976103      1.87%      1.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76625397     72.52%     74.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29911      0.03%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67479      0.06%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 64      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                735      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                62      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24468922     23.16%     97.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2493461      2.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            471      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105663221                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1996                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3944                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1918                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2295                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     456492                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004320                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 361434     79.18%     79.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.01%     79.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     91      0.02%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 85626     18.76%     97.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9245      2.03%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               32      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             104141614                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         451565151                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103150056                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        137829508                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 108874235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105663221                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2939821                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       26017209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60143                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        297847                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11145100                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    239726017                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.440767                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.967389                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          179233781     74.77%     74.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34713769     14.48%     89.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16640224      6.94%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3665770      1.53%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2902035      1.21%     98.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             985118      0.41%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1149932      0.48%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             244732      0.10%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             190656      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      239726017                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.429756                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1179554                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          226033                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25494866                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2796939                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2611                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       245868054                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1499888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               33503561                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62319904                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                623601                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                20939900                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13125656                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                87813                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            149420852                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             114481929                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           84056114                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52785965                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1756588                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1187054                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16688840                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21736215                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1964                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       149418888                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     114620697                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            906906                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6208117                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        906857                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   343429401                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227992414                       # The number of ROB writes
system.cpu0.timesIdled                         200929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  349                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.606690                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15252745                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16470457                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           977322                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20785729                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1023883                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1030198                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6315                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27687807                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2244                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1076                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           976525                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18659200                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3577589                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2246779                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       26536242                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73206481                       # Number of instructions committed
system.cpu1.commit.committedOps              74328920                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    175314379                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.423975                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.347942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    147210408     83.97%     83.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12920745      7.37%     91.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6095283      3.48%     94.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3269460      1.86%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1235122      0.70%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       406944      0.23%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       378487      0.22%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       220341      0.13%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3577589      2.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    175314379                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1471206                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69511883                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16340906                       # Number of loads committed
system.cpu1.commit.membars                    1683813                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1683813      2.27%      2.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54915221     73.88%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16341982     21.99%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1387728      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74328920                       # Class of committed instruction
system.cpu1.commit.refs                      17729710                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73206481                       # Number of Instructions Simulated
system.cpu1.committedOps                     74328920                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.454412                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.454412                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            116971826                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  818                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14081552                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104736597                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12627397                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 46827950                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                976810                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1584                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1780538                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27687807                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16838379                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    160900388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               169174                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     111033380                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1955214                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.154096                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17306526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16276628                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.617955                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         179184521                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.627878                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.961621                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               107221461     59.84%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                42228720     23.57%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24119964     13.46%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3579662      2.00%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  347597      0.19%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  951071      0.53%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     313      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  735162      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     571      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           179184521                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         494321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1055612                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22624504                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.515863                       # Inst execution rate
system.cpu1.iew.exec_refs                    22476187                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1473174                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10241271                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22716287                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            704159                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           323980                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1746322                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          100787564                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21003013                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           882082                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             92689683                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                230806                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8359191                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                976810                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8693777                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        26172                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             687                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6375381                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       357518                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       558774                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        496838                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 71803957                       # num instructions consuming a value
system.cpu1.iew.wb_count                     91634089                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.738648                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 53037831                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.509988                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91871522                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               120758474                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67692449                       # number of integer regfile writes
system.cpu1.ipc                              0.407430                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.407430                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1684077      1.80%      1.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             69111437     73.86%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  93      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21300204     22.76%     98.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1475858      1.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              93571765                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     539704                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005768                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 513348     95.12%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26318      4.88%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   38      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              92427392                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         366959878                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     91634089                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        127246233                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  98117193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 93571765                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2670371                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       26458644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            92123                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        423592                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11995137                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    179184521                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.522209                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.065199                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          128000145     71.43%     71.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27506731     15.35%     86.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15162140      8.46%     95.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3370487      1.88%     97.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2331322      1.30%     98.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1137890      0.64%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1282139      0.72%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             227615      0.13%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             166052      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      179184521                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.520772                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1035511                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          181206                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22716287                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1746322                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    264                       # number of misc regfile reads
system.cpu1.numCycles                       179678842                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    67546570                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24503497                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53895698                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                624424                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13593502                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5373944                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35533                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            135609804                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102935407                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75721748                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47243193                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1692248                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                976810                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8733681                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21826050                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       135609804                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      84133838                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            711027                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4121785                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        711061                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   272601224                       # The number of ROB reads
system.cpu1.rob.rob_writes                  205695443                       # The number of ROB writes
system.cpu1.timesIdled                           4527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2634218                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               718112                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3888461                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1073                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                699960                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4369112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8693122                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       110350                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        44135                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3097914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2301682                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6195983                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2345817                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4281963                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       354174                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3970180                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1048                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            883                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4281963                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            58                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13059898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13059898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    302140992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               302140992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1454                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4368765                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4368765    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4368765                       # Request fanout histogram
system.membus.respLayer1.occupancy        22746168719                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10933308304                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   123683931500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   123683931500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        23436250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   25179746.613422                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       450500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     70964000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   122933971500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    749960000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18968570                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18968570                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18968570                       # number of overall hits
system.cpu0.icache.overall_hits::total       18968570                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       251487                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        251487                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       251487                       # number of overall misses
system.cpu0.icache.overall_misses::total       251487                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6784829499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6784829499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6784829499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6784829499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19220057                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19220057                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19220057                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19220057                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013085                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013085                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013085                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013085                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26978.847809                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26978.847809                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26978.847809                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26978.847809                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2222                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       227603                       # number of writebacks
system.cpu0.icache.writebacks::total           227603                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23883                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23883                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23883                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23883                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       227604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       227604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       227604                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       227604                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6002244499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6002244499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6002244499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6002244499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011842                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011842                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011842                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011842                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26371.436789                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26371.436789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26371.436789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26371.436789                       # average overall mshr miss latency
system.cpu0.icache.replacements                227603                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18968570                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18968570                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       251487                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       251487                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6784829499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6784829499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19220057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19220057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26978.847809                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26978.847809                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23883                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23883                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       227604                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       227604                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6002244499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6002244499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011842                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011842                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26371.436789                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26371.436789                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999989                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19196391                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           227637                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            84.328958                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999989                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38667719                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38667719                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     19661124                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19661124                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     19661124                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19661124                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4717684                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4717684                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4717684                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4717684                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 331396419995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 331396419995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 331396419995                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 331396419995                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24378808                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24378808                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24378808                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24378808                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.193516                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.193516                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.193516                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.193516                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70245.573886                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70245.573886                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70245.573886                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70245.573886                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11218186                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        13063                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           185399                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            188                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.508341                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.484043                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1779148                       # number of writebacks
system.cpu0.dcache.writebacks::total          1779148                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2944551                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2944551                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2944551                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2944551                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1773133                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1773133                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1773133                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1773133                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 144257455998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 144257455998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 144257455998                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 144257455998                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072733                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072733                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072733                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072733                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81357.380410                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81357.380410                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81357.380410                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81357.380410                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1779147                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     18794086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       18794086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4056021                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4056021                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 281799407000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 281799407000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22850107                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22850107                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.177506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.177506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69476.811634                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69476.811634                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2345413                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2345413                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1710608                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1710608                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 139258076000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 139258076000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074862                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074862                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81408.526091                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81408.526091                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       867038                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        867038                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       661663                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       661663                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  49597012995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  49597012995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.432827                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.432827                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74958.117644                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74958.117644                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       599138                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       599138                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62525                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62525                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4999379998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4999379998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040901                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040901                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79958.096729                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79958.096729                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       669743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       669743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7276                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7276                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    182813000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    182813000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       677019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       677019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010747                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010747                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25125.481034                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25125.481034                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          591                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          591                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6685                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6685                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    162768000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    162768000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009874                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009874                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24348.242334                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24348.242334                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       661335                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       661335                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          573                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          573                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7022000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7022000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       661908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       661908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000866                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000866                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12254.799302                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12254.799302                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          561                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          561                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6461000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6461000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000848                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000848                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11516.934046                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11516.934046                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          909                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          909                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     32112500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     32112500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8894                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8894                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.102204                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.102204                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35327.282728                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35327.282728                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          909                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          909                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     31203500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     31203500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.102204                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.102204                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34327.282728                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34327.282728                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994223                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           22783894                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1780083                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.799344                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994223                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999819                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999819                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53233309                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53233309                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              188215                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              360583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              147002                       # number of demand (read+write) hits
system.l2.demand_hits::total                   696297                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             188215                       # number of overall hits
system.l2.overall_hits::.cpu0.data             360583                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                497                       # number of overall hits
system.l2.overall_hits::.cpu1.data             147002                       # number of overall hits
system.l2.overall_hits::total                  696297                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1417827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            937273                       # number of demand (read+write) misses
system.l2.demand_misses::total                2398765                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39389                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1417827                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4276                       # number of overall misses
system.l2.overall_misses::.cpu1.data           937273                       # number of overall misses
system.l2.overall_misses::total               2398765                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3223175000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 136957848872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    365177500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86616787702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     227162989074                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3223175000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 136957848872                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    365177500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86616787702                       # number of overall miss cycles
system.l2.overall_miss_latency::total    227162989074                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          227604                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1778410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1084275                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3095062                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         227604                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1778410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1084275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3095062                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.173059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.797244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.895873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.864424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.775030                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.173059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.797244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.895873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.864424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.775030                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81829.317830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96597.009982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85401.660430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92413.616633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94699.976477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81829.317830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96597.009982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85401.660430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92413.616633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94699.976477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              73143                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2833                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.818214                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1846746                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              354175                       # number of writebacks
system.l2.writebacks::total                    354175                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          17392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               18741                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         17392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              18741                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1400435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       936001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2380024                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1400435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       936001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2000432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4380456                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2828877002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 121945769389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    320520000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77184962206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 202280128597                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2828877002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 121945769389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    320520000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77184962206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 179301304032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 381581432629                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.173007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.787465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.882254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.863251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.768975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.173007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.787465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.882254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.863251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.415305                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71840.846230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87077.064904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76114.937070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82462.478358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84990.793621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71840.846230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87077.064904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76114.937070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82462.478358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89631.291657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87109.979561                       # average overall mshr miss latency
system.l2.replacements                        6648659                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       419546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           419546                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       419546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       419546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2571393                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2571393                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2571396                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2571396                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2000432                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2000432                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 179301304032                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 179301304032                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89631.291657                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89631.291657                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   43                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           153                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                243                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       412000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       180500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       592500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              286                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.874286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.810811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.849650                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2692.810458                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2005.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2438.271605                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          150                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           240                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3063500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1783000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4846500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.810811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.839161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20423.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19811.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20193.750000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          158                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              221                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       667500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       667500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            245                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.882682                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.902041                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4224.683544                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3020.361991                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          157                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          220                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3222000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1242500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4464500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.877095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.897959                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20522.292994                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20293.181818                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15176                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          48104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86611                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4736820500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4010894500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8747715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.768140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.983249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98470.407866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104160.139715                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101000.046184                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1555                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          240                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1795                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        46549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38267                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          84816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4192398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3613120500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7805518500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.743309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.977121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.833269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90064.190423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94418.702799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92028.844793                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        188215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             188712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            43665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3223175000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    365177500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3588352500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       227604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         232377                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.173059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.895873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.187906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81829.317830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85401.660430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82179.148059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        43588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2828877002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    320520000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3149397002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.173007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.882254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.187575                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71840.846230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76114.937070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72253.762549                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       346063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       146346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            492409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1369723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       898766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2268489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 132221028372                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  82605893202                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 214826921574                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1715786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1045112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2760898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.798306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.859971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.821649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96531.217167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91910.345075                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94700.446674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15837                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1032                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16869                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1353886                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       897734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2251620                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 117753371389                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  73571841706                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 191325213095                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.789076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.815539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86974.362235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81952.829798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84972.248024                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           78                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                78                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           68                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              68                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       225500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       225500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          146                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           146                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.465753                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.465753                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3316.176471                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3316.176471                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1105499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1105499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.390411                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.390411                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19394.719298                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19394.719298                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999959                       # Cycle average of tags in use
system.l2.tags.total_refs                     8054534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6648811                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.211425                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.334386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.573325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.655174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.458714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.942849                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.395850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.085292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.374107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55342211                       # Number of tag accesses
system.l2.tags.data_accesses                 55342211                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2520128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      89647680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        269504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59904640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    127131712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          279473664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2520128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       269504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2789632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22667136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22667136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1400745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         936010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1986433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4366776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       354174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20375549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        724812665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2178973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        484336480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1027875735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2259579402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20375549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2178973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22554522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183266619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183266619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183266619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20375549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       724812665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2178973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       484336480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1027875735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2442846022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1384258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    931651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1981837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000670476250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7457877                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             326471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4366776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354177                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4366776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25442                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7745                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            250824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            255081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            247511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            216528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            214540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            343101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            354185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            305317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           237207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           251504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           241621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           258105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           244980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17754                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 138829207481                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21706670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            220229219981                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31978.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50728.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3417193                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  314254                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4366776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1129923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  743827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  451742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  325272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  258329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  219676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  188999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  165089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  142077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  121055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 109473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 185165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  95519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  66436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  53348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  40896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  28668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  15128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       956321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.719598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.526893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.962001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       450789     47.14%     47.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       178219     18.64%     65.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54821      5.73%     71.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36449      3.81%     75.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28461      2.98%     78.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22449      2.35%     80.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18276      1.91%     82.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15898      1.66%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       150959     15.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       956321                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     207.321156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     92.171021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    357.506294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17239     82.33%     82.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1606      7.67%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          995      4.75%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          496      2.37%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          145      0.69%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          135      0.64%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           99      0.47%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           45      0.21%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           43      0.21%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           34      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           34      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           18      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           17      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           14      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            8      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            7      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.543983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.515722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15601     74.50%     74.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              649      3.10%     77.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3622     17.30%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              857      4.09%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              149      0.71%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               46      0.22%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              277845376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1628288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22171584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               279473664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22667328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2246.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2259.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123683889500                       # Total gap between requests
system.mem_ctrls.avgGap                      26198.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2520128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     88592512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       269504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59625664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    126837568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22171584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20375548.945094779134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 716281500.155903458595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2178973.426309625618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 482080924.149795472622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1025497544.117119193077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179260019.722125351429                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1400745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       936010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1986433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       354177                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1202790419                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64075184717                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    145116345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38524690122                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 116281438378                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3006460747833                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30545.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45743.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34461.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41158.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58537.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8488582.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3103829400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1649732040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15206907660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          817728660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9763556400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54835991580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1316952960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        86694698700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        700.937443                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2936699894                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4130100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 116617131606                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3724281120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1979506155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15790217100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          990641160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9763556400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      55101150450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1093661280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88443013665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        715.072787                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2360278427                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4130100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 117193553073                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    161935954.545455                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   288767032.340962                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       120000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1127469500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89839317000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  33844614500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16833413                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16833413                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16833413                       # number of overall hits
system.cpu1.icache.overall_hits::total       16833413                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4966                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4966                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4966                       # number of overall misses
system.cpu1.icache.overall_misses::total         4966                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    393352000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    393352000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    393352000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    393352000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16838379                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16838379                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16838379                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16838379                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79209.021345                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79209.021345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79209.021345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79209.021345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4773                       # number of writebacks
system.cpu1.icache.writebacks::total             4773                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          193                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          193                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4773                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4773                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4773                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4773                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    378336500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    378336500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    378336500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    378336500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000283                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000283                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000283                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000283                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79265.975278                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79265.975278                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79265.975278                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79265.975278                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4773                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16833413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16833413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4966                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4966                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    393352000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    393352000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16838379                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16838379                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79209.021345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79209.021345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          193                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4773                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4773                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    378336500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    378336500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79265.975278                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79265.975278                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16912079                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4805                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3519.683455                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33681531                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33681531                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17060368                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17060368                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17060368                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17060368                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4112785                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4112785                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4112785                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4112785                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 288665561988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 288665561988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 288665561988                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 288665561988                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21173153                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21173153                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21173153                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21173153                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194245                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194245                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194245                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194245                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 70187.369869                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70187.369869                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 70187.369869                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70187.369869                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2331461                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        20486                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            30250                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            255                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.073091                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.337255                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1083918                       # number of writebacks
system.cpu1.dcache.writebacks::total          1083918                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3033724                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3033724                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3033724                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3033724                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1079061                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1079061                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1079061                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1079061                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  90407180497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  90407180497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  90407180497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  90407180497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050964                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83783.197147                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83783.197147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83783.197147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83783.197147                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1083917                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16817768                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16817768                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3529283                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3529283                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 242211237500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 242211237500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20347051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20347051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.173454                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.173454                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68629.021107                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68629.021107                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2489232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2489232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1040051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1040051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86350326500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86350326500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83025.088674                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83025.088674                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       242600                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        242600                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       583502                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       583502                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46454324488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46454324488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       826102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       826102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.706332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.706332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79612.965316                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79612.965316                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       544492                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       544492                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39010                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39010                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4056853997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4056853997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103995.231915                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103995.231915                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       555418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       555418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6427                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6427                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    169526000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    169526000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       561845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       561845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011439                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011439                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26377.158861                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26377.158861                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6309                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6309                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    153330000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    153330000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011229                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011229                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24303.376129                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24303.376129                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       561278                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       561278                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          346                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          346                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3194000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3194000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       561624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       561624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000616                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000616                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9231.213873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9231.213873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          346                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          346                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2848000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2848000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000616                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000616                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8231.213873                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8231.213873                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          551                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          551                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     22468000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     22468000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1076                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1076                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.512082                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.512082                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 40776.769510                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 40776.769510                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          551                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          551                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     21917000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     21917000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.512082                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.512082                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 39776.769510                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 39776.769510                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.657142                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19266088                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1085547                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.747816                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.657142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989286                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989286                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45680916                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45680916                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 123683931500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2995671                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       773721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2675896                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6294485                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3665739                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1078                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           907                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           102134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          102134                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        232378                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2763293                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          146                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          146                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       682812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5339347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3254640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9291118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     29133248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    227683776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       610944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138764352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              396192320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10318597                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22842816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13414753                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.186519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397881                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10956788     81.68%     81.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2413830     17.99%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44135      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13414753                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6193726413                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2671474648                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         341487340                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1629345119                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7198422                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
