// Seed: 3326290541
module module_0 ();
  wire id_1;
  module_3 modCall_1 ();
  assign module_2.id_3 = 0;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
  initial id_1 = id_1;
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1
);
  assign {id_1, id_1, id_1, 1} = 1'd0;
  assign id_0 = 1;
  always id_0.id_1 <= #1 1 + id_1;
  module_0 modCall_1 ();
  supply0 id_3;
  always $display(1, !id_3, id_3);
endmodule
module module_3 ();
  wire  id_1;
  wire  id_2;
  uwire id_3;
  assign id_2 = id_3;
  wand id_4;
  reg  id_5;
  assign id_3 = id_2;
  initial $display((1'b0), id_4, 1'h0, id_2);
  wire id_6;
  always begin : LABEL_0
    id_5 <= 1;
  end
  assign id_4 = id_2;
  assign id_6 = 1;
  wire id_7;
  wire id_8;
  reg id_9, id_10, id_11;
  assign id_2 = (1 - 1);
  always id_11 <= id_5;
endmodule
