<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_F_U_16409035</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_16409035'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_F_U_16409035')">rsnoc_z_H_R_G_T2_F_U_16409035</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod935.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod935.html#Toggle" >  0.23</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod935.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod935.html#inst_tag_299047"  onclick="showContent('inst_tag_299047')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.TransportToGeneric.If</a></td>
<td class="s3 cl rt"> 33.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod935.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod935.html#Toggle" >  0.23</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod935.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_F_U_16409035'>
<hr>
<a name="inst_tag_299047"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_299047" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.TransportToGeneric.If</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod935.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod935.html#Toggle" >  0.23</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod935.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.99</td>
<td class="s7 cl rt"> 71.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.20</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.56</td>
<td class="s6 cl rt"> 62.54</td>
<td class="s0 cl rt">  2.17</td>
<td class="s0 cl rt">  0.07</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.46</td>
<td class="wht cl rt"></td>
<td><a href="mod4.html#inst_tag_191" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod216.html#inst_tag_44092" id="tag_urg_inst_44092">FsmCurState</a></td>
<td class="s2 cl rt"> 23.91</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1148.html#inst_tag_357049" id="tag_urg_inst_357049">Ibe</a></td>
<td class="s4 cl rt"> 47.96</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.22</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod163.html#inst_tag_28747" id="tag_urg_inst_28747">Im</a></td>
<td class="s5 cl rt"> 50.70</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod484.html#inst_tag_165235" id="tag_urg_inst_165235">Ip</a></td>
<td class="s5 cl rt"> 52.82</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.74</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod351.html#inst_tag_136430" id="tag_urg_inst_136430">Is</a></td>
<td class="s1 cl rt"> 15.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod991.html#inst_tag_304607" id="tag_urg_inst_304607">Ise</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254345" id="tag_urg_inst_254345">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod268.html#inst_tag_47751" id="tag_urg_inst_47751">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod915.html#inst_tag_298426" id="tag_urg_inst_298426">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_2.html#inst_tag_45054" id="tag_urg_inst_45054">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_16409035'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod935.html" >rsnoc_z_H_R_G_T2_F_U_16409035</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71662
 EXPRESSION (u_9d54 ? u_ab1f : 8'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod935.html" >rsnoc_z_H_R_G_T2_F_U_16409035</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">1.74  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3050</td>
<td class="rt">7</td>
<td class="rt">0.23  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1525</td>
<td class="rt">4</td>
<td class="rt">0.26  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1525</td>
<td class="rt">3</td>
<td class="rt">0.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">2</td>
<td class="rt">4.08  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1382</td>
<td class="rt">7</td>
<td class="rt">0.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">691</td>
<td class="rt">4</td>
<td class="rt">0.58  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">691</td>
<td class="rt">3</td>
<td class="rt">0.43  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1668</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">834</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">834</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_2e4d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d54</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopBack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_Len1H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_Len1H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_HdrVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDatum[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspHdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspUser[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod935.html" >rsnoc_z_H_R_G_T2_F_U_16409035</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">71662</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71662      ,	Sys_Pwr_Idle
            	            
71663      ,	Sys_Pwr_WakeUp
            	              
71664      ,	WrCxt
            	     
71665      );
             
71666      	input  [27:0]  AddrMask        ;
           	                                
71667      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
71668      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
71669      	input  [2:0]   CxtRd_Echo      ;
           	                                
71670      	input          CxtRd_Head      ;
           	                                
71671      	input  [6:0]   CxtRd_Len1      ;
           	                                
71672      	input  [3:0]   CxtRd_OpcT      ;
           	                                
71673      	input          CxtRd_RdAlign   ;
           	                                
71674      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
71675      	output [7:0]   CxtWr_AddLd0    ;
           	                                
71676      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
71677      	output [2:0]   CxtWr_Echo      ;
           	                                
71678      	output         CxtWr_Head      ;
           	                                
71679      	output [6:0]   CxtWr_Len1      ;
           	                                
71680      	output [3:0]   CxtWr_OpcT      ;
           	                                
71681      	output         CxtWr_RdAlign   ;
           	                                
71682      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
71683      	input          Debug           ;
           	                                
71684      	input          Empty           ;
           	                                
71685      	input          PathFound       ;
           	                                
71686      	input  [215:0] ReqRx_Data      ;
           	                                
71687      	input          ReqRx_Head      ;
           	                                
71688      	output         ReqRx_Rdy       ;
           	                                
71689      	input          ReqRx_Tail      ;
           	                                
71690      	input          ReqRx_Vld       ;
           	                                
71691      	output [215:0] ReqTx_Data      ;
           	                                
71692      	output         ReqTx_Head      ;
           	                                
71693      	input          ReqTx_Rdy       ;
           	                                
71694      	output         ReqTx_Tail      ;
           	                                
71695      	output         ReqTx_Vld       ;
           	                                
71696      	input  [215:0] RspRx_Data      ;
           	                                
71697      	input          RspRx_Head      ;
           	                                
71698      	output         RspRx_Rdy       ;
           	                                
71699      	input          RspRx_Tail      ;
           	                                
71700      	input          RspRx_Vld       ;
           	                                
71701      	output [215:0] RspTx_Data      ;
           	                                
71702      	output         RspTx_Head      ;
           	                                
71703      	input          RspTx_Rdy       ;
           	                                
71704      	output         RspTx_Tail      ;
           	                                
71705      	output         RspTx_Vld       ;
           	                                
71706      	input          SubFound        ;
           	                                
71707      	input          Sys_Clk         ;
           	                                
71708      	input          Sys_Clk_ClkS    ;
           	                                
71709      	input          Sys_Clk_En      ;
           	                                
71710      	input          Sys_Clk_EnS     ;
           	                                
71711      	input          Sys_Clk_RetRstN ;
           	                                
71712      	input          Sys_Clk_RstN    ;
           	                                
71713      	input          Sys_Clk_Tm      ;
           	                                
71714      	output         Sys_Pwr_Idle    ;
           	                                
71715      	output         Sys_Pwr_WakeUp  ;
           	                                
71716      	output         WrCxt           ;
           	                                
71717      	wire [1:0]   u_298c              ;
           	                                  
71718      	wire [15:0]  u_4c36              ;
           	                                  
71719      	wire         u_6_IDLE_WAIT       ;
           	                                  
71720      	wire         u_6_RSP_IDLE        ;
           	                                  
71721      	wire         u_6_WAIT_RSP        ;
           	                                  
71722      	wire [13:0]  u_7df2_3            ;
           	                                  
71723      	wire [1:0]   u_7df2_4            ;
           	                                  
71724      	wire [13:0]  u_8bb4_3            ;
           	                                  
71725      	wire [1:0]   u_8bb4_4            ;
           	                                  
71726      	wire         u_9d54              ;
           	                                  
71727      	wire [15:0]  u_ab1f              ;
           	                                  
71728      	wire [1:0]   u_b9ec              ;
           	                                  
71729      	wire [1:0]   u_bdb6              ;
           	                                  
71730      	wire [1:0]   Arb_Gnt             ;
           	                                  
71731      	wire         Arb_Rdy             ;
           	                                  
71732      	wire [1:0]   Arb_Req             ;
           	                                  
71733      	wire         Arb_Vld             ;
           	                                  
71734      	wire [1:0]   CurState            ;
           	                                  
71735      	wire         CxtRdy              ;
           	                                  
71736      	wire         CxtVld              ;
           	                                  
71737      	wire         LoopBack            ;
           	                                  
71738      	wire         LoopPld             ;
           	                                  
71739      	wire [13:0]  NullRx_RouteId      ;
           	                                  
71740      	wire [1:0]   NullRx_Status       ;
           	                                  
71741      	wire [13:0]  NullTx_RouteId      ;
           	                                  
71742      	wire [1:0]   NullTx_Status       ;
           	                                  
71743      	wire         Pwr_BusErr_Idle     ;
           	                                  
71744      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
71745      	wire         Pwr_Cxt_Idle        ;
           	                                  
71746      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
71747      	wire         Req_HdrVld          ;
           	                                  
71748      	wire [215:0] ReqTx0_Data         ;
           	                                  
71749      	wire         ReqTx0_Head         ;
           	                                  
71750      	wire         ReqTx0_Rdy          ;
           	                                  
71751      	wire         ReqTx0_Tail         ;
           	                                  
71752      	wire         ReqTx0_Vld          ;
           	                                  
71753      	wire [215:0] Rsp_Data            ;
           	                                  
71754      	wire         Rsp_Rdy             ;
           	                                  
71755      	wire         Rsp_Vld             ;
           	                                  
71756      	wire [15:0]  RspBe               ;
           	                                  
71757      	wire [145:0] RspDatum            ;
           	                                  
71758      	wire [69:0]  RspHdr              ;
           	                                  
71759      	wire         RspRdy              ;
           	                                  
71760      	wire [7:0]   RspUser             ;
           	                                  
71761      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
71762      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
71763      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
71764      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
71765      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
71766      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
71767      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
71768      	wire [215:0] RxErr_Data          ;
           	                                  
71769      	wire         RxErr_Head          ;
           	                                  
71770      	wire         RxErr_Rdy           ;
           	                                  
71771      	wire         RxErr_Tail          ;
           	                                  
71772      	wire         RxErr_Vld           ;
           	                                  
71773      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
71774      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
71775      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
71776      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
71777      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
71778      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
71779      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
71780      	assign u_298c = RxErr_Data [196:195];
           	                                     
71781      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
71782      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
71783      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
71784      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
71785      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
71786      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
71787      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
71788      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
71789      	assign u_8bb4_4 = NullRx_Status;
           	                                
71790      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
71791      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
71792      		.Gnt( Arb_Gnt )
           		               
71793      	,	.Rdy( Arb_Rdy )
           	 	               
71794      	,	.Req( Arb_Req )
           	 	               
71795      	,	.ReqArbIn( 2'b0 )
           	 	                 
71796      	,	.Sys_Clk( Sys_Clk )
           	 	                   
71797      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
71798      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
71799      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
71800      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
71801      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
71802      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
71803      	,	.Sys_Pwr_Idle( )
           	 	                
71804      	,	.Sys_Pwr_WakeUp( )
           	 	                  
71805      	,	.Vld( Arb_Vld )
           	 	               
71806      	);
           	  
71807      	assign NullTx_RouteId = u_7df2_3;
           	                                 
71808      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
71809      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
71810      	assign NullTx_Status = u_7df2_4;
           	                                
71811      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
71812      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
71813      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
71814      	assign RspUser = { 8'b0 };
           	                          
71815      	assign RspWord_Hdr_User = RspUser;
           	                                  
71816      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
71817      	assign RspHdr =
           	               
71818      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
71819      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
71820      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_299047">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_F_U_16409035">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
