// Seed: 501477206
module module_0 (
    output logic id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    output logic id_4
);
  always @(negedge -1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_4 = -1;
    end else id_0 <= id_1;
  end
endmodule
module module_0 #(
    parameter id_1 = 32'd54,
    parameter id_6 = 32'd77,
    parameter id_9 = 32'd9
) (
    output logic id_0,
    input  uwire _id_1,
    input  wor   id_2,
    output tri1  id_3,
    output wor   module_1
);
  logic [1 : 1 'b0] _id_6;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic [7:0][id_6 : -1 'b0] id_7;
  wire [id_6  ==  1 : -1 'b0] id_8, _id_9;
  wire [id_1 : -1] id_10;
  wor id_11 = -1;
  assign id_4 = id_8;
  assign id_7[id_9] = 1;
  always @(posedge id_10) if (1) if (-1) id_0 = id_11;
endmodule
