{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 00:31:54 2019 " "Info: Processing started: Fri Oct 11 00:31:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file givencomps/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "GivenComps/Memoria.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "GivenComps/Memoria.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "GivenComps/Memoria.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/se132.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend/se132.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE132 " "Info: Found entity 1: SE132" {  } { { "SignExtend/SE132.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/SignExtend/SE132.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/se1632.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend/se1632.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE1632 " "Info: Found entity 1: SE1632" {  } { { "SignExtend/SE1632.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/SignExtend/SE1632.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "InstrucaoR/ADDI.v " "Warning: Can't analyze file -- file InstrucaoR/ADDI.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxB " "Info: Found entity 1: MuxB" {  } { { "Multiplexadores/MuxB.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxC " "Info: Found entity 1: MuxC" {  } { { "Multiplexadores/MuxC.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxD " "Info: Found entity 1: MuxD" {  } { { "Multiplexadores/MuxD.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxE " "Info: Found entity 1: MuxE" {  } { { "Multiplexadores/MuxE.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxE.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxa.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxA " "Info: Found entity 1: MuxA" {  } { { "Multiplexadores/MuxA.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxG " "Info: Found entity 1: MuxG" {  } { { "Multiplexadores/MuxG.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxh.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxh.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxH " "Info: Found entity 1: MuxH" {  } { { "Multiplexadores/MuxH.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxH.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxI " "Info: Found entity 1: MuxI" {  } { { "Multiplexadores/MuxI.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxI.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxf.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxF " "Info: Found entity 1: MuxF" {  } { { "Multiplexadores/MuxF.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controle " "Info: Elaborating entity \"Controle\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "WriteCond GND " "Warning (13410): Pin \"WriteCond\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Wr GND " "Warning (13410): Pin \"Wr\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCWrite GND " "Warning (13410): Pin \"EPCWrite\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ShiftSrc GND " "Warning (13410): Pin \"ShiftSrc\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ShiftAmt GND " "Warning (13410): Pin \"ShiftAmt\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DivCtrl GND " "Warning (13410): Pin \"DivCtrl\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultCtrl GND " "Warning (13410): Pin \"MultCtrl\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HICtrl GND " "Warning (13410): Pin \"HICtrl\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LOCtrl GND " "Warning (13410): Pin \"LOCtrl\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WriteHI GND " "Warning (13410): Pin \"WriteHI\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WriteLO GND " "Warning (13410): Pin \"WriteLO\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExceptionCtrl\[0\] GND " "Warning (13410): Pin \"ExceptionCtrl\[0\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExceptionCtrl\[1\] GND " "Warning (13410): Pin \"ExceptionCtrl\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluSrcA\[0\] GND " "Warning (13410): Pin \"AluSrcA\[0\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluOp\[1\] GND " "Warning (13410): Pin \"AluOp\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluOp\[2\] GND " "Warning (13410): Pin \"AluOp\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCSource\[1\] GND " "Warning (13410): Pin \"PCSource\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCSource\[2\] GND " "Warning (13410): Pin \"PCSource\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IorD\[0\] GND " "Warning (13410): Pin \"IorD\[0\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IorD\[1\] GND " "Warning (13410): Pin \"IorD\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IorD\[2\] GND " "Warning (13410): Pin \"IorD\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ShiftCtrl\[1\] GND " "Warning (13410): Pin \"ShiftCtrl\[1\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ShiftCtrl\[2\] GND " "Warning (13410): Pin \"ShiftCtrl\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MemToReg\[2\] GND " "Warning (13410): Pin \"MemToReg\[2\]\" is stuck at GND" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~8 " "Info: Register \"estado~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~9 " "Info: Register \"estado~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~10 " "Info: Register \"estado~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~12 " "Info: Register \"estado~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~13 " "Info: Register \"estado~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~14 " "Info: Register \"estado~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projetoVerilog " "Warning: Ignored assignments for entity \"projetoVerilog\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projetoVerilog -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projetoVerilog -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVerilog -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVerilog -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[0\] " "Warning (15610): No output dependent on input pin \"Funct\[0\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[1\] " "Warning (15610): No output dependent on input pin \"Funct\[1\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[2\] " "Warning (15610): No output dependent on input pin \"Funct\[2\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[3\] " "Warning (15610): No output dependent on input pin \"Funct\[3\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[4\] " "Warning (15610): No output dependent on input pin \"Funct\[4\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct\[5\] " "Warning (15610): No output dependent on input pin \"Funct\[5\]\"" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Info: Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Info: Implemented 19 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 00:31:57 2019 " "Info: Processing ended: Fri Oct 11 00:31:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 00:31:59 2019 " "Info: Processing started: Fri Oct 11 00:31:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "projetoVerilog EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design projetoVerilog" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "Critical Warning: No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[0\] " "Info: Pin Funct\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Funct[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[1\] " "Info: Pin Funct\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Funct[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[2\] " "Info: Pin Funct\[2\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Funct[2] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[3\] " "Info: Pin Funct\[3\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Funct[3] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[4\] " "Info: Pin Funct\[4\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Funct[4] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[5\] " "Info: Pin Funct\[5\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Funct[5] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 5 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteCond " "Info: Pin WriteCond not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { WriteCond } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 6 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteCond } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCWrite " "Info: Pin PCWrite not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { PCWrite } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 7 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Info: Pin RegWrite not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { RegWrite } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 8 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr " "Info: Pin Wr not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Wr } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 9 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRWrite " "Info: Pin IRWrite not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { IRWrite } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 10 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegA " "Info: Pin WriteRegA not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { WriteRegA } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 11 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegB " "Info: Pin WriteRegB not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { WriteRegB } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 12 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutControl " "Info: Pin AluOutControl not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { AluOutControl } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 13 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutControl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCWrite " "Info: Pin EPCWrite not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { EPCWrite } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 14 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftSrc " "Info: Pin ShiftSrc not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { ShiftSrc } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 15 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ShiftSrc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftAmt " "Info: Pin ShiftAmt not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { ShiftAmt } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 16 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ShiftAmt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DivCtrl " "Info: Pin DivCtrl not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { DivCtrl } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 17 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivCtrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultCtrl " "Info: Pin MultCtrl not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { MultCtrl } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 18 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultCtrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HICtrl " "Info: Pin HICtrl not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { HICtrl } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 19 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HICtrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOCtrl " "Info: Pin LOCtrl not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { LOCtrl } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 20 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOCtrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteHI " "Info: Pin WriteHI not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { WriteHI } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 21 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteHI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteLO " "Info: Pin WriteLO not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { WriteLO } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 22 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteLO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExceptionCtrl\[0\] " "Info: Pin ExceptionCtrl\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { ExceptionCtrl[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExceptionCtrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExceptionCtrl\[1\] " "Info: Pin ExceptionCtrl\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { ExceptionCtrl[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExceptionCtrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcA\[0\] " "Info: Pin AluSrcA\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { AluSrcA[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcA\[1\] " "Info: Pin AluSrcA\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { AluSrcA[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcB\[0\] " "Info: Pin AluSrcB\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { AluSrcB[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcB\[1\] " "Info: Pin AluSrcB\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { AluSrcB[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcB\[2\] " "Info: Pin AluSrcB\[2\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { AluSrcB[2] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOp\[0\] " "Info: Pin AluOp\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { AluOp[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOp\[1\] " "Info: Pin AluOp\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { AluOp[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOp\[2\] " "Info: Pin AluOp\[2\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { AluOp[2] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSource\[0\] " "Info: Pin PCSource\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { PCSource[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCSource[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSource\[1\] " "Info: Pin PCSource\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { PCSource[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCSource[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSource\[2\] " "Info: Pin PCSource\[2\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { PCSource[2] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCSource[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD\[0\] " "Info: Pin IorD\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { IorD[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IorD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD\[1\] " "Info: Pin IorD\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { IorD[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IorD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD\[2\] " "Info: Pin IorD\[2\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { IorD[2] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IorD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftCtrl\[0\] " "Info: Pin ShiftCtrl\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { ShiftCtrl[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ShiftCtrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftCtrl\[1\] " "Info: Pin ShiftCtrl\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { ShiftCtrl[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ShiftCtrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftCtrl\[2\] " "Info: Pin ShiftCtrl\[2\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { ShiftCtrl[2] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ShiftCtrl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[0\] " "Info: Pin RegDst\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { RegDst[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[1\] " "Info: Pin RegDst\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { RegDst[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[2\] " "Info: Pin RegDst\[2\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { RegDst[2] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg\[0\] " "Info: Pin MemToReg\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { MemToReg[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg\[1\] " "Info: Pin MemToReg\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { MemToReg[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg\[2\] " "Info: Pin MemToReg\[2\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { MemToReg[2] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg\[3\] " "Info: Pin MemToReg\[3\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { MemToReg[3] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { reset } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 3 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { clock } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[5\] " "Info: Pin Opcode\[5\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Opcode[5] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 4 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[4\] " "Info: Pin Opcode\[4\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Opcode[4] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 4 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[3\] " "Info: Pin Opcode\[3\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Opcode[3] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 4 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[2\] " "Info: Pin Opcode\[2\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Opcode[2] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 4 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[0\] " "Info: Pin Opcode\[0\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Opcode[0] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 4 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[1\] " "Info: Pin Opcode\[1\] not assigned to an exact location on the device" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { Opcode[1] } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 4 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/tiago/downloads/quartus 2/quartus/bin/pin_planner.ppl" { clock } } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/tiago/Documentos/projetoHW/Quartus II/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 13 43 0 " "Info: Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 13 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.350 ns register register " "Info: Estimated most critical path is register to register delay of 1.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns estado.OPERAR 1 REG LAB_X2_Y1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y1; Fanout = 10; REG Node = 'estado.OPERAR'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado.OPERAR } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns ShiftCtrl\[0\]~0 2 COMB LAB_X2_Y1 2 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'ShiftCtrl\[0\]~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { estado.OPERAR ShiftCtrl[0]~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 1.350 ns ShiftCtrl\[0\]~reg0 3 REG LAB_X2_Y1 4 " "Info: 3: + IC(0.201 ns) + CELL(0.746 ns) = 1.350 ns; Loc. = LAB_X2_Y1; Fanout = 4; REG Node = 'ShiftCtrl\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 75.41 % ) " "Info: Total cell delay = 1.018 ns ( 75.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 24.59 % ) " "Info: Total interconnect delay = 0.332 ns ( 24.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { estado.OPERAR ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Warning: Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteCond 0 " "Info: Pin \"WriteCond\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCWrite 0 " "Info: Pin \"PCWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWrite 0 " "Info: Pin \"RegWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Wr 0 " "Info: Pin \"Wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRWrite 0 " "Info: Pin \"IRWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegA 0 " "Info: Pin \"WriteRegA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegB 0 " "Info: Pin \"WriteRegB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutControl 0 " "Info: Pin \"AluOutControl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCWrite 0 " "Info: Pin \"EPCWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftSrc 0 " "Info: Pin \"ShiftSrc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftAmt 0 " "Info: Pin \"ShiftAmt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DivCtrl 0 " "Info: Pin \"DivCtrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultCtrl 0 " "Info: Pin \"MultCtrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HICtrl 0 " "Info: Pin \"HICtrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOCtrl 0 " "Info: Pin \"LOCtrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteHI 0 " "Info: Pin \"WriteHI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteLO 0 " "Info: Pin \"WriteLO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExceptionCtrl\[0\] 0 " "Info: Pin \"ExceptionCtrl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExceptionCtrl\[1\] 0 " "Info: Pin \"ExceptionCtrl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcA\[0\] 0 " "Info: Pin \"AluSrcA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcA\[1\] 0 " "Info: Pin \"AluSrcA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcB\[0\] 0 " "Info: Pin \"AluSrcB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcB\[1\] 0 " "Info: Pin \"AluSrcB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcB\[2\] 0 " "Info: Pin \"AluSrcB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOp\[0\] 0 " "Info: Pin \"AluOp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOp\[1\] 0 " "Info: Pin \"AluOp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOp\[2\] 0 " "Info: Pin \"AluOp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCSource\[0\] 0 " "Info: Pin \"PCSource\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCSource\[1\] 0 " "Info: Pin \"PCSource\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCSource\[2\] 0 " "Info: Pin \"PCSource\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IorD\[0\] 0 " "Info: Pin \"IorD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IorD\[1\] 0 " "Info: Pin \"IorD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IorD\[2\] 0 " "Info: Pin \"IorD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftCtrl\[0\] 0 " "Info: Pin \"ShiftCtrl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftCtrl\[1\] 0 " "Info: Pin \"ShiftCtrl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftCtrl\[2\] 0 " "Info: Pin \"ShiftCtrl\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst\[0\] 0 " "Info: Pin \"RegDst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst\[1\] 0 " "Info: Pin \"RegDst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst\[2\] 0 " "Info: Pin \"RegDst\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemToReg\[0\] 0 " "Info: Pin \"MemToReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemToReg\[1\] 0 " "Info: Pin \"MemToReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemToReg\[2\] 0 " "Info: Pin \"MemToReg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemToReg\[3\] 0 " "Info: Pin \"MemToReg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 00:32:06 2019 " "Info: Processing ended: Fri Oct 11 00:32:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 00:32:08 2019 " "Info: Processing started: Fri Oct 11 00:32:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 00:32:10 2019 " "Info: Processing ended: Fri Oct 11 00:32:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 00:32:11 2019 " "Info: Processing started: Fri Oct 11 00:32:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register estado.WAIT ShiftCtrl\[0\]~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"estado.WAIT\" and destination register \"ShiftCtrl\[0\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.591 ns + Longest register register " "Info: + Longest register to register delay is 1.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns estado.WAIT 1 REG LCFF_X2_Y1_N19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y1_N19; Fanout = 8; REG Node = 'estado.WAIT'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado.WAIT } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.346 ns) 0.617 ns ShiftCtrl\[0\]~0 2 COMB LCCOMB_X2_Y1_N4 2 " "Info: 2: + IC(0.271 ns) + CELL(0.346 ns) = 0.617 ns; Loc. = LCCOMB_X2_Y1_N4; Fanout = 2; COMB Node = 'ShiftCtrl\[0\]~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { estado.WAIT ShiftCtrl[0]~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.746 ns) 1.591 ns ShiftCtrl\[0\]~reg0 3 REG LCFF_X2_Y1_N7 4 " "Info: 3: + IC(0.228 ns) + CELL(0.746 ns) = 1.591 ns; Loc. = LCFF_X2_Y1_N7; Fanout = 4; REG Node = 'ShiftCtrl\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.092 ns ( 68.64 % ) " "Info: Total cell delay = 1.092 ns ( 68.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.499 ns ( 31.36 % ) " "Info: Total interconnect delay = 0.499 ns ( 31.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { estado.WAIT ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "1.591 ns" { estado.WAIT {} ShiftCtrl[0]~0 {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.271ns 0.228ns } { 0.000ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns ShiftCtrl\[0\]~reg0 3 REG LCFF_X2_Y1_N7 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N7; Fanout = 4; REG Node = 'ShiftCtrl\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns estado.WAIT 3 REG LCFF_X2_Y1_N19 8 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N19; Fanout = 8; REG Node = 'estado.WAIT'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl estado.WAIT } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl estado.WAIT } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} estado.WAIT {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl estado.WAIT } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} estado.WAIT {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { estado.WAIT ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "1.591 ns" { estado.WAIT {} ShiftCtrl[0]~0 {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.271ns 0.228ns } { 0.000ns 0.346ns 0.746ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl estado.WAIT } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} estado.WAIT {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { ShiftCtrl[0]~reg0 {} } {  } {  } "" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PCSource\[0\]~reg0 reset clock 4.575 ns register " "Info: tsu for register \"PCSource\[0\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is 4.575 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.967 ns + Longest pin register " "Info: + Longest pin to register delay is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns reset 1 PIN PIN_E18 16 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 16; PIN Node = 'reset'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.346 ns) 5.995 ns RegDst~0 2 COMB LCCOMB_X2_Y1_N14 2 " "Info: 2: + IC(4.812 ns) + CELL(0.346 ns) = 5.995 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 2; COMB Node = 'RegDst~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { reset RegDst~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.746 ns) 6.967 ns PCSource\[0\]~reg0 3 REG LCFF_X2_Y1_N21 3 " "Info: 3: + IC(0.226 ns) + CELL(0.746 ns) = 6.967 ns; Loc. = LCFF_X2_Y1_N21; Fanout = 3; REG Node = 'PCSource\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { RegDst~0 PCSource[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.929 ns ( 27.69 % ) " "Info: Total cell delay = 1.929 ns ( 27.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.038 ns ( 72.31 % ) " "Info: Total interconnect delay = 5.038 ns ( 72.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { reset RegDst~0 PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { reset {} reset~combout {} RegDst~0 {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 4.812ns 0.226ns } { 0.000ns 0.837ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns PCSource\[0\]~reg0 3 REG LCFF_X2_Y1_N21 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N21; Fanout = 3; REG Node = 'PCSource\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { reset RegDst~0 PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { reset {} reset~combout {} RegDst~0 {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 4.812ns 0.226ns } { 0.000ns 0.837ns 0.346ns 0.746ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MemToReg\[1\] MemToReg\[0\]~reg0 5.486 ns register " "Info: tco from clock \"clock\" to destination pin \"MemToReg\[1\]\" through register \"MemToReg\[0\]~reg0\" is 5.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns MemToReg\[0\]~reg0 3 REG LCFF_X1_Y1_N19 5 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X1_Y1_N19; Fanout = 5; REG Node = 'MemToReg\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl MemToReg[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl MemToReg[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} MemToReg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.910 ns + Longest register pin " "Info: + Longest register to pin delay is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemToReg\[0\]~reg0 1 REG LCFF_X1_Y1_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y1_N19; Fanout = 5; REG Node = 'MemToReg\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(2.154 ns) 2.910 ns MemToReg\[1\] 2 PIN PIN_V21 0 " "Info: 2: + IC(0.756 ns) + CELL(2.154 ns) = 2.910 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'MemToReg\[1\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { MemToReg[0]~reg0 MemToReg[1] } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 74.02 % ) " "Info: Total cell delay = 2.154 ns ( 74.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.756 ns ( 25.98 % ) " "Info: Total interconnect delay = 0.756 ns ( 25.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { MemToReg[0]~reg0 MemToReg[1] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { MemToReg[0]~reg0 {} MemToReg[1] {} } { 0.000ns 0.756ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl MemToReg[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} MemToReg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { MemToReg[0]~reg0 MemToReg[1] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { MemToReg[0]~reg0 {} MemToReg[1] {} } { 0.000ns 0.756ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegDst\[1\]~reg0 Opcode\[0\] clock -2.442 ns register " "Info: th for register \"RegDst\[1\]~reg0\" (data pin = \"Opcode\[0\]\", clock pin = \"clock\") is -2.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns RegDst\[1\]~reg0 3 REG LCFF_X2_Y1_N17 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N17; Fanout = 2; REG Node = 'RegDst\[1\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl RegDst[1]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.073 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns Opcode\[0\] 1 PIN PIN_R17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 1; PIN Node = 'Opcode\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[0] } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.487 ns) + CELL(0.272 ns) 4.539 ns Equal0~0 2 COMB LCCOMB_X1_Y1_N20 9 " "Info: 2: + IC(3.487 ns) + CELL(0.272 ns) = 4.539 ns; Loc. = LCCOMB_X1_Y1_N20; Fanout = 9; COMB Node = 'Equal0~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.759 ns" { Opcode[0] Equal0~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.053 ns) 4.918 ns Selector37~0 3 COMB LCCOMB_X2_Y1_N16 1 " "Info: 3: + IC(0.326 ns) + CELL(0.053 ns) = 4.918 ns; Loc. = LCCOMB_X2_Y1_N16; Fanout = 1; COMB Node = 'Selector37~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { Equal0~0 Selector37~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.073 ns RegDst\[1\]~reg0 4 REG LCFF_X2_Y1_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.073 ns; Loc. = LCFF_X2_Y1_N17; Fanout = 2; REG Node = 'RegDst\[1\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector37~0 RegDst[1]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.260 ns ( 24.84 % ) " "Info: Total cell delay = 1.260 ns ( 24.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.813 ns ( 75.16 % ) " "Info: Total interconnect delay = 3.813 ns ( 75.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { Opcode[0] Equal0~0 Selector37~0 RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { Opcode[0] {} Opcode[0]~combout {} Equal0~0 {} Selector37~0 {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 3.487ns 0.326ns 0.000ns } { 0.000ns 0.780ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { Opcode[0] Equal0~0 Selector37~0 RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { Opcode[0] {} Opcode[0]~combout {} Equal0~0 {} Selector37~0 {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 3.487ns 0.326ns 0.000ns } { 0.000ns 0.780ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 00:32:12 2019 " "Info: Processing ended: Fri Oct 11 00:32:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Info: Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
