#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep  9 23:06:53 2020
# Process ID: 2652
# Current directory: C:/Users/marku/Documents/EE2026/Lab/Post Lab 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14560 C:\Users\marku\Documents\EE2026\Lab\Post Lab 2\Post Lab 2.xpr
# Log file: C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/vivado.log
# Journal file: C:/Users/marku/Documents/EE2026/Lab/Post Lab 2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/marku/Documents/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 829.156 ; gain = 87.063
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 843.617 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.234 ; gain = 625.617
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Sep  9 23:08:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2249.867 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2249.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 2327.477 ; gain = 781.266
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reorder_files -fileset constrs_1 -before {C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/constrs_1/new/my_basys3_constraints.xdc} {{C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/constrs_1/new/my_basys3_constraints.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Sep  9 23:14:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.runs/synth_1/runme.log
[Wed Sep  9 23:14:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.runs/impl_1/eight_bit_substractor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'eight_bit_substractor_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj eight_bit_substractor_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/eight_bit_substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/three_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sim_1/new/eight_bit_substractor_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_substractor_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/marku/Documents/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7c9fc049a41a40c399373ab862186b87 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eight_bit_substractor_sim_behav xil_defaultlib.eight_bit_substractor_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bits_adder
Compiling module xil_defaultlib.eight_bit_substractor
Compiling module xil_defaultlib.eight_bit_substractor_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eight_bit_substractor_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eight_bit_substractor_sim_behav -key {Behavioral:sim_1:Functional:eight_bit_substractor_sim} -tclbatch {eight_bit_substractor_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source eight_bit_substractor_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eight_bit_substractor_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2334.672 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: eight_bit_substractor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eight_bit_substractor' [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/eight_bit_substractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'five_bit_adder' [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_bit_adder' [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/one_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_adder' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/one_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'five_bit_adder' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_bits_adder' [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/three_bits_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_bits_adder' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/three_bits_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_substractor' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/eight_bit_substractor.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.672 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/constrs_1/new/my_basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/constrs_1/new/my_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2451.195 ; gain = 116.523
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2451.195 ; gain = 116.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2451.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eight_bit_substractor' [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/eight_bit_substractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'five_bit_adder' [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_bit_adder' [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/one_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_adder' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/one_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'five_bit_adder' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_bits_adder' [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/three_bits_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_bits_adder' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/three_bits_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_substractor' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/eight_bit_substractor.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.645 ; gain = 5.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.645 ; gain = 5.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.645 ; gain = 5.449
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/constrs_1/new/my_basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/constrs_1/new/my_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2491.074 ; gain = 39.879
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Sep  9 23:32:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.runs/synth_1/runme.log
[Wed Sep  9 23:32:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2491.074 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.runs/impl_1/eight_bit_substractor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.runs/impl_1/eight_bit_substractor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
archive_project {C:/Users/marku/Documents/EE2026/Lab/Post Lab 2.xpr.zip} -temp_dir {C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/.Xil/Vivado-2652-DESKTOP-JBI4V78} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/.Xil/Vivado-2652-DESKTOP-JBI4V78' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/.Xil/Vivado-2652-DESKTOP-JBI4V78/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/marku/Documents/EE2026/Lab/Post Lab 2.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2491.074 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  9 23:53:09 2020...
