<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>UART Implementation on FPGA | Shenal Ranasinghe</title>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800;900&family=Fira+Code:wght@400;500;600&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
    <link rel="stylesheet" href="../styles.css">
    <link rel="stylesheet" href="project-mobile.css">
    <style>
        .project-detail {
            min-height: 100vh;
            padding: 120px 3rem 4rem;
        }
        
        .back-button {
            display: inline-flex;
            align-items: center;
            gap: 10px;
            padding: 1rem 2rem;
            background: var(--glass-bg);
            backdrop-filter: blur(10px);
            border: 2px solid var(--glass-border);
            border-radius: 50px;
            color: var(--accent-primary);
            text-decoration: none;
            font-family: var(--font-mono);
            font-weight: 600;
            transition: var(--transition-smooth);
            margin-bottom: 3rem;
        }
        
        .back-button:hover {
            transform: translateX(-10px);
            border-color: var(--accent-primary);
            box-shadow: 0 10px 30px rgba(0, 245, 255, 0.3);
        }
        
        .project-hero {
            text-align: center;
            margin-bottom: 5rem;
            padding: 3rem;
            background: var(--glass-bg);
            backdrop-filter: blur(10px);
            border: 1px solid var(--glass-border);
            border-radius: 30px;
        }
        
        .project-header h1 {
            font-size: 3.5rem;
            font-weight: 900;
            margin-bottom: 1.5rem;
            background: var(--gradient-primary);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }
        
        .project-meta {
            display: flex;
            justify-content: center;
            gap: 2rem;
            flex-wrap: wrap;
            margin-bottom: 1.5rem;
        }
        
        .status-badge {
            display: inline-block;
            padding: 0.75rem 2rem;
            border-radius: 50px;
            font-size: 1rem;
            font-family: var(--font-mono);
            font-weight: 600;
        }
        
        .status-badge.completed {
            background: rgba(0, 255, 136, 0.15);
            color: #00ff88;
            border: 2px solid #00ff88;
        }
        
        .date {
            font-family: var(--font-mono);
            color: var(--text-secondary);
            font-size: 1rem;
        }
        
        .project-subtitle {
            font-size: 1.3rem;
            color: var(--text-secondary);
            line-height: 1.8;
            margin: 2rem 0;
        }
        
        .project-content {
            max-width: 1200px;
            margin: 0 auto;
        }
        
        .content-section {
            margin-bottom: 4rem;
            padding: 3rem;
            background: var(--glass-bg);
            backdrop-filter: blur(10px);
            border: 1px solid var(--glass-border);
            border-radius: 30px;
        }
        
        .content-section h2 {
            font-size: 2.5rem;
            margin-bottom: 2rem;
            color: var(--accent-primary);
            display: flex;
            align-items: center;
            gap: 15px;
        }
        
        .content-section h3 {
            font-size: 1.8rem;
            margin: 2.5rem 0 1.5rem;
            color: var(--accent-secondary);
        }
        
        .content-section p {
            font-size: 1.1rem;
            line-height: 1.8;
            margin-bottom: 1.5rem;
            color: var(--text-secondary);
        }
        
        .key-features {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(350px, 1fr));
            gap: 2rem;
            margin-top: 2rem;
        }
        
        .feature-box {
            padding: 2rem;
            background: rgba(0, 245, 255, 0.05);
            border: 1px solid rgba(0, 245, 255, 0.2);
            border-radius: 20px;
            transition: var(--transition-smooth);
        }
        
        .feature-box:hover {
            transform: translateY(-5px);
            border-color: var(--accent-primary);
            box-shadow: 0 10px 30px rgba(0, 245, 255, 0.2);
        }
        
        .feature-icon {
            font-size: 3rem;
            color: var(--accent-primary);
            margin-bottom: 1.5rem;
        }
        
        .feature-box h3 {
            font-size: 1.5rem;
            margin: 1rem 0;
            color: var(--text-primary);
        }
        
        .feature-box p {
            color: var(--text-secondary);
            line-height: 1.6;
            font-size: 1rem;
        }
        
        .tech-list {
            list-style: none;
            padding: 0;
        }
        
        .tech-list li {
            padding: 1rem 0;
            border-bottom: 1px solid var(--glass-border);
            font-size: 1.1rem;
            color: var(--text-secondary);
            display: flex;
            align-items: flex-start;
            gap: 15px;
        }
        
        .tech-list li::before {
            content: "â–¹";
            color: var(--accent-primary);
            font-size: 1.5rem;
            flex-shrink: 0;
        }
        
        .tech-list li strong {
            color: var(--accent-secondary);
        }
        
        .tech-list li code {
            background: rgba(168, 85, 247, 0.1);
            padding: 0.2rem 0.6rem;
            border-radius: 5px;
            font-family: var(--font-mono);
            color: var(--accent-secondary);
            font-size: 0.95rem;
        }
        
        .project-image {
            width: 100%;
            max-width: 900px;
            margin: 2rem auto;
            display: block;
            border-radius: 15px;
            box-shadow: 0 20px 60px rgba(0, 245, 255, 0.2), 0 10px 30px rgba(168, 85, 247, 0.2);
        }
        
        .image-caption {
            text-align: center;
            margin-top: 1rem;
            color: var(--text-secondary);
            font-style: italic;
            font-size: 1rem;
        }
        
        .tech-tags {
            display: flex;
            flex-wrap: wrap;
            gap: 1rem;
            justify-content: center;
            margin-top: 4rem;
        }
        
        .tech-tags .tag {
            padding: 0.8rem 1.5rem;
            background: var(--glass-bg);
            border: 1px solid var(--glass-border);
            border-radius: 50px;
            color: var(--accent-primary);
            font-family: var(--font-mono);
            font-weight: 600;
            transition: var(--transition-smooth);
        }
        
        .tech-tags .tag:hover {
            border-color: var(--accent-primary);
            box-shadow: 0 5px 20px rgba(0, 245, 255, 0.3);
            transform: translateY(-3px);
        }
        
        @media (max-width: 768px) {
            .project-detail {
                padding: 100px 1.5rem 3rem;
            }
            
            .project-header h1 {
                font-size: 2.5rem;
            }
            
            .key-features {
                grid-template-columns: 1fr;
            }
        }
    </style>
</head>
<body>
    <div class="circuit-bg"></div>
    
    <section class="project-detail">
        <a href="../index.html#projects" class="back-button">
            <i class="fas fa-arrow-left"></i> Back to Projects
        </a>

        <div class="project-hero">
            <div class="project-header">
                <h1>UART Implementation on FPGA</h1>
                <div class="project-meta">
                    <span class="status-badge completed">Completed</span>
                    <span class="date">Academic Project</span>
                </div>
            </div>
            <p class="project-subtitle">
                Hardware Implementation of Universal Asynchronous Receiver-Transmitter Protocol on Intel FPGA using Verilog HDL
            </p>
        </div>

        <div class="project-content">
            <div class="content-section">
                <h2>Project Overview</h2>
                <p>
                    This project involves the design and implementation of a UART (Universal Asynchronous Receiver-Transmitter) 
                    communication protocol on an Intel FPGA development board. UART is one of the most widely used serial 
                    communication protocols for asynchronous data transmission between devices.
                </p>
                <p>
                    The implementation was done using Verilog HDL and tested on Intel FPGA hardware using ModelSim for simulation 
                    and Quartus Prime for synthesis and deployment. The project demonstrates fundamental digital design concepts 
                    including finite state machines, clock domain management, and serial communication protocols.
                </p>
                
                <img src="../assets/images/projects/uart-fpga/fpga-setup.jpg" alt="FPGA Development Setup" class="project-image">
                <p class="image-caption">Intel FPGA development board setup with UART testing environment</p>
            </div>

            <div class="content-section">
                <h2>Key Features</h2>
                <div class="key-features">
                    <div class="feature-box">
                        <div class="feature-icon">
                            <i class="fas fa-exchange-alt"></i>
                        </div>
                        <h3>Full-Duplex Communication</h3>
                        <p>
                            Implemented both transmitter and receiver modules for simultaneous bidirectional data transfer, 
                            allowing independent transmission and reception of serial data.
                        </p>
                    </div>

                    <div class="feature-box">
                        <div class="feature-icon">
                            <i class="fas fa-cogs"></i>
                        </div>
                        <h3>Configurable Baud Rate</h3>
                        <p>
                            Designed with adjustable baud rate generator supporting standard rates (9600, 19200, 38400, 115200 bps) 
                            for flexible communication speed control.
                        </p>
                    </div>

                    <div class="feature-box">
                        <div class="feature-icon">
                            <i class="fas fa-microchip"></i>
                        </div>
                        <h3>State Machine Design</h3>
                        <p>
                            Utilized finite state machines (FSM) for both TX and RX modules to handle start bits, data bits, 
                            stop bits, and idle states efficiently.
                        </p>
                    </div>

                    <div class="feature-box">
                        <div class="feature-icon">
                            <i class="fas fa-check-circle"></i>
                        </div>
                        <h3>Error Detection</h3>
                        <p>
                            Implemented parity bit checking and frame error detection to ensure reliable data transmission 
                            and identify communication errors.
                        </p>
                    </div>
                </div>
            </div>

            <div class="content-section">
                <h2>Technical Implementation</h2>
                
                <h3>UART Transmitter Module</h3>
                <ul class="tech-list">
                    <li><strong>Idle State:</strong> TX line held high when no transmission is occurring</li>
                    <li><strong>Start Bit:</strong> Single low bit to indicate beginning of data frame</li>
                    <li><strong>Data Bits:</strong> 8-bit parallel data converted to serial format (LSB first)</li>
                    <li><strong>Parity Bit:</strong> Optional even/odd parity for error detection</li>
                    <li><strong>Stop Bit:</strong> One or two high bits to mark end of frame</li>
                </ul>

                <h3>UART Receiver Module</h3>
                <ul class="tech-list">
                    <li><strong>Start Detection:</strong> Monitors RX line for falling edge to detect start bit</li>
                    <li><strong>Sampling:</strong> Samples data at the center of each bit period for noise immunity</li>
                    <li><strong>Serial-to-Parallel:</strong> Shifts received bits into 8-bit register</li>
                    <li><strong>Validation:</strong> Checks parity and stop bits to verify frame integrity</li>
                    <li><strong>Data Ready:</strong> Generates flag signal when valid byte is received</li>
                </ul>

                <h3>Baud Rate Generator</h3>
                <ul class="tech-list">
                    <li><strong>Clock Divider:</strong> Derives required baud rate from system clock (50 MHz)</li>
                    <li><strong>Oversampling:</strong> Generates sampling clock at 16x baud rate for accurate bit detection</li>
                    <li><strong>Counter Logic:</strong> Uses modulo counters to generate precise timing signals</li>
                </ul>
            </div>

            <div class="content-section">
                <h2>Development Tools & Methodology</h2>
                
                <h3>Hardware Platform</h3>
                <ul class="tech-list">
                    <li><strong>FPGA Board:</strong> Intel Cyclone IV/V FPGA development board</li>
                    <li><strong>System Clock:</strong> 50 MHz onboard oscillator</li>
                    <li><strong>I/O Interfaces:</strong> GPIO pins configured for UART TX/RX signals</li>
                    <li><strong>Testing:</strong> Connected to PC via USB-to-UART adapter for verification</li>
                </ul>

                <h3>Software Tools</h3>
                <ul class="tech-list">
                    <li><strong>Quartus Prime:</strong> Intel FPGA design software for synthesis, place & route, and programming</li>
                    <li><strong>ModelSim:</strong> HDL simulator for functional verification and timing analysis</li>
                    <li><strong>Verilog HDL:</strong> Hardware description language for RTL design</li>
                    <li><strong>Terminal Software:</strong> Serial terminal (PuTTY/Tera Term) for communication testing</li>
                </ul>

                <h3>Testing & Verification</h3>
                <ul class="tech-list">
                    <li><strong>Simulation:</strong> Comprehensive testbenches in ModelSim to verify TX and RX operations</li>
                    <li><strong>Waveform Analysis:</strong> Examined timing diagrams to ensure correct bit timing and framing</li>
                    <li><strong>Hardware Testing:</strong> Transmitted and received data between FPGA and PC terminal</li>
                    <li><strong>Loopback Test:</strong> Connected TX to RX for self-testing and debugging</li>
                </ul>
            </div>

            <div class="content-section">
                <h2>Learning Outcomes</h2>
                <ul class="tech-list">
                    <li>Hands-on experience with FPGA development workflow from RTL design to hardware deployment</li>
                    <li>Understanding of serial communication protocols and asynchronous data transmission</li>
                    <li>Practical implementation of finite state machines in hardware</li>
                    <li>Clock domain management and timing constraints in digital design</li>
                    <li>Verilog HDL coding practices and synthesizable design techniques</li>
                    <li>Hardware simulation and verification methodologies</li>
                    <li>FPGA synthesis, place & route, and bitstream generation</li>
                    <li>Debugging techniques for hardware implementations</li>
                </ul>
            </div>

            <div class="tech-tags">
                <span class="tag">FPGA</span>
                <span class="tag">Verilog HDL</span>
                <span class="tag">UART Protocol</span>
                <span class="tag">Intel Quartus</span>
                <span class="tag">ModelSim</span>
                <span class="tag">Digital Design</span>
                <span class="tag">FSM</span>
                <span class="tag">Serial Communication</span>
            </div>
        </div>
    </section>

    <script src="../script.js"></script>
</body>
</html>
