Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec  2 18:57:14 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PipelineCPUTest_control_sets_placed.rpt
| Design       : PipelineCPUTest
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             191 |           84 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             174 |           82 |
| Yes          | No                    | No                     |              30 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|          Clock Signal         |               Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|  TMDS_inst/tmds_clk_IBUF_BUFG |                                           |                                        |                1 |              3 |
|  DCM_INST/inst/clk_out1       | step_pulse_inst/debounce/div_inst/E[0]    | step_pulse_inst/debounce/state/SR[0]   |                1 |              4 |
|  TMDS_inst/tmds_clk_IBUF_BUFG |                                           | TMDS_inst/clear                        |                1 |              5 |
|  DCM_INST/inst/clk_out1       |                                           | sync_inst/EndLine                      |                4 |             10 |
|  DCM_INST/inst/clk_out1       | sync_inst/EndLine                         | sync_inst/PosY_reg                     |                4 |             10 |
|  DCM_INST/inst/clk_out1       |                                           | step_pulse_inst/debounce/div_inst/E[0] |                4 |             16 |
|  DCM_INST/inst/clk_out1       | sync_inst/ActiveArea                      | TMDS_inst/encode_blue/SR[0]            |                6 |             24 |
|  TMDS_inst/tmds_clk_IBUF_BUFG | TMDS_inst/clear                           |                                        |                6 |             30 |
|  cpu_clk_BUFG                 | CPUInst/EX_MEM_inst/we                    |                                        |                8 |             32 |
|  cpu_clk_BUFG                 | CPUInst/ID_EX_inst/E[0]                   | reset_IBUF                             |               21 |             32 |
|  DCM_INST/inst/clk_out1       |                                           |                                        |               22 |             45 |
|  cpu_clk_BUFG                 | CPUInst/ID_EX_inst/E[0]                   | CPUInst/IF_ID_inst/IF_flush            |               24 |             58 |
|  cpu_clk_BUFG                 | CPUInst/MEM_WB_inst/rs1Data_ex_reg[15][0] |                                        |               12 |             96 |
|  cpu_clk_BUFG                 |                                           |                                        |               61 |            143 |
|  cpu_clk_BUFG                 |                                           | CPUInst/ID_EX_inst/Stall               |               73 |            143 |
+-------------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 10     |                     2 |
| 16+    |                    10 |
+--------+-----------------------+


