### VHDL Experiments 

# Experiment 1:

using dataflow modelling.
- OR gate
- Half adder
- 4:1 mux (**sel**)
- Full adder

# Experiment 2:

using dataflow modelling.
- 3:8 Decoder(**when else**)
- 4 bit comparator(**when else**)
- 4 bit ALU with 8 possible operators (bits) (**with select**)
- 4 bit ALU with 8 possible operators (integers) (**with select**)

# Experiment 3:

using dataflow modelling.
- 4:2 priority encoder (using **if-else**)
- 1:8 Demux (using **case**)
- BCD to Seven Segment decoder (using **case**)
- Implement 8:1 Mux using **if-else** and **case** statements.

# Experiment 4:

using for loop
- factorial of a number
- n bit full adder
- reverse of a vector

# Experiment 5:

using clk in code
- DFF asyn and syn
- JKFF
- Mod 10 counter
- n bit SIPO

# Experiment 6:

structural modelling.
- Full adder using two half adder and or gate
- 8:1 MUX using 2:1 MUX
- 4 bit shift register using D-flip flop 

# Experiment 7:

using function
- Addition of two integers
- integer to binary 
- package

using FPGA
- Counter
- universal Shift Register

Package not correct