 ///////////////////////////////////////////////////////////////////////////////////
// University     : Ryazan State Radio Engineering University 
// Engineer       : TRINH NGOC HIEU
// Create Date    : 2024.22.02
// Design Name    : 
// Module name    : register
// Project_name   : FPGA FFT
// Target Device  : 
// Tool versions  :
// Description    : 
//
// Revision       : V1.0
// Additional Comments    :
///////////////////////////////////////////////////////////////////////////////////
//----------------------------------------------------------------------
module register2 #(parameter N=32, DEPTH=16, SIZE = 4) (
    input clk,
    input rst_n,

    input data_in,

    output reg signed [N-1:0]  real_o_data,
    output reg signed [N-1:0]  image_o_data,
    output reg        [SIZE:0] inx_point,

    output reg full_o,
    output reg en_o,
    output reg empty_o
);
   reg signed [N-1:0] mem_x [DEPTH-1:0];
   reg signed [N-1:0] mem_y [DEPTH-1:0];

   reg [SIZE-1:0] rd_ptr_temp;
    
   wire [7:0] tx_data; 
   wire tx_en;
   integer i;
   //wire [N-25:0] add_0 = 0;
   //wire [N-25:0] add_1 = ~0;
    
   reg [SIZE+1:0] wr_ptr; 
   reg [SIZE:0] rd_ptr;
  //----------------------------------------------------------------
    reg [3:0] cur_state;
    reg [3:0] next_state;

    //--------------------------------------------------------------
    localparam 
         IDLE  = 4'b0001,
         WRITE = 4'b0010,
         FULL  = 4'b0011,
         READ  = 4'b0100,
         EMPTY  = 4'b1000;


//---------------------------------------------------
uart_rx2 UART_RX2 (
.clk(clk),
.rst_n(rst_n),
.rx_i(data_in),

.data_o(tx_data),
.rx_done_o(tx_en)
);

//--------------------------------------------------


   // 1st always blocks, sequentail state transition
     always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cur_state <= IDLE;
        end else begin
            cur_state <= next_state;
        end
     end
    

     // 2st always block, combination condition judgement
    always @(*) begin
        case (cur_state)
            IDLE:
                    if (tx_en == 1'b1) next_state = WRITE;
                    else next_state = IDLE; 
            WRITE:  if (wr_ptr == (DEPTH<<1)) next_state = FULL; //fedgfkjosegio
                    else next_state = WRITE; 
            FULL:   next_state = READ;
            READ :  if (rd_ptr==(DEPTH+1)) next_state = EMPTY;
                    else next_state = READ;
            EMPTY :  next_state = IDLE;
            default: 
                 next_state = IDLE;
        endcase
    end

    // 3st always block, the sequential FSM output
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            reset_task;
        end else begin
            case (next_state)
                IDLE:
                    ilde_task;
                WRITE:
                    write_task;
                FULL:
                    full_task;
                READ: 
                    read_task;
                EMPTY:
                    empty_task;
                default: ilde_task;
            endcase
        end
    end
    //-----------------------reset_task---------------------------------
  task reset_task;
      begin
      rd_ptr        <= 1;
      wr_ptr        <=0;
      real_o_data   <=0;
      image_o_data  <=0;
      rd_ptr_temp   <=0; 
      full_o        <=0;
      en_o          <=0;
      empty_o       <=0; 
      end
 endtask

//----------------------idle task--------------------------------------
 task ilde_task;
      begin
      rd_ptr        <= 1;
      wr_ptr        <=0;
      real_o_data   <=0;
      image_o_data  <=0;
      rd_ptr_temp   <=0; 
      full_o        <=0;
      en_o          <=0;
      empty_o       <=0; 
      end
 endtask

//----------------------wrire task--------------------------------------

task write_task;
      begin
      if (tx_en == 1'b1) begin
        if (wr_ptr < DEPTH) begin
                    if (tx_data[7] == 1'b0)
                         mem_x [wr_ptr] <= {16'b0000_0000,tx_data,8'd0};
                    else mem_x [wr_ptr] <= {16'b1111_1111,tx_data,8'd0};
                end else begin
                    if (tx_data[7] == 1'b0)
                         mem_y [wr_ptr-DEPTH] <= {16'b0000_0000,tx_data,8'd0};
                    else mem_y [wr_ptr-DEPTH] <= {16'b1111_1111,tx_data,8'd0};
                end
                wr_ptr <= wr_ptr + 1'd1;
        end
      end
endtask
//----------------------read task--------------------------------------
task full_task;
      begin
      full_o <= 1'b1;
      end
endtask
//----------------------read task--------------------------------------
task read_task;
      begin
      full_o <= 1'b0;
      en_o    <= 1'b1;
      real_o_data  <= mem_x [rd_ptr_temp];
      image_o_data <= mem_y [rd_ptr_temp];
      rd_ptr       <= rd_ptr +1'd1;
      inx_point    <= rd_ptr - 1'b1;

      for ( i= 0;i<SIZE;i=i+1 ) begin
        rd_ptr_temp[i] <= rd_ptr[SIZE-i-1];
      end
      end
endtask
// -----------------------done_task-----------------------------------
task empty_task;
      begin
      en_o    <= 1'b0;
      empty_o  <= 1'b1; 
      end
endtask

endmodule