
entity AND_GATE is 
 generic(N : natural);
 port(
		A	: in	bit_vector(1 to N);
		Z	: out	bit
	);

end AND_GATE;


architecture arch1 of AND_GATE is

begin

  process(A)
  	variable AND_OUT : bit;
  begin
  	AND_OUT := '1';
  	for K in 1 to N loop
  	  AND_OUT := AND_OUT and A(K);
  	  exit when AND_OUT = '0';
  	end loop;
  	Z <= AND_OUT;
  end process;

end arch1;
