$date
	Fri Jul 31 13:42:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla01POS $end
$var wire 1 ! N01 $end
$var wire 1 " N02 $end
$var wire 1 # N03 $end
$var wire 1 $ O01 $end
$var wire 1 % O02 $end
$var wire 1 & O03 $end
$var wire 1 ' out01 $end
$var reg 1 ( in0A $end
$var reg 1 ) in0B $end
$var reg 1 * in0C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0'
0$
0#
1*
#2
1'
1#
1$
0"
0*
1)
#3
0'
0%
0#
1*
#4
1'
1#
1"
1%
0!
0*
0)
1(
#5
0#
1*
#6
0'
0&
1#
0"
0*
1)
#7
1'
1&
0#
1*
#8
