// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_ConvertInputToArray (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        conv3_sild_dout,
        conv3_sild_num_data_valid,
        conv3_sild_fifo_cap,
        conv3_sild_empty_n,
        conv3_sild_read,
        mm_a_dout,
        mm_a_num_data_valid,
        mm_a_fifo_cap,
        mm_a_empty_n,
        mm_a_read,
        fifo_SA_A_din,
        fifo_SA_A_num_data_valid,
        fifo_SA_A_fifo_cap,
        fifo_SA_A_full_n,
        fifo_SA_A_write,
        fifo_SA_A_1_din,
        fifo_SA_A_1_num_data_valid,
        fifo_SA_A_1_fifo_cap,
        fifo_SA_A_1_full_n,
        fifo_SA_A_1_write,
        fifo_SA_A_2_din,
        fifo_SA_A_2_num_data_valid,
        fifo_SA_A_2_fifo_cap,
        fifo_SA_A_2_full_n,
        fifo_SA_A_2_write,
        fifo_SA_A_3_din,
        fifo_SA_A_3_num_data_valid,
        fifo_SA_A_3_fifo_cap,
        fifo_SA_A_3_full_n,
        fifo_SA_A_3_write,
        fifo_SA_A_4_din,
        fifo_SA_A_4_num_data_valid,
        fifo_SA_A_4_fifo_cap,
        fifo_SA_A_4_full_n,
        fifo_SA_A_4_write,
        fifo_SA_A_5_din,
        fifo_SA_A_5_num_data_valid,
        fifo_SA_A_5_fifo_cap,
        fifo_SA_A_5_full_n,
        fifo_SA_A_5_write,
        fifo_SA_A_6_din,
        fifo_SA_A_6_num_data_valid,
        fifo_SA_A_6_fifo_cap,
        fifo_SA_A_6_full_n,
        fifo_SA_A_6_write,
        fifo_SA_A_7_din,
        fifo_SA_A_7_num_data_valid,
        fifo_SA_A_7_fifo_cap,
        fifo_SA_A_7_full_n,
        fifo_SA_A_7_write,
        fifo_SA_A_8_din,
        fifo_SA_A_8_num_data_valid,
        fifo_SA_A_8_fifo_cap,
        fifo_SA_A_8_full_n,
        fifo_SA_A_8_write,
        fifo_SA_A_9_din,
        fifo_SA_A_9_num_data_valid,
        fifo_SA_A_9_fifo_cap,
        fifo_SA_A_9_full_n,
        fifo_SA_A_9_write,
        fifo_SA_A_10_din,
        fifo_SA_A_10_num_data_valid,
        fifo_SA_A_10_fifo_cap,
        fifo_SA_A_10_full_n,
        fifo_SA_A_10_write,
        fifo_SA_A_11_din,
        fifo_SA_A_11_num_data_valid,
        fifo_SA_A_11_fifo_cap,
        fifo_SA_A_11_full_n,
        fifo_SA_A_11_write,
        fifo_SA_A_12_din,
        fifo_SA_A_12_num_data_valid,
        fifo_SA_A_12_fifo_cap,
        fifo_SA_A_12_full_n,
        fifo_SA_A_12_write,
        fifo_SA_A_13_din,
        fifo_SA_A_13_num_data_valid,
        fifo_SA_A_13_fifo_cap,
        fifo_SA_A_13_full_n,
        fifo_SA_A_13_write,
        fifo_SA_A_14_din,
        fifo_SA_A_14_num_data_valid,
        fifo_SA_A_14_fifo_cap,
        fifo_SA_A_14_full_n,
        fifo_SA_A_14_write,
        fifo_SA_A_15_din,
        fifo_SA_A_15_num_data_valid,
        fifo_SA_A_15_fifo_cap,
        fifo_SA_A_15_full_n,
        fifo_SA_A_15_write,
        p_read,
        mode_dout,
        mode_num_data_valid,
        mode_fifo_cap,
        mode_empty_n,
        mode_read,
        num_a_sa_2_loc_c42_din,
        num_a_sa_2_loc_c42_num_data_valid,
        num_a_sa_2_loc_c42_fifo_cap,
        num_a_sa_2_loc_c42_full_n,
        num_a_sa_2_loc_c42_write,
        mode_c66_din,
        mode_c66_num_data_valid,
        mode_c66_fifo_cap,
        mode_c66_full_n,
        mode_c66_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] conv3_sild_dout;
input  [2:0] conv3_sild_num_data_valid;
input  [2:0] conv3_sild_fifo_cap;
input   conv3_sild_empty_n;
output   conv3_sild_read;
input  [511:0] mm_a_dout;
input  [7:0] mm_a_num_data_valid;
input  [7:0] mm_a_fifo_cap;
input   mm_a_empty_n;
output   mm_a_read;
output  [127:0] fifo_SA_A_din;
input  [2:0] fifo_SA_A_num_data_valid;
input  [2:0] fifo_SA_A_fifo_cap;
input   fifo_SA_A_full_n;
output   fifo_SA_A_write;
output  [127:0] fifo_SA_A_1_din;
input  [2:0] fifo_SA_A_1_num_data_valid;
input  [2:0] fifo_SA_A_1_fifo_cap;
input   fifo_SA_A_1_full_n;
output   fifo_SA_A_1_write;
output  [127:0] fifo_SA_A_2_din;
input  [2:0] fifo_SA_A_2_num_data_valid;
input  [2:0] fifo_SA_A_2_fifo_cap;
input   fifo_SA_A_2_full_n;
output   fifo_SA_A_2_write;
output  [127:0] fifo_SA_A_3_din;
input  [2:0] fifo_SA_A_3_num_data_valid;
input  [2:0] fifo_SA_A_3_fifo_cap;
input   fifo_SA_A_3_full_n;
output   fifo_SA_A_3_write;
output  [127:0] fifo_SA_A_4_din;
input  [2:0] fifo_SA_A_4_num_data_valid;
input  [2:0] fifo_SA_A_4_fifo_cap;
input   fifo_SA_A_4_full_n;
output   fifo_SA_A_4_write;
output  [127:0] fifo_SA_A_5_din;
input  [2:0] fifo_SA_A_5_num_data_valid;
input  [2:0] fifo_SA_A_5_fifo_cap;
input   fifo_SA_A_5_full_n;
output   fifo_SA_A_5_write;
output  [127:0] fifo_SA_A_6_din;
input  [2:0] fifo_SA_A_6_num_data_valid;
input  [2:0] fifo_SA_A_6_fifo_cap;
input   fifo_SA_A_6_full_n;
output   fifo_SA_A_6_write;
output  [127:0] fifo_SA_A_7_din;
input  [2:0] fifo_SA_A_7_num_data_valid;
input  [2:0] fifo_SA_A_7_fifo_cap;
input   fifo_SA_A_7_full_n;
output   fifo_SA_A_7_write;
output  [127:0] fifo_SA_A_8_din;
input  [2:0] fifo_SA_A_8_num_data_valid;
input  [2:0] fifo_SA_A_8_fifo_cap;
input   fifo_SA_A_8_full_n;
output   fifo_SA_A_8_write;
output  [127:0] fifo_SA_A_9_din;
input  [2:0] fifo_SA_A_9_num_data_valid;
input  [2:0] fifo_SA_A_9_fifo_cap;
input   fifo_SA_A_9_full_n;
output   fifo_SA_A_9_write;
output  [127:0] fifo_SA_A_10_din;
input  [2:0] fifo_SA_A_10_num_data_valid;
input  [2:0] fifo_SA_A_10_fifo_cap;
input   fifo_SA_A_10_full_n;
output   fifo_SA_A_10_write;
output  [127:0] fifo_SA_A_11_din;
input  [2:0] fifo_SA_A_11_num_data_valid;
input  [2:0] fifo_SA_A_11_fifo_cap;
input   fifo_SA_A_11_full_n;
output   fifo_SA_A_11_write;
output  [127:0] fifo_SA_A_12_din;
input  [2:0] fifo_SA_A_12_num_data_valid;
input  [2:0] fifo_SA_A_12_fifo_cap;
input   fifo_SA_A_12_full_n;
output   fifo_SA_A_12_write;
output  [127:0] fifo_SA_A_13_din;
input  [2:0] fifo_SA_A_13_num_data_valid;
input  [2:0] fifo_SA_A_13_fifo_cap;
input   fifo_SA_A_13_full_n;
output   fifo_SA_A_13_write;
output  [127:0] fifo_SA_A_14_din;
input  [2:0] fifo_SA_A_14_num_data_valid;
input  [2:0] fifo_SA_A_14_fifo_cap;
input   fifo_SA_A_14_full_n;
output   fifo_SA_A_14_write;
output  [127:0] fifo_SA_A_15_din;
input  [2:0] fifo_SA_A_15_num_data_valid;
input  [2:0] fifo_SA_A_15_fifo_cap;
input   fifo_SA_A_15_full_n;
output   fifo_SA_A_15_write;
input  [31:0] p_read;
input  [0:0] mode_dout;
input  [2:0] mode_num_data_valid;
input  [2:0] mode_fifo_cap;
input   mode_empty_n;
output   mode_read;
output  [31:0] num_a_sa_2_loc_c42_din;
input  [2:0] num_a_sa_2_loc_c42_num_data_valid;
input  [2:0] num_a_sa_2_loc_c42_fifo_cap;
input   num_a_sa_2_loc_c42_full_n;
output   num_a_sa_2_loc_c42_write;
output  [0:0] mode_c66_din;
input  [2:0] mode_c66_num_data_valid;
input  [2:0] mode_c66_fifo_cap;
input   mode_c66_full_n;
output   mode_c66_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv3_sild_read;
reg mm_a_read;
reg fifo_SA_A_write;
reg fifo_SA_A_1_write;
reg fifo_SA_A_2_write;
reg fifo_SA_A_3_write;
reg fifo_SA_A_4_write;
reg fifo_SA_A_5_write;
reg fifo_SA_A_6_write;
reg fifo_SA_A_7_write;
reg fifo_SA_A_8_write;
reg fifo_SA_A_9_write;
reg fifo_SA_A_10_write;
reg fifo_SA_A_11_write;
reg fifo_SA_A_12_write;
reg fifo_SA_A_13_write;
reg fifo_SA_A_14_write;
reg fifo_SA_A_15_write;
reg mode_read;
reg num_a_sa_2_loc_c42_write;
reg mode_c66_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    mode_blk_n;
reg    num_a_sa_2_loc_c42_blk_n;
reg    mode_c66_blk_n;
reg    ap_block_state1;
reg   [0:0] mode_7_reg_151;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_idle;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_ready;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_mm_a_read;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_conv3_sild_read;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_write;
wire   [127:0] grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_din;
wire    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_write;
reg    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg = 1'b0;
end

top_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start),
    .ap_done(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done),
    .ap_idle(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_idle),
    .ap_ready(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_ready),
    .mm_a_dout(mm_a_dout),
    .mm_a_num_data_valid(8'd0),
    .mm_a_fifo_cap(8'd0),
    .mm_a_empty_n(mm_a_empty_n),
    .mm_a_read(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_mm_a_read),
    .conv3_sild_dout(conv3_sild_dout),
    .conv3_sild_num_data_valid(3'd0),
    .conv3_sild_fifo_cap(3'd0),
    .conv3_sild_empty_n(conv3_sild_empty_n),
    .conv3_sild_read(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_conv3_sild_read),
    .fifo_SA_A_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_din),
    .fifo_SA_A_num_data_valid(3'd0),
    .fifo_SA_A_fifo_cap(3'd0),
    .fifo_SA_A_full_n(fifo_SA_A_full_n),
    .fifo_SA_A_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_write),
    .fifo_SA_A_1_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_din),
    .fifo_SA_A_1_num_data_valid(3'd0),
    .fifo_SA_A_1_fifo_cap(3'd0),
    .fifo_SA_A_1_full_n(fifo_SA_A_1_full_n),
    .fifo_SA_A_1_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_write),
    .fifo_SA_A_2_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_din),
    .fifo_SA_A_2_num_data_valid(3'd0),
    .fifo_SA_A_2_fifo_cap(3'd0),
    .fifo_SA_A_2_full_n(fifo_SA_A_2_full_n),
    .fifo_SA_A_2_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_write),
    .fifo_SA_A_3_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_din),
    .fifo_SA_A_3_num_data_valid(3'd0),
    .fifo_SA_A_3_fifo_cap(3'd0),
    .fifo_SA_A_3_full_n(fifo_SA_A_3_full_n),
    .fifo_SA_A_3_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_write),
    .fifo_SA_A_4_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_din),
    .fifo_SA_A_4_num_data_valid(3'd0),
    .fifo_SA_A_4_fifo_cap(3'd0),
    .fifo_SA_A_4_full_n(fifo_SA_A_4_full_n),
    .fifo_SA_A_4_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_write),
    .fifo_SA_A_5_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_din),
    .fifo_SA_A_5_num_data_valid(3'd0),
    .fifo_SA_A_5_fifo_cap(3'd0),
    .fifo_SA_A_5_full_n(fifo_SA_A_5_full_n),
    .fifo_SA_A_5_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_write),
    .fifo_SA_A_6_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_din),
    .fifo_SA_A_6_num_data_valid(3'd0),
    .fifo_SA_A_6_fifo_cap(3'd0),
    .fifo_SA_A_6_full_n(fifo_SA_A_6_full_n),
    .fifo_SA_A_6_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_write),
    .fifo_SA_A_7_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_din),
    .fifo_SA_A_7_num_data_valid(3'd0),
    .fifo_SA_A_7_fifo_cap(3'd0),
    .fifo_SA_A_7_full_n(fifo_SA_A_7_full_n),
    .fifo_SA_A_7_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_write),
    .fifo_SA_A_8_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_din),
    .fifo_SA_A_8_num_data_valid(3'd0),
    .fifo_SA_A_8_fifo_cap(3'd0),
    .fifo_SA_A_8_full_n(fifo_SA_A_8_full_n),
    .fifo_SA_A_8_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_write),
    .fifo_SA_A_9_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_din),
    .fifo_SA_A_9_num_data_valid(3'd0),
    .fifo_SA_A_9_fifo_cap(3'd0),
    .fifo_SA_A_9_full_n(fifo_SA_A_9_full_n),
    .fifo_SA_A_9_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_write),
    .fifo_SA_A_10_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_din),
    .fifo_SA_A_10_num_data_valid(3'd0),
    .fifo_SA_A_10_fifo_cap(3'd0),
    .fifo_SA_A_10_full_n(fifo_SA_A_10_full_n),
    .fifo_SA_A_10_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_write),
    .fifo_SA_A_11_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_din),
    .fifo_SA_A_11_num_data_valid(3'd0),
    .fifo_SA_A_11_fifo_cap(3'd0),
    .fifo_SA_A_11_full_n(fifo_SA_A_11_full_n),
    .fifo_SA_A_11_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_write),
    .fifo_SA_A_12_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_din),
    .fifo_SA_A_12_num_data_valid(3'd0),
    .fifo_SA_A_12_fifo_cap(3'd0),
    .fifo_SA_A_12_full_n(fifo_SA_A_12_full_n),
    .fifo_SA_A_12_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_write),
    .fifo_SA_A_13_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_din),
    .fifo_SA_A_13_num_data_valid(3'd0),
    .fifo_SA_A_13_fifo_cap(3'd0),
    .fifo_SA_A_13_full_n(fifo_SA_A_13_full_n),
    .fifo_SA_A_13_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_write),
    .fifo_SA_A_14_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_din),
    .fifo_SA_A_14_num_data_valid(3'd0),
    .fifo_SA_A_14_fifo_cap(3'd0),
    .fifo_SA_A_14_full_n(fifo_SA_A_14_full_n),
    .fifo_SA_A_14_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_write),
    .fifo_SA_A_15_din(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_din),
    .fifo_SA_A_15_num_data_valid(3'd0),
    .fifo_SA_A_15_fifo_cap(3'd0),
    .fifo_SA_A_15_full_n(fifo_SA_A_15_full_n),
    .fifo_SA_A_15_write(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_write),
    .p_read(p_read),
    .mode_7(mode_7_reg_151)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg <= 1'b1;
        end else if ((grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_ready == 1'b1)) begin
            grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mode_7_reg_151 <= mode_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_sild_read = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_conv3_sild_read;
    end else begin
        conv3_sild_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_10_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_write;
    end else begin
        fifo_SA_A_10_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_11_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_write;
    end else begin
        fifo_SA_A_11_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_12_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_write;
    end else begin
        fifo_SA_A_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_13_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_write;
    end else begin
        fifo_SA_A_13_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_14_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_write;
    end else begin
        fifo_SA_A_14_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_15_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_write;
    end else begin
        fifo_SA_A_15_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_1_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_write;
    end else begin
        fifo_SA_A_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_2_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_write;
    end else begin
        fifo_SA_A_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_3_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_write;
    end else begin
        fifo_SA_A_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_4_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_write;
    end else begin
        fifo_SA_A_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_5_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_write;
    end else begin
        fifo_SA_A_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_6_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_write;
    end else begin
        fifo_SA_A_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_7_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_write;
    end else begin
        fifo_SA_A_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_8_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_write;
    end else begin
        fifo_SA_A_8_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_9_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_write;
    end else begin
        fifo_SA_A_9_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_SA_A_write = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_write;
    end else begin
        fifo_SA_A_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mm_a_read = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_mm_a_read;
    end else begin
        mm_a_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_blk_n = mode_empty_n;
    end else begin
        mode_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_c66_blk_n = mode_c66_full_n;
    end else begin
        mode_c66_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mode_c66_write = 1'b1;
    end else begin
        mode_c66_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mode_read = 1'b1;
    end else begin
        mode_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_a_sa_2_loc_c42_blk_n = num_a_sa_2_loc_c42_full_n;
    end else begin
        num_a_sa_2_loc_c42_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        num_a_sa_2_loc_c42_write = 1'b1;
    end else begin
        num_a_sa_2_loc_c42_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (mode_c66_full_n == 1'b0) | (num_a_sa_2_loc_c42_full_n == 1'b0) | (mode_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign fifo_SA_A_10_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_din;

assign fifo_SA_A_11_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_din;

assign fifo_SA_A_12_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_din;

assign fifo_SA_A_13_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_din;

assign fifo_SA_A_14_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_din;

assign fifo_SA_A_15_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_din;

assign fifo_SA_A_1_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_din;

assign fifo_SA_A_2_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_din;

assign fifo_SA_A_3_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_din;

assign fifo_SA_A_4_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_din;

assign fifo_SA_A_5_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_din;

assign fifo_SA_A_6_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_din;

assign fifo_SA_A_7_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_din;

assign fifo_SA_A_8_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_din;

assign fifo_SA_A_9_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_din;

assign fifo_SA_A_din = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_din;

assign grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start = grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg;

assign mode_c66_din = mode_dout;

assign num_a_sa_2_loc_c42_din = p_read;

endmodule //top_ConvertInputToArray
