(footprint "SOD-123" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 8a14ec39-3e66-445e-abd1-c4669188e4bf)
  )
  (fp_text value "SOD-123" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 63eb616a-ea19-43e3-9d53-174b0df49de1)
  )
  (fp_poly (pts
      (xy -2.2 0.71)
      (xy -2.2 -0.71)
      (xy -1.67 -0.71)
      (xy -1.67 -1.15)
      (xy 1.67 -1.15)
      (xy 1.67 -0.71)
      (xy 2.2 -0.71)
      (xy 2.2 0.71)
      (xy 1.67 0.71)
      (xy 1.67 1.15)
      (xy -1.67 1.15)
      (xy -1.67 0.71)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp f752b7ec-53df-4270-8f32-1937edda4485))
  (fp_text reference ">NAME" (at -0.3 -2.3 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp d44b6691-7f90-45d9-abb0-da84dbd1de8d)
  )
  (fp_text value ">VALUE" (at -0.3 -1.4 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 4e091280-1e1d-4406-a0ea-708f62031a20)
  )
  (fp_line (start -1.42 -0.9) (end 1.42 -0.9) (layer "F.SilkS") (width 0.127) (tstamp f96c6dc7-39eb-4735-9fd6-d1c3db035b9e))
  (fp_line (start -1.42 0.9) (end 1.42 0.9) (layer "F.SilkS") (width 0.127) (tstamp ed6dd143-5387-4dca-aa21-009ef142baa2))
  (fp_line (start -1.42 -0.9) (end -1.42 -0.77) (layer "F.SilkS") (width 0.127) (tstamp e017b756-db3a-4dac-a2e6-d0e2c7eb4a7a))
  (fp_line (start 1.44 -0.9) (end 1.44 -0.77) (layer "F.SilkS") (width 0.127) (tstamp 99b09411-ab87-4c17-8507-ee25ba7363b7))
  (fp_line (start -1.42 0.9) (end -1.42 0.77) (layer "F.SilkS") (width 0.127) (tstamp a180617e-75cb-4c9e-9dc4-a1a06ce8d1c7))
  (fp_line (start 1.43 0.9) (end 1.43 0.77) (layer "F.SilkS") (width 0.127) (tstamp 3c568ac3-7aaf-4033-9015-da6614042dbf))
  (fp_line (start -0.58 -0.83) (end -0.58 0.83) (layer "F.SilkS") (width 0.254) (tstamp f3495ff1-a8ad-4a21-91e7-a9a180290290))
  (pad "CATHODE" smd rect (at -1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 22eacbad-564f-4965-8346-cd760e5a276d))
  (pad "ANODE" smd rect (at 1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 4ce43937-f2a9-4f59-8ab5-13491fcca1f1))
)
