Loading plugins phase: Elapsed time ==> 0s.164ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0.cyprj -d CY8C5888AXI-LP096 -s C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.461ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.146ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  execute_1_0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0.cyprj -dcpsoc3 execute_1_0.v -verilog
======================================================================

======================================================================
Compiling:  execute_1_0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0.cyprj -dcpsoc3 execute_1_0.v -verilog
======================================================================

======================================================================
Compiling:  execute_1_0.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0.cyprj -dcpsoc3 -verilog execute_1_0.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 05 16:01:27 2016


======================================================================
Compiling:  execute_1_0.v
Program  :   vpp
Options  :    -yv2 -q10 execute_1_0.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 05 16:01:27 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'execute_1_0.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
execute_1_0.v (line 3600, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  execute_1_0.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0.cyprj -dcpsoc3 -verilog execute_1_0.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 05 16:01:28 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\codegentemp\execute_1_0.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\codegentemp\execute_1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  execute_1_0.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0.cyprj -dcpsoc3 -verilog execute_1_0.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 05 16:01:29 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\codegentemp\execute_1_0.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\codegentemp\execute_1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_2:Net_221\
	\ADC_SAR_2:Net_381\
	\QuadDec_1:Net_1129\
	\QuadDec_1:Cnt16:Net_82\
	\QuadDec_1:Cnt16:Net_95\
	\QuadDec_1:Cnt16:Net_91\
	\QuadDec_1:Cnt16:Net_102\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_2389
	Net_2390
	Net_2391
	Net_2392
	Net_2393
	Net_2394
	Net_2395
	Net_3629
	Net_3630
	Net_3631
	Net_3632
	Net_3633
	Net_3634
	Net_3635
	Net_3636
	Net_1667
	Net_1668
	Net_1669
	Net_1670
	Net_1671
	Net_1672
	Net_1673
	\USBUART_1:dma_nrq_0\
	\USBUART_1:dma_nrq_3\
	\USBUART_1:Net_1803\
	\USBUART_1:Net_1801\
	\USBUART_1:dma_nrq_1\
	\USBUART_1:Net_1800\
	\USBUART_1:dma_nrq_4\
	\USBUART_1:Net_1804\
	\USBUART_1:dma_nrq_5\
	\USBUART_1:Net_1805\
	\USBUART_1:dma_nrq_6\
	\USBUART_1:Net_1806\
	\USBUART_1:dma_nrq_7\
	\USBUART_1:Net_1807\
	\USBUART_1:dma_nrq_2\
	\USBUART_1:Net_1802\
	Net_1642
	Net_1643
	Net_1644
	Net_1645
	Net_1646
	Net_1647
	Net_1648
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\I2C_0:udb_clk\
	Net_2461
	\I2C_0:Net_973\
	Net_2462
	\I2C_0:Net_974\
	\I2C_0:timeout_clk\
	Net_2467
	\I2C_0:Net_975\
	Net_2466
	Net_2465
	Net_4891
	Net_4888
	\PWM_2:Net_114\
	\I2C_1:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_1:bI2C_UDB:scl_went_high\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_5315
	\I2C_1:Net_973\
	Net_5316
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_5321
	\I2C_1:Net_975\
	Net_5320
	Net_5319
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	Net_4900
	\PWM_1:PWMUDB:MODULE_3:b_31\
	\PWM_1:PWMUDB:MODULE_3:b_30\
	\PWM_1:PWMUDB:MODULE_3:b_29\
	\PWM_1:PWMUDB:MODULE_3:b_28\
	\PWM_1:PWMUDB:MODULE_3:b_27\
	\PWM_1:PWMUDB:MODULE_3:b_26\
	\PWM_1:PWMUDB:MODULE_3:b_25\
	\PWM_1:PWMUDB:MODULE_3:b_24\
	\PWM_1:PWMUDB:MODULE_3:b_23\
	\PWM_1:PWMUDB:MODULE_3:b_22\
	\PWM_1:PWMUDB:MODULE_3:b_21\
	\PWM_1:PWMUDB:MODULE_3:b_20\
	\PWM_1:PWMUDB:MODULE_3:b_19\
	\PWM_1:PWMUDB:MODULE_3:b_18\
	\PWM_1:PWMUDB:MODULE_3:b_17\
	\PWM_1:PWMUDB:MODULE_3:b_16\
	\PWM_1:PWMUDB:MODULE_3:b_15\
	\PWM_1:PWMUDB:MODULE_3:b_14\
	\PWM_1:PWMUDB:MODULE_3:b_13\
	\PWM_1:PWMUDB:MODULE_3:b_12\
	\PWM_1:PWMUDB:MODULE_3:b_11\
	\PWM_1:PWMUDB:MODULE_3:b_10\
	\PWM_1:PWMUDB:MODULE_3:b_9\
	\PWM_1:PWMUDB:MODULE_3:b_8\
	\PWM_1:PWMUDB:MODULE_3:b_7\
	\PWM_1:PWMUDB:MODULE_3:b_6\
	\PWM_1:PWMUDB:MODULE_3:b_5\
	\PWM_1:PWMUDB:MODULE_3:b_4\
	\PWM_1:PWMUDB:MODULE_3:b_3\
	\PWM_1:PWMUDB:MODULE_3:b_2\
	\PWM_1:PWMUDB:MODULE_3:b_1\
	\PWM_1:PWMUDB:MODULE_3:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4906
	Net_4901
	Net_4899
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\SPIM_1:BSPIM:mosi_after_ld\
	\SPIM_1:BSPIM:so_send\
	\SPIM_1:BSPIM:mosi_fin\
	\SPIM_1:BSPIM:mosi_cpha_1\
	\SPIM_1:BSPIM:mosi_cpha_0\
	\SPIM_1:BSPIM:pre_mosi\
	\SPIM_1:BSPIM:dpcounter_zero\
	\SPIM_1:BSPIM:control_7\
	\SPIM_1:BSPIM:control_6\
	\SPIM_1:BSPIM:control_5\
	\SPIM_1:BSPIM:control_4\
	\SPIM_1:BSPIM:control_3\
	\SPIM_1:BSPIM:control_2\
	\SPIM_1:BSPIM:control_1\
	\SPIM_1:BSPIM:control_0\
	\SPIM_1:Net_294\
	Net_1587
	Net_1520
	\UART_2:BUART:reset_sr\
	\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_1\
	\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	Net_2380
	\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_0\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_1\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_1\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:lt_0\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:gt_0\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:lti_0\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:gti_0\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_0\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_0\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:xeq\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:xlt\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:xlte\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:xgt\
	\UART_2:BUART:sRX:MODULE_8:g1:a0:xgte\
	\UART_2:BUART:sRX:MODULE_8:lt\
	\UART_2:BUART:sRX:MODULE_8:eq\
	\UART_2:BUART:sRX:MODULE_8:gt\
	\UART_2:BUART:sRX:MODULE_8:gte\
	\UART_2:BUART:sRX:MODULE_8:lte\
	Net_3621
	Net_3152
	Net_3153
	Net_3154
	Net_3155
	Net_3156
	Net_7681
	Net_7682
	Net_7683
	Net_7685
	Net_7686
	Net_7687
	Net_7688
	\SPIM_2:BSPIM:mosi_after_ld\
	\SPIM_2:BSPIM:so_send\
	\SPIM_2:BSPIM:mosi_fin\
	\SPIM_2:BSPIM:mosi_cpha_0\
	\SPIM_2:BSPIM:mosi_cpha_1\
	\SPIM_2:BSPIM:pre_mosi\
	\SPIM_2:BSPIM:dpcounter_zero\
	\SPIM_2:BSPIM:control_7\
	\SPIM_2:BSPIM:control_6\
	\SPIM_2:BSPIM:control_5\
	\SPIM_2:BSPIM:control_4\
	\SPIM_2:BSPIM:control_3\
	\SPIM_2:BSPIM:control_2\
	\SPIM_2:BSPIM:control_1\
	\SPIM_2:BSPIM:control_0\
	\SPIM_2:Net_294\
	Net_6539
	\MODULE_9:g1:a0:gx:u0:albi_1\
	\MODULE_9:g1:a0:gx:u0:agbi_1\
	\MODULE_9:g1:a0:gx:u0:lt_0\
	\MODULE_9:g1:a0:gx:u0:gt_0\
	\MODULE_9:g1:a0:gx:u0:lt_1\
	\MODULE_9:g1:a0:gx:u0:gt_1\
	\MODULE_9:g1:a0:gx:u0:lti_0\
	\MODULE_9:g1:a0:gx:u0:gti_0\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:gt\
	\MODULE_9:gte\
	\MODULE_9:lte\
	\MODULE_9:neq\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 343 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_SAR_2:vp_ctl_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_2:vn_ctl_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_2:vn_ctl_3\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_2:vp_ctl_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_2:vp_ctl_3\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_2:vn_ctl_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_2:vn_ctl_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing zero to \ADC_SAR_2:vp_ctl_0\
Aliasing one to tmpOE__CS1_net_0
Aliasing tmpOE__AOP_OUT_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__CS1_net_0
Aliasing Net_766 to \ADC_SAR_2:vp_ctl_0\
Aliasing Net_326 to \ADC_SAR_2:vp_ctl_0\
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \QuadDec_1:Cnt16:CounterUDB:capt_rising\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \QuadDec_1:Cnt16:CounterUDB:underflow\ to \QuadDec_1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_1:Cnt16:CounterUDB:tc_i\ to \QuadDec_1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_1:bQuadDec:status_4\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \QuadDec_1:bQuadDec:status_5\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \QuadDec_1:bQuadDec:status_6\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \QuadDec_1:Net_1229\ to tmpOE__CS1_net_0
Aliasing tmpOE__MUXO_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX12_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__AOP_IN_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__LED_2_net_0 to tmpOE__CS1_net_0
Aliasing \UART_DMA_XMIT:clk\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_DMA_XMIT:rst\ to \ADC_SAR_2:vp_ctl_0\
Aliasing tmpOE__LED_HB_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__LED_R_net_0 to tmpOE__CS1_net_0
Aliasing \Timer_2:Net_260\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \Timer_2:Net_102\ to tmpOE__CS1_net_0
Aliasing \VDAC8_1:Net_83\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \VDAC8_1:Net_81\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \VDAC8_1:Net_82\ to \ADC_SAR_2:vp_ctl_0\
Aliasing AMuxHw_1_Decoder_enable to tmpOE__CS1_net_0
Aliasing tmpOE__CS2_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__CS3_net_0 to tmpOE__CS1_net_0
Aliasing \T2_RESET:clk\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \T2_RESET:rst\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \Coast_Brake:clk\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \Coast_Brake:rst\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__CS1_net_0
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to tmpOE__CS1_net_0
Aliasing tmpOE__EX9_net_0 to tmpOE__CS1_net_0
Aliasing \MotorDirection:clk\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \MotorDirection:rst\ to \ADC_SAR_2:vp_ctl_0\
Aliasing Net_701 to \ADC_SAR_2:vp_ctl_0\
Aliasing Net_721 to tmpOE__CS1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__MV3_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__PWMH1_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX13_net_0 to tmpOE__CS1_net_0
Aliasing \ADC_DelSig_1:Net_482\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_DelSig_1:Net_252\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_DelSig_1:soc\ to tmpOE__CS1_net_0
Aliasing tmpOE__PWML1_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__PWML3_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__PWMH3_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__PWML2_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__PWMH2_net_0 to tmpOE__CS1_net_0
Aliasing \I2C_0:Net_969\ to tmpOE__CS1_net_0
Aliasing \I2C_0:Net_968\ to tmpOE__CS1_net_0
Aliasing tmpOE__SCL_0_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__SDA_0_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__MV2_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__SG_VO1_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX14_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX15_net_0 to tmpOE__CS1_net_0
Aliasing Net_283 to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_2:Net_113\ to tmpOE__CS1_net_0
Aliasing tmpOE__PWR_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__NOT_RE3_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__NOT_RE2_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__TX3_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__TX2_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__DE3_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__DE2_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__RX3_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__MV1_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX11_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__WDCLK_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX0_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX5_net_0 to tmpOE__CS1_net_0
Aliasing \I2C_1:bI2C_UDB:status_6\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \I2C_1:bI2C_UDB:cs_addr_shifter_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \I2C_1:bI2C_UDB:cs_addr_clkgen_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \I2C_1:bI2C_UDB:bus_busy\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \I2C_1:bI2C_UDB:lost_arb\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C_1:sda_x_wire\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__CS1_net_0
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__CS1_net_0
Aliasing \I2C_1:scl_x_wire\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C_1:Net_969\ to tmpOE__CS1_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__CS1_net_0
Aliasing tmpOE__EX10_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__RX2_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__VR1_PRE_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__VR1_net_0 to tmpOE__CS1_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__CS1_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__CS1_net_0
Aliasing \PWM_1:PWMUDB:db_ph1_run_temp\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:db_ph1_run_temp\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:db_ph2_run_temp\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:db_ph2_run_temp\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:db_csaddr_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:db_csaddr_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:status_6\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:status_4\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm_temp\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CS1_net_0
Aliasing tmpOE__EX1_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX2_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX3_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX6_net_0 to tmpOE__CS1_net_0
Aliasing \SPIM_1:BSPIM:pol_supprt\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_1:BSPIM:tx_status_3\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:tx_status_6\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_1:BSPIM:tx_status_5\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_1:BSPIM:rx_status_3\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_1:BSPIM:rx_status_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_1:BSPIM:rx_status_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_1:BSPIM:rx_status_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_1:Net_289\ to \ADC_SAR_2:vp_ctl_0\
Aliasing Net_918 to \ADC_SAR_2:vp_ctl_0\
Aliasing Net_67 to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:tx_hd_send_break\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:HalfDuplexSend\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:FinalParityType_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:FinalParityType_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:FinalAddrMode_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:FinalAddrMode_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:FinalAddrMode_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:tx_ctrl_mark\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:tx_status_6\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:tx_status_5\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:tx_status_4\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:rx_count7_bit8_wire\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CS1_net_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN3_1\ to \UART_2:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN3_0\ to \UART_2:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to tmpOE__CS1_net_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN4_1\ to \UART_2:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN4_0\ to \UART_2:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to tmpOE__CS1_net_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:rx_status_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_6\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_5\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_4\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_6\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_5\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_4\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_3\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_2\ to tmpOE__CS1_net_0
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_1\ to tmpOE__CS1_net_0
Aliasing \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\ to tmpOE__CS1_net_0
Aliasing tmpOE__RO_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__DI_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__DE_net_0 to tmpOE__CS1_net_0
Aliasing \Timer_1:Net_260\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \Timer_1:Net_102\ to tmpOE__CS1_net_0
Aliasing tmpOE__LED_G_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__LED_B_net_0 to tmpOE__CS1_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_1:vp_ctl_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_3\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_1:vp_ctl_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_1:vp_ctl_3\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_1:soc\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \ADC_SAR_1:Net_381\ to \ADC_SAR_2:vp_ctl_0\
Aliasing tmpOE__NOT_RE_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX4_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX8_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__EX7_net_0 to tmpOE__CS1_net_0
Aliasing \Virtual_Hall:clk\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \Virtual_Hall:rst\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \Use_Hall:clk\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \Use_Hall:rst\ to \ADC_SAR_2:vp_ctl_0\
Aliasing tmpOE__SPI_CLK_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__SPI_MOSI_net_0 to tmpOE__CS1_net_0
Aliasing tmpOE__SPI_MISO_net_0 to tmpOE__CS1_net_0
Aliasing \SPIM_2:BSPIM:pol_supprt\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:BSPIM:tx_status_3\ to \SPIM_2:BSPIM:load_rx_data\
Aliasing \SPIM_2:BSPIM:tx_status_6\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:BSPIM:tx_status_5\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:BSPIM:rx_status_3\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:BSPIM:rx_status_2\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:BSPIM:rx_status_1\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:BSPIM:rx_status_0\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:Net_289\ to \ADC_SAR_2:vp_ctl_0\
Aliasing tmpOE__SPI_CS_net_0 to tmpOE__CS1_net_0
Aliasing \PGA_1:Net_37\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PGA_1:Net_40\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PGA_1:Net_38\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PGA_1:Net_39\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PGA_2:Net_37\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PGA_2:Net_40\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PGA_2:Net_38\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PGA_2:Net_39\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__CS1_net_0
Aliasing \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing AMuxHw_1_Decoder_old_id_1D to MODIN6_1
Aliasing AMuxHw_1_Decoder_old_id_0D to MODIN6_0
Aliasing \EdgeDetect_1:last\\D\ to \LUT_4Q_PWM:tmp__LUT_4Q_PWM_ins_4\
Aliasing \EdgeDetect_2:last\\D\ to \LUT_4Q_PWM:tmp__LUT_4Q_PWM_ins_3\
Aliasing \I2C_1:bI2C_UDB:scl_in_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C_1:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__CS1_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__CS1_net_0
Aliasing \PWM_1:PWMUDB:pwm1_i_reg\\D\ to \PWM_1:PWMUDB:pwm_db\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \SPIM_1:BSPIM:so_send_reg\\D\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_1:BSPIM:mosi_pre_reg\\D\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:ld_ident\\D\ to \ADC_SAR_2:vp_ctl_0\
Aliasing Net_2381D to \ADC_SAR_2:vp_ctl_0\
Aliasing \UART_2:BUART:rx_break_status\\D\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:BSPIM:so_send_reg\\D\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:BSPIM:mosi_pre_reg\\D\ to \ADC_SAR_2:vp_ctl_0\
Aliasing \SPIM_2:BSPIM:dpcounter_one_reg\\D\ to \SPIM_2:BSPIM:load_rx_data\
Removing Lhs of wire \ADC_SAR_2:vp_ctl_2\[6] = \ADC_SAR_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_1\[7] = \ADC_SAR_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_3\[8] = \ADC_SAR_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_1\[9] = \ADC_SAR_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_3\[10] = \ADC_SAR_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_0\[11] = \ADC_SAR_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_2\[12] = \ADC_SAR_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_2:Net_188\[13] = Net_691[14]
Removing Rhs of wire zero[21] = \ADC_SAR_2:vp_ctl_0\[5]
Removing Lhs of wire one[56] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__AOP_OUT_net_0[68] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__SDA_1_net_0[74] = tmpOE__CS1_net_0[51]
Removing Lhs of wire Net_766[79] = zero[21]
Removing Lhs of wire Net_326[82] = zero[21]
Removing Rhs of wire Net_7655[84] = \UART_2:BUART:rx_interrupt_out\[1782]
Removing Rhs of wire \QuadDec_1:Net_1275\[90] = \QuadDec_1:Cnt16:Net_49\[91]
Removing Rhs of wire \QuadDec_1:Net_1275\[90] = \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\[148]
Removing Lhs of wire \QuadDec_1:Cnt16:Net_89\[93] = \QuadDec_1:Net_1251\[94]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\[104] = zero[21]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\[105] = zero[21]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\[117] = \QuadDec_1:Cnt16:CounterUDB:control_7\[109]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_rising\[119] = zero[21]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_falling\[120] = \QuadDec_1:Cnt16:CounterUDB:prevCapture\[118]
Removing Rhs of wire \QuadDec_1:Net_1260\[124] = \QuadDec_1:bQuadDec:state_2\[262]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:final_enable\[126] = \QuadDec_1:Cnt16:CounterUDB:control_7\[109]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:counter_enable\[127] = \QuadDec_1:Cnt16:CounterUDB:control_7\[109]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_0\[128] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\[129]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_1\[130] = \QuadDec_1:Cnt16:CounterUDB:per_zero\[131]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_2\[132] = \QuadDec_1:Cnt16:CounterUDB:overflow_status\[133]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_3\[134] = \QuadDec_1:Cnt16:CounterUDB:underflow_status\[135]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:status_4\[136] = \QuadDec_1:Cnt16:CounterUDB:hwCapture\[122]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_5\[137] = \QuadDec_1:Cnt16:CounterUDB:fifo_full\[138]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_6\[139] = \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\[140]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow\[142] = \QuadDec_1:Cnt16:CounterUDB:per_FF\[143]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow\[144] = \QuadDec_1:Cnt16:CounterUDB:status_1\[130]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_i\[147] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[125]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[149] = \QuadDec_1:Cnt16:CounterUDB:cmp_equal\[150]
Removing Rhs of wire \QuadDec_1:Net_1264\[153] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\[152]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:dp_dir\[157] = \QuadDec_1:Net_1251\[94]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\[158] = \QuadDec_1:Net_1251\[94]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\[159] = \QuadDec_1:Cnt16:CounterUDB:count_enable\[156]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\[160] = \QuadDec_1:Cnt16:CounterUDB:reload\[123]
Removing Lhs of wire \QuadDec_1:Net_1290\[237] = \QuadDec_1:Net_1275\[90]
Removing Lhs of wire \QuadDec_1:bQuadDec:index_filt\[260] = \QuadDec_1:Net_1232\[261]
Removing Lhs of wire \QuadDec_1:Net_1232\[261] = tmpOE__CS1_net_0[51]
Removing Rhs of wire \QuadDec_1:bQuadDec:error\[263] = \QuadDec_1:bQuadDec:state_3\[264]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_0\[267] = \QuadDec_1:Net_530\[268]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_1\[269] = \QuadDec_1:Net_611\[270]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_2\[271] = \QuadDec_1:Net_1260\[124]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_3\[272] = \QuadDec_1:bQuadDec:error\[263]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_4\[273] = zero[21]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_5\[274] = zero[21]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_6\[275] = zero[21]
Removing Lhs of wire \QuadDec_1:Net_1229\[279] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \QuadDec_1:Net_1272\[280] = \QuadDec_1:Net_1264\[153]
Removing Lhs of wire tmpOE__MUXO_net_0[283] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX12_net_0[290] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__AOP_IN_net_0[297] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__LED_2_net_0[303] = tmpOE__CS1_net_0[51]
Removing Rhs of wire Net_1315[312] = \UART_DMA_XMIT:control_out_0\[316]
Removing Rhs of wire Net_1315[312] = \UART_DMA_XMIT:control_0\[339]
Removing Rhs of wire Net_1310[313] = \UART_2:BUART:tx_interrupt_out\[1781]
Removing Lhs of wire \UART_DMA_XMIT:clk\[314] = zero[21]
Removing Lhs of wire \UART_DMA_XMIT:rst\[315] = zero[21]
Removing Rhs of wire Net_1522[341] = Net_1519[342]
Removing Lhs of wire tmpOE__LED_HB_net_0[344] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__LED_R_net_0[350] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \Timer_2:Net_260\[357] = zero[21]
Removing Lhs of wire \Timer_2:Net_266\[358] = tmpOE__CS1_net_0[51]
Removing Rhs of wire Net_1340[359] = \T2_RESET:control_out_0\[414]
Removing Rhs of wire Net_1340[359] = \T2_RESET:control_0\[437]
Removing Rhs of wire Net_1341[363] = \Timer_2:Net_57\[362]
Removing Lhs of wire \Timer_2:Net_102\[365] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \VDAC8_1:Net_83\[373] = zero[21]
Removing Lhs of wire \VDAC8_1:Net_81\[374] = zero[21]
Removing Lhs of wire \VDAC8_1:Net_82\[375] = zero[21]
Removing Lhs of wire AMuxHw_1_Decoder_enable[378] = tmpOE__CS1_net_0[51]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[380] = \MODULE_9:g1:a0:xeq\[2398]
Removing Rhs of wire currmux_1[383] = \LUT_4Q_PWM:tmp__LUT_4Q_PWM_reg_7\[600]
Removing Rhs of wire currmux_0[385] = \LUT_4Q_PWM:tmp__LUT_4Q_PWM_reg_6\[601]
Removing Lhs of wire tmpOE__CS2_net_0[394] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__CS3_net_0[400] = tmpOE__CS1_net_0[51]
Removing Rhs of wire Net_674[407] = \PWM_1:PWMUDB:pwm2_i_reg\[1373]
Removing Lhs of wire \T2_RESET:clk\[412] = zero[21]
Removing Lhs of wire \T2_RESET:rst\[413] = zero[21]
Removing Lhs of wire \LUT_HALL_DIR:tmp__LUT_HALL_DIR_ins_3\[439] = Net_986[440]
Removing Rhs of wire Net_986[440] = \MotorDirection:control_out_0\[569]
Removing Rhs of wire Net_986[440] = \MotorDirection:control_0\[592]
Removing Lhs of wire \LUT_HALL_DIR:tmp__LUT_HALL_DIR_ins_2\[441] = Net_1641[442]
Removing Rhs of wire Net_1641[442] = \mux_3:tmp__mux_3_reg\[2211]
Removing Lhs of wire \LUT_HALL_DIR:tmp__LUT_HALL_DIR_ins_1\[443] = Net_997[444]
Removing Rhs of wire Net_997[444] = \mux_2:tmp__mux_2_reg\[2210]
Removing Lhs of wire \LUT_HALL_DIR:tmp__LUT_HALL_DIR_ins_0\[445] = Net_996[446]
Removing Rhs of wire Net_996[446] = \mux_1:tmp__mux_1_reg\[2344]
Removing Rhs of wire Net_694[450] = \LUT_HALL_DIR:tmp__LUT_HALL_DIR_reg_2\[447]
Removing Rhs of wire Net_693[451] = \LUT_HALL_DIR:tmp__LUT_HALL_DIR_reg_1\[448]
Removing Rhs of wire Net_971[452] = \LUT_HALL_DIR:tmp__LUT_HALL_DIR_reg_0\[449]
Removing Rhs of wire Net_836[455] = \PWM_1:PWMUDB:ph1_i_reg\[1200]
Removing Rhs of wire Net_1115[462] = \PWM_1:PWMUDB:ph2_i_reg\[1202]
Removing Rhs of wire Net_1281[463] = \Coast_Brake:control_out_0\[466]
Removing Rhs of wire Net_1281[463] = \Coast_Brake:control_0\[489]
Removing Lhs of wire \Coast_Brake:clk\[464] = zero[21]
Removing Lhs of wire \Coast_Brake:rst\[465] = zero[21]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[531] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[538] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX9_net_0[561] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \MotorDirection:clk\[567] = zero[21]
Removing Lhs of wire \MotorDirection:rst\[568] = zero[21]
Removing Lhs of wire Net_701[593] = zero[21]
Removing Lhs of wire Net_721[594] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \LUT_4Q_PWM:tmp__LUT_4Q_PWM_ins_4\[595] = Net_836[455]
Removing Lhs of wire \LUT_4Q_PWM:tmp__LUT_4Q_PWM_ins_3\[596] = Net_1289[458]
Removing Lhs of wire \LUT_4Q_PWM:tmp__LUT_4Q_PWM_ins_2\[597] = Net_694[450]
Removing Lhs of wire \LUT_4Q_PWM:tmp__LUT_4Q_PWM_ins_1\[598] = Net_693[451]
Removing Lhs of wire \LUT_4Q_PWM:tmp__LUT_4Q_PWM_ins_0\[599] = Net_971[452]
Removing Rhs of wire Net_950[608] = \LUT_4Q_PWM:tmp__LUT_4Q_PWM_reg_5\[602]
Removing Rhs of wire Net_949[609] = \LUT_4Q_PWM:tmp__LUT_4Q_PWM_reg_4\[603]
Removing Rhs of wire Net_948[610] = \LUT_4Q_PWM:tmp__LUT_4Q_PWM_reg_3\[604]
Removing Rhs of wire Net_947[611] = \LUT_4Q_PWM:tmp__LUT_4Q_PWM_reg_2\[605]
Removing Rhs of wire Net_946[612] = \LUT_4Q_PWM:tmp__LUT_4Q_PWM_reg_1\[606]
Removing Rhs of wire Net_951[613] = \LUT_4Q_PWM:tmp__LUT_4Q_PWM_reg_0\[607]
Removing Lhs of wire tmpOE__SCL_1_net_0[615] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__MV3_net_0[621] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__PWMH1_net_0[628] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX13_net_0[634] = tmpOE__CS1_net_0[51]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[651] = \ADC_DelSig_1:Net_250\[686]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[654] = zero[21]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[655] = zero[21]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[688] = zero[21]
Removing Lhs of wire \ADC_DelSig_1:soc\[690] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__PWML1_net_0[694] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__PWML3_net_0[700] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__PWMH3_net_0[706] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__PWML2_net_0[712] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__PWMH2_net_0[718] = tmpOE__CS1_net_0[51]
Removing Rhs of wire \I2C_0:sda_x_wire\[723] = \I2C_0:Net_643_1\[724]
Removing Rhs of wire \I2C_0:Net_697\[726] = \I2C_0:Net_643_2\[732]
Removing Rhs of wire \I2C_0:Net_1109_0\[729] = \I2C_0:scl_yfb\[743]
Removing Rhs of wire \I2C_0:Net_1109_1\[730] = \I2C_0:sda_yfb\[744]
Removing Lhs of wire \I2C_0:scl_x_wire\[733] = \I2C_0:Net_643_0\[731]
Removing Lhs of wire \I2C_0:Net_969\[734] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \I2C_0:Net_968\[735] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \I2C_0:tmpOE__Bufoe_scl_net_0\[746] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \I2C_0:tmpOE__Bufoe_sda_net_0\[749] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__SCL_0_net_0[757] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__SDA_0_net_0[762] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__MV2_net_0[767] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__SG_VO1_net_0[776] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX14_net_0[782] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX15_net_0[788] = tmpOE__CS1_net_0[51]
Removing Lhs of wire Net_283[800] = zero[21]
Removing Lhs of wire \PWM_2:Net_107\[802] = zero[21]
Removing Lhs of wire \PWM_2:Net_113\[803] = tmpOE__CS1_net_0[51]
Removing Rhs of wire Net_315[807] = \PWM_2:Net_57\[805]
Removing Lhs of wire tmpOE__PWR_net_0[812] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__NOT_RE3_net_0[818] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__NOT_RE2_net_0[824] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__TX3_net_0[830] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__TX2_net_0[836] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__DE3_net_0[842] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__DE2_net_0[848] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__RX3_net_0[854] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__MV1_net_0[860] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX11_net_0[870] = tmpOE__CS1_net_0[51]
Removing Rhs of wire Net_937[877] = \Timer_1:Net_57\[2069]
Removing Lhs of wire tmpOE__WDCLK_net_0[879] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX0_net_0[885] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX5_net_0[890] = tmpOE__CS1_net_0[51]
Removing Rhs of wire \I2C_1:sda_x_wire\[894] = \I2C_1:Net_643_4\[895]
Removing Rhs of wire \I2C_1:sda_x_wire\[894] = \I2C_1:bI2C_UDB:m_sda_out_reg\[1105]
Removing Rhs of wire \I2C_1:Net_697\[897] = \I2C_1:Net_643_5\[898]
Removing Rhs of wire \I2C_1:Net_697\[897] = \I2C_1:bI2C_UDB:sts_irq\[919]
Removing Lhs of wire \I2C_1:udb_clk\[900] = Net_153[81]
Removing Lhs of wire \I2C_1:bI2C_UDB:status_6\[912] = zero[21]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_5\[913] = \I2C_1:bI2C_UDB:stop_detect\[1001]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_3\[915] = \I2C_1:bI2C_UDB:m_address_reg\[1007]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_2\[916] = \I2C_1:bI2C_UDB:master_mode_reg\[1008]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_1\[917] = \I2C_1:bI2C_UDB:m_lrb_reg\[1009]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_0\[918] = \I2C_1:bI2C_UDB:m_byte_complete_reg\[1010]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_2\[921] = zero[21]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_1\[922] = \I2C_1:bI2C_UDB:m_load_dummy\[1030]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_0\[923] = \I2C_1:bI2C_UDB:m_shift_en\[1043]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_2\[958] = zero[21]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_0\[960] = \I2C_1:bI2C_UDB:clkgen_en\[1042]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_start_gen\[993] = \I2C_1:bI2C_UDB:control_7\[903]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_stop_gen\[994] = \I2C_1:bI2C_UDB:control_6\[904]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_restart_gen\[995] = \I2C_1:bI2C_UDB:control_5\[905]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_nack\[996] = \I2C_1:bI2C_UDB:control_4\[906]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_transmit\[998] = \I2C_1:bI2C_UDB:control_2\[908]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_master_en\[999] = \I2C_1:bI2C_UDB:control_1\[909]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_slave_en\[1000] = \I2C_1:bI2C_UDB:control_0\[910]
Removing Rhs of wire \I2C_1:Net_1109_0\[1012] = \I2C_1:scl_yfb\[1116]
Removing Rhs of wire \I2C_1:Net_1109_1\[1015] = \I2C_1:sda_yfb\[1117]
Removing Rhs of wire \I2C_1:bI2C_UDB:m_reset\[1023] = \I2C_1:bI2C_UDB:master_rst_reg\[1107]
Removing Lhs of wire \I2C_1:bI2C_UDB:bus_busy\[1025] = zero[21]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[1033] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[1064]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb\[1035] = zero[21]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[1040] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[1093]
Removing Rhs of wire \I2C_1:Net_643_3\[1041] = \I2C_1:bI2C_UDB:m_scl_out_reg\[1104]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[1044] = \I2C_1:sda_x_wire\[894]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[1045] = \I2C_1:bI2C_UDB:sda_in_reg\[924]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[1046] = \I2C_1:sda_x_wire\[894]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[1047] = \I2C_1:bI2C_UDB:sda_in_reg\[924]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[1048] = \I2C_1:sda_x_wire\[894]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[1049] = \I2C_1:bI2C_UDB:sda_in_reg\[924]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[1051] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[1052] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1050]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[1053] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1050]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[1074] = \I2C_1:Net_643_3\[1041]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[1075] = \I2C_1:Net_1109_0\[1012]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[1076] = \I2C_1:Net_643_3\[1041]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[1077] = \I2C_1:Net_1109_0\[1012]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[1078] = \I2C_1:Net_643_3\[1041]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[1079] = \I2C_1:Net_1109_0\[1012]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[1081] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[1082] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[1080]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[1083] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[1080]
Removing Rhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[1093] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[1084]
Removing Lhs of wire \I2C_1:scl_x_wire\[1108] = \I2C_1:Net_643_3\[1041]
Removing Lhs of wire \I2C_1:Net_969\[1109] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \I2C_1:Net_968\[1110] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[1119] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[1121] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX10_net_0[1128] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__RX2_net_0[1135] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__VR1_PRE_net_0[1141] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__VR1_net_0[1147] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[1167] = \PWM_1:PWMUDB:control_7\[1159]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[1177] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[1182] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[1184] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[1185] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[1186] = \PWM_1:PWMUDB:runmode_enable\[1183]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[1190] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[1191] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[1192] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[1193] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[1196] = tmpOE__CS1_net_0[51]
Removing Rhs of wire \PWM_1:PWMUDB:pwm_db\[1199] = \PWM_1:PWMUDB:pwm1_i\[1213]
Removing Lhs of wire \PWM_1:PWMUDB:db_ph1_run_temp\\R\[1209] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:db_ph1_run_temp\\S\[1210] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:db_ph2_run_temp\\R\[1211] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:db_ph2_run_temp\\S\[1212] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:db_csaddr_2\[1216] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:db_csaddr_1\[1217] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_4_1\[1252] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\[1538]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_4_0\[1254] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\[1539]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[1255] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[1256] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[1257] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[1258] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[1261] = zero[21]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[1262] = \PWM_1:PWMUDB:final_kill_reg\[1277]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[1263] = zero[21]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[1264] = \PWM_1:PWMUDB:fifo_full\[1284]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[1266] = \PWM_1:PWMUDB:cmp2_status_reg\[1276]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[1267] = \PWM_1:PWMUDB:cmp1_status_reg\[1275]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[1278] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[1279] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[1280] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[1281] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[1282] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[1283] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[1285] = \PWM_1:PWMUDB:tc_i\[1188]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[1286] = \PWM_1:PWMUDB:runmode_enable\[1183]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[1287] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[1368] = \PWM_1:PWMUDB:cmp1_less\[1339]
Removing Lhs of wire \PWM_1:PWMUDB:compare2\[1369] = \PWM_1:PWMUDB:cmp2_less\[1342]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[1379] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\[1420] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\[1421] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\[1422] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\[1423] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\[1424] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\[1425] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\[1426] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\[1427] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\[1428] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\[1429] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\[1430] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\[1431] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\[1432] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\[1433] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\[1434] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\[1435] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\[1436] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\[1437] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\[1438] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\[1439] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\[1440] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\[1441] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_1\[1442] = \PWM_1:PWMUDB:MODIN1_1\[1443]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[1443] = \PWM_1:PWMUDB:dith_count_1\[1251]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_0\[1444] = \PWM_1:PWMUDB:MODIN1_0\[1445]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[1445] = \PWM_1:PWMUDB:dith_count_0\[1253]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1577] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1578] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX1_net_0[1587] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX2_net_0[1593] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX3_net_0[1599] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX6_net_0[1605] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \SPIM_1:Net_276\[1610] = Net_1586[1611]
Removing Rhs of wire \SPIM_1:BSPIM:load_rx_data\[1614] = \SPIM_1:BSPIM:dpcounter_one\[1615]
Removing Lhs of wire \SPIM_1:BSPIM:pol_supprt\[1616] = zero[21]
Removing Lhs of wire \SPIM_1:BSPIM:miso_to_dp\[1617] = \SPIM_1:Net_244\[1618]
Removing Lhs of wire \SPIM_1:Net_244\[1618] = Net_1585[1606]
Removing Rhs of wire Net_1604[1622] = \SPIM_1:BSPIM:mosi_reg\[1623]
Removing Rhs of wire \SPIM_1:BSPIM:mosi_from_dp\[1629] = \SPIM_1:BSPIM:mosi_from_dpL\[1742]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_1\[1644] = \SPIM_1:BSPIM:dpMOSI_fifo_empty\[1645]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_2\[1646] = \SPIM_1:BSPIM:dpMOSI_fifo_not_full\[1647]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_3\[1648] = \SPIM_1:BSPIM:load_rx_data\[1614]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_4\[1650] = \SPIM_1:BSPIM:dpMISO_fifo_full\[1651]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_5\[1652] = \SPIM_1:BSPIM:dpMISO_fifo_not_empty\[1653]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_6\[1655] = zero[21]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_5\[1656] = zero[21]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_3\[1657] = zero[21]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_2\[1658] = zero[21]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_1\[1659] = zero[21]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_0\[1660] = zero[21]
Removing Lhs of wire \SPIM_1:Net_273\[1671] = zero[21]
Removing Lhs of wire \SPIM_1:Net_289\[1759] = zero[21]
Removing Lhs of wire Net_918[1762] = zero[21]
Removing Lhs of wire Net_67[1764] = zero[21]
Removing Lhs of wire \UART_2:Net_61\[1765] = Net_136[774]
Removing Lhs of wire \UART_2:BUART:tx_hd_send_break\[1769] = zero[21]
Removing Lhs of wire \UART_2:BUART:HalfDuplexSend\[1770] = zero[21]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[1771] = zero[21]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[1772] = zero[21]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_2\[1773] = zero[21]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_1\[1774] = zero[21]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_0\[1775] = zero[21]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark\[1776] = zero[21]
Removing Rhs of wire \UART_2:BUART:tx_bitclk_enable_pre\[1786] = \UART_2:BUART:tx_bitclk_dp\[1822]
Removing Lhs of wire \UART_2:BUART:tx_counter_tc\[1832] = \UART_2:BUART:tx_counter_dp\[1823]
Removing Lhs of wire \UART_2:BUART:tx_status_6\[1833] = zero[21]
Removing Lhs of wire \UART_2:BUART:tx_status_5\[1834] = zero[21]
Removing Lhs of wire \UART_2:BUART:tx_status_4\[1835] = zero[21]
Removing Lhs of wire \UART_2:BUART:tx_status_1\[1837] = \UART_2:BUART:tx_fifo_empty\[1800]
Removing Lhs of wire \UART_2:BUART:tx_status_3\[1839] = \UART_2:BUART:tx_fifo_notfull\[1799]
Removing Lhs of wire \UART_2:BUART:rx_count7_bit8_wire\[1899] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[1906] = \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\[1917]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[1908] = \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\[1918]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[1909] = \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1934]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1910] = \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[1948]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_1\[1911] = \UART_2:BUART:sRX:s23Poll:MODIN2_1\[1912]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN2_1\[1912] = \UART_2:BUART:pollcount_1\[1905]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_0\[1913] = \UART_2:BUART:sRX:s23Poll:MODIN2_0\[1914]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN2_0\[1914] = \UART_2:BUART:pollcount_0\[1907]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1920] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1921] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1922] = \UART_2:BUART:pollcount_1\[1905]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN3_1\[1923] = \UART_2:BUART:pollcount_1\[1905]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1924] = \UART_2:BUART:pollcount_0\[1907]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN3_0\[1925] = \UART_2:BUART:pollcount_0\[1907]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1926] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1927] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1928] = \UART_2:BUART:pollcount_1\[1905]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1929] = \UART_2:BUART:pollcount_0\[1907]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1930] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1931] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[1936] = \UART_2:BUART:pollcount_1\[1905]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN4_1\[1937] = \UART_2:BUART:pollcount_1\[1905]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[1938] = \UART_2:BUART:pollcount_0\[1907]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN4_0\[1939] = \UART_2:BUART:pollcount_0\[1907]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[1940] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[1941] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[1942] = \UART_2:BUART:pollcount_1\[1905]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[1943] = \UART_2:BUART:pollcount_0\[1907]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[1944] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[1945] = zero[21]
Removing Lhs of wire \UART_2:BUART:rx_status_1\[1952] = zero[21]
Removing Rhs of wire \UART_2:BUART:rx_status_2\[1953] = \UART_2:BUART:rx_parity_error_status\[1954]
Removing Rhs of wire \UART_2:BUART:rx_status_3\[1955] = \UART_2:BUART:rx_stop_bit_error\[1956]
Removing Lhs of wire \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_8\[1966] = \UART_2:BUART:sRX:MODULE_7:g2:a0:lta_0\[2015]
Removing Lhs of wire \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_9\[1970] = \UART_2:BUART:sRX:MODULE_8:g1:a0:xneq\[2037]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_6\[1971] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_5\[1972] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_4\[1973] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_3\[1974] = \UART_2:BUART:sRX:MODIN5_6\[1975]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN5_6\[1975] = \UART_2:BUART:rx_count_6\[1894]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_2\[1976] = \UART_2:BUART:sRX:MODIN5_5\[1977]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN5_5\[1977] = \UART_2:BUART:rx_count_5\[1895]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_1\[1978] = \UART_2:BUART:sRX:MODIN5_4\[1979]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN5_4\[1979] = \UART_2:BUART:rx_count_4\[1896]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newa_0\[1980] = \UART_2:BUART:sRX:MODIN5_3\[1981]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN5_3\[1981] = \UART_2:BUART:rx_count_3\[1897]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_6\[1982] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_5\[1983] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_4\[1984] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_3\[1985] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_2\[1986] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_1\[1987] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:newb_0\[1988] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:dataa_6\[1989] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:dataa_5\[1990] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:dataa_4\[1991] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:dataa_3\[1992] = \UART_2:BUART:rx_count_6\[1894]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:dataa_2\[1993] = \UART_2:BUART:rx_count_5\[1895]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:dataa_1\[1994] = \UART_2:BUART:rx_count_4\[1896]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:dataa_0\[1995] = \UART_2:BUART:rx_count_3\[1897]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:datab_6\[1996] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:datab_5\[1997] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:datab_4\[1998] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:datab_3\[1999] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:datab_2\[2000] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:datab_1\[2001] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g2:a0:datab_0\[2002] = zero[21]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_8:g1:a0:newa_0\[2017] = \UART_2:BUART:rx_postpoll\[1853]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_8:g1:a0:newb_0\[2018] = \UART_2:BUART:rx_parity_bit\[1969]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_8:g1:a0:dataa_0\[2019] = \UART_2:BUART:rx_postpoll\[1853]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_8:g1:a0:datab_0\[2020] = \UART_2:BUART:rx_parity_bit\[1969]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:a_0\[2021] = \UART_2:BUART:rx_postpoll\[1853]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:b_0\[2022] = \UART_2:BUART:rx_parity_bit\[1969]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\[2024] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:eq_0\[2025] = \UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[2023]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:eqi_0\[2026] = \UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[2023]
Removing Lhs of wire tmpOE__RO_net_0[2048] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__DI_net_0[2053] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__DE_net_0[2059] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \Timer_1:Net_260\[2065] = zero[21]
Removing Lhs of wire \Timer_1:Net_266\[2066] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \Timer_1:Net_102\[2071] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__LED_G_net_0[2073] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__LED_B_net_0[2079] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[2088] = zero[21]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[2089] = zero[21]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[2090] = zero[21]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[2091] = zero[21]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[2092] = zero[21]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[2093] = zero[21]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[2094] = zero[21]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[2095] = zero[21]
Removing Rhs of wire \ADC_SAR_1:Net_188\[2098] = \ADC_SAR_1:Net_221\[2099]
Removing Lhs of wire \ADC_SAR_1:soc\[2105] = zero[21]
Removing Lhs of wire \ADC_SAR_1:Net_381\[2131] = zero[21]
Removing Lhs of wire tmpOE__NOT_RE_net_0[2133] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX4_net_0[2139] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX8_net_0[2145] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__EX7_net_0[2151] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \Virtual_Hall:clk\[2156] = zero[21]
Removing Lhs of wire \Virtual_Hall:rst\[2157] = zero[21]
Removing Rhs of wire Net_1637[2158] = \Virtual_Hall:control_out_0\[2159]
Removing Rhs of wire Net_1637[2158] = \Virtual_Hall:control_0\[2182]
Removing Rhs of wire Net_3150[2160] = \Virtual_Hall:control_out_1\[2161]
Removing Rhs of wire Net_3150[2160] = \Virtual_Hall:control_1\[2181]
Removing Rhs of wire Net_3151[2162] = \Virtual_Hall:control_out_2\[2163]
Removing Rhs of wire Net_3151[2162] = \Virtual_Hall:control_2\[2180]
Removing Lhs of wire \Use_Hall:clk\[2183] = zero[21]
Removing Lhs of wire \Use_Hall:rst\[2184] = zero[21]
Removing Rhs of wire Net_7684[2185] = \Use_Hall:control_out_0\[2186]
Removing Rhs of wire Net_7684[2185] = \Use_Hall:control_0\[2209]
Removing Lhs of wire tmpOE__SPI_CLK_net_0[2217] = tmpOE__CS1_net_0[51]
Removing Lhs of wire tmpOE__SPI_MOSI_net_0[2224] = tmpOE__CS1_net_0[51]
Removing Rhs of wire Net_23[2225] = \SPIM_2:BSPIM:mosi_reg\[2249]
Removing Lhs of wire tmpOE__SPI_MISO_net_0[2231] = tmpOE__CS1_net_0[51]
Removing Rhs of wire \SPIM_2:Net_276\[2236] = \SPIM_2:Net_288\[2237]
Removing Rhs of wire \SPIM_2:BSPIM:load_rx_data\[2241] = \SPIM_2:BSPIM:dpcounter_one\[2242]
Removing Lhs of wire \SPIM_2:BSPIM:pol_supprt\[2243] = zero[21]
Removing Lhs of wire \SPIM_2:BSPIM:miso_to_dp\[2244] = \SPIM_2:Net_244\[2245]
Removing Lhs of wire \SPIM_2:Net_244\[2245] = Net_19[2232]
Removing Rhs of wire \SPIM_2:BSPIM:tx_status_1\[2271] = \SPIM_2:BSPIM:dpMOSI_fifo_empty\[2272]
Removing Rhs of wire \SPIM_2:BSPIM:tx_status_2\[2273] = \SPIM_2:BSPIM:dpMOSI_fifo_not_full\[2274]
Removing Lhs of wire \SPIM_2:BSPIM:tx_status_3\[2275] = \SPIM_2:BSPIM:load_rx_data\[2241]
Removing Rhs of wire \SPIM_2:BSPIM:rx_status_4\[2277] = \SPIM_2:BSPIM:dpMISO_fifo_full\[2278]
Removing Rhs of wire \SPIM_2:BSPIM:rx_status_5\[2279] = \SPIM_2:BSPIM:dpMISO_fifo_not_empty\[2280]
Removing Lhs of wire \SPIM_2:BSPIM:tx_status_6\[2282] = zero[21]
Removing Lhs of wire \SPIM_2:BSPIM:tx_status_5\[2283] = zero[21]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_3\[2284] = zero[21]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_2\[2285] = zero[21]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_1\[2286] = zero[21]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_0\[2287] = zero[21]
Removing Lhs of wire \SPIM_2:Net_273\[2297] = zero[21]
Removing Lhs of wire \SPIM_2:Net_289\[2336] = zero[21]
Removing Lhs of wire tmpOE__SPI_CS_net_0[2338] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \PGA_1:Net_37\[2347] = zero[21]
Removing Lhs of wire \PGA_1:Net_40\[2348] = zero[21]
Removing Lhs of wire \PGA_1:Net_38\[2349] = zero[21]
Removing Lhs of wire \PGA_1:Net_39\[2350] = zero[21]
Removing Lhs of wire \PGA_2:Net_37\[2357] = zero[21]
Removing Lhs of wire \PGA_2:Net_40\[2358] = zero[21]
Removing Lhs of wire \PGA_2:Net_38\[2359] = zero[21]
Removing Lhs of wire \PGA_2:Net_39\[2360] = zero[21]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[2365] = MODIN6_1[2366]
Removing Lhs of wire MODIN6_1[2366] = currmux_1[383]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[2367] = MODIN6_0[2368]
Removing Lhs of wire MODIN6_0[2368] = currmux_0[385]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[2369] = MODIN7_1[2370]
Removing Lhs of wire MODIN7_1[2370] = AMuxHw_1_Decoder_old_id_1[382]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[2371] = MODIN7_0[2372]
Removing Lhs of wire MODIN7_0[2372] = AMuxHw_1_Decoder_old_id_0[384]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[2373] = currmux_1[383]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[2374] = currmux_0[385]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[2375] = AMuxHw_1_Decoder_old_id_1[382]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[2376] = AMuxHw_1_Decoder_old_id_0[384]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[2377] = currmux_1[383]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[2378] = currmux_0[385]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[2379] = AMuxHw_1_Decoder_old_id_1[382]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[2380] = AMuxHw_1_Decoder_old_id_0[384]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:aeqb_0\[2383] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[2384] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[2382]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eqi_0\[2386] = \MODULE_9:g1:a0:gx:u0:eq_1\[2385]
Removing Rhs of wire \MODULE_9:g1:a0:xeq\[2398] = \MODULE_9:g1:a0:gx:u0:aeqb_1\[2387]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\[2410] = zero[21]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\[2411] = \QuadDec_1:Cnt16:CounterUDB:overflow\[142]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\[2412] = \QuadDec_1:Cnt16:CounterUDB:status_1\[130]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\[2413] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[125]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\[2414] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[149]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2415] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[149]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\[2416] = \QuadDec_1:Net_1203\[155]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_1D[2424] = currmux_1[383]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_0D[2425] = currmux_0[385]
Removing Lhs of wire \EdgeDetect_1:last\\D\[2429] = Net_836[455]
Removing Lhs of wire \EdgeDetect_2:last\\D\[2430] = Net_1289[458]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_reg\\D\[2440] = \I2C_1:Net_1109_1\[1015]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_reg\\D\[2450] = \I2C_1:Net_1109_0\[1012]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last_reg\\D\[2451] = \I2C_1:bI2C_UDB:scl_in_reg\[1011]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last2_reg\\D\[2452] = \I2C_1:bI2C_UDB:scl_in_last_reg\[1013]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last_reg\\D\[2453] = \I2C_1:bI2C_UDB:sda_in_reg\[924]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last2_reg\\D\[2454] = \I2C_1:bI2C_UDB:sda_in_last_reg\[1016]
Removing Lhs of wire \I2C_1:bI2C_UDB:clk_eq_reg\\D\[2461] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[1093]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[2466] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2467] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2468] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[2471] = tmpOE__CS1_net_0[51]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_db_reg\\D\[2472] = \PWM_1:PWMUDB:pwm_db\[1199]
Removing Lhs of wire \PWM_1:PWMUDB:ph1_i_reg\\D\[2473] = \PWM_1:PWMUDB:ph1_i\[1201]
Removing Lhs of wire \PWM_1:PWMUDB:ph2_i_reg\\D\[2474] = \PWM_1:PWMUDB:ph2_i\[1203]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[2479] = \PWM_1:PWMUDB:cmp1\[1270]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare2\\D\[2480] = \PWM_1:PWMUDB:cmp2\[1273]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[2481] = \PWM_1:PWMUDB:cmp1_status\[1271]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[2482] = \PWM_1:PWMUDB:cmp2_status\[1274]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2484] = \PWM_1:PWMUDB:pwm_i\[1371]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2485] = \PWM_1:PWMUDB:pwm_db\[1199]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2486] = \PWM_1:PWMUDB:pwm2_i\[1374]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[2487] = \PWM_1:PWMUDB:status_2\[1265]
Removing Lhs of wire \SPIM_1:BSPIM:so_send_reg\\D\[2488] = zero[21]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_pre_reg\\D\[2493] = zero[21]
Removing Lhs of wire \SPIM_1:BSPIM:dpcounter_one_reg\\D\[2495] = \SPIM_1:BSPIM:load_rx_data\[1614]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_from_dp_reg\\D\[2496] = \SPIM_1:BSPIM:mosi_from_dp\[1629]
Removing Lhs of wire \SPIM_1:BSPIM:ld_ident\\D\[2497] = zero[21]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[2500] = zero[21]
Removing Lhs of wire Net_2381D[2505] = zero[21]
Removing Lhs of wire \UART_2:BUART:rx_bitclk\\D\[2515] = \UART_2:BUART:rx_bitclk_pre\[1888]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_pre\\D\[2524] = \UART_2:BUART:rx_parity_error_pre\[1964]
Removing Lhs of wire \UART_2:BUART:rx_break_status\\D\[2525] = zero[21]
Removing Lhs of wire \SPIM_2:BSPIM:so_send_reg\\D\[2530] = zero[21]
Removing Lhs of wire \SPIM_2:BSPIM:mosi_pre_reg\\D\[2536] = zero[21]
Removing Lhs of wire \SPIM_2:BSPIM:dpcounter_one_reg\\D\[2538] = \SPIM_2:BSPIM:load_rx_data\[2241]
Removing Lhs of wire \SPIM_2:BSPIM:mosi_from_dp_reg\\D\[2539] = \SPIM_2:BSPIM:mosi_from_dp\[2255]

------------------------------------------------------
Aliased 0 equations, 549 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__CS1_net_0' (cost = 0):
tmpOE__CS1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_1:bQuadDec:A_j\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_1:bQuadDec:A_k\ <= ((not \QuadDec_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_1:bQuadDec:B_j\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_1:bQuadDec:B_k\ <= ((not \QuadDec_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1151\' (cost = 0):
\QuadDec_1:Net_1151\ <= (not \QuadDec_1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_1:Net_1287\' (cost = 0):
\QuadDec_1:Net_1287\ <= (not \QuadDec_1:Net_1264\);

Note:  Expanding virtual equation for 'Net_1641' (cost = 4):
Net_1641 <= ((not Net_7684 and Net_3149)
	OR (Net_3151 and Net_7684));

Note:  Expanding virtual equation for 'Net_997' (cost = 4):
Net_997 <= ((not Net_7684 and Net_3148)
	OR (Net_3150 and Net_7684));

Note:  Expanding virtual equation for 'Net_996' (cost = 4):
Net_996 <= ((not Net_7684 and Net_3147)
	OR (Net_1637 and Net_7684));

Note:  Virtual signal Net_694 with ( cost: 288 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_694 <= ((not Net_3151 and Net_986 and Net_7684)
	OR (not Net_3149 and not Net_7684 and Net_986)
	OR (not Net_986 and not Net_7684 and Net_3149)
	OR (not Net_986 and Net_3151 and Net_7684));

Note:  Virtual signal Net_693 with ( cost: 200 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_693 <= ((not Net_3150 and Net_986 and Net_7684)
	OR (not Net_3148 and not Net_7684 and Net_986)
	OR (not Net_986 and not Net_7684 and Net_3148)
	OR (not Net_986 and Net_3150 and Net_7684));

Note:  Virtual signal Net_971 with ( cost: 200 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_971 <= ((not Net_1637 and Net_986 and Net_7684)
	OR (not Net_3147 and not Net_7684 and Net_986)
	OR (not Net_986 and not Net_7684 and Net_3147)
	OR (not Net_986 and Net_1637 and Net_7684));

Note:  Expanding virtual equation for 'Net_1010' (cost = 2):
Net_1010 <= ((not Net_836 and \EdgeDetect_1:last\)
	OR (not \EdgeDetect_1:last\ and Net_836));

Note:  Virtual signal Net_1289 with ( cost: 220 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_1289 <= ((Net_1115 and Net_1281));

Note:  Expanding virtual equation for 'Net_1011' (cost = 2):
Net_1011 <= ((not Net_1289 and \EdgeDetect_2:last\)
	OR (not \EdgeDetect_2:last\ and Net_1289));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_high\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:txdata\' (cost = 54):
\I2C_1:bI2C_UDB:txdata\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:rxdata\' (cost = 2):
\I2C_1:bI2C_UDB:rxdata\ <= ((not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_low\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_1:bI2C_UDB:scl_went_low\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:start_detect\' (cost = 2):
\I2C_1:bI2C_UDB:start_detect\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:stalled\' (cost = 16):
\I2C_1:bI2C_UDB:stalled\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:Net_1109_0\ and not \I2C_1:Net_643_3\)
	OR (\I2C_1:Net_1109_0\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:hwEnable\' (cost = 0):
\PWM_1:PWMUDB:hwEnable\ <= (\PWM_1:PWMUDB:control_7\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_1:PWMUDB:cmp2\ <= (\PWM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_addressmatch\' (cost = 0):
\UART_2:BUART:rx_addressmatch\ <= (\UART_2:BUART:rx_addressmatch2\
	OR \UART_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_2:BUART:rx_count_2\ and \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_2:BUART:rx_poll_bit1\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_2:BUART:rx_poll_bit2\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:pollingrange\' (cost = 4):
\UART_2:BUART:pollingrange\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\ <= (not \UART_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <= (\UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <= (not \UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_3\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 1):
\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_2\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_1\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 8):
\UART_2:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SPIM_2:BSPIM:load_rx_data\' (cost = 1):
\SPIM_2:BSPIM:load_rx_data\ <= ((not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:count_0\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not currmux_1)
	OR (AMuxHw_1_Decoder_old_id_1 and currmux_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_1_Decoder_old_id_0 and not currmux_0)
	OR (AMuxHw_1_Decoder_old_id_0 and currmux_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not currmux_1 and not AMuxHw_1_Decoder_old_id_0 and not currmux_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not currmux_1 and AMuxHw_1_Decoder_old_id_0 and currmux_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not currmux_0 and AMuxHw_1_Decoder_old_id_1 and currmux_1)
	OR (AMuxHw_1_Decoder_old_id_1 and currmux_1 and AMuxHw_1_Decoder_old_id_0 and currmux_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_1:Net_1248\' (cost = 2):
\QuadDec_1:Net_1248\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:xeq\' (cost = 4):
\MODULE_9:g1:a0:xeq\ <= ((not AMuxHw_1_Decoder_old_id_1 and not currmux_1 and not AMuxHw_1_Decoder_old_id_0 and not currmux_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not currmux_1 and AMuxHw_1_Decoder_old_id_0 and currmux_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not currmux_0 and AMuxHw_1_Decoder_old_id_1 and currmux_1)
	OR (AMuxHw_1_Decoder_old_id_1 and currmux_1 and AMuxHw_1_Decoder_old_id_0 and currmux_0));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:status_5\' (cost = 10):
\I2C_1:bI2C_UDB:status_5\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cnt_reset\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:sda_x_wire\)
	OR (not \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:pwm_db\' (cost = 6):
\PWM_1:PWMUDB:pwm_db\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_edge_rise\' (cost = 6):
\PWM_1:PWMUDB:db_edge_rise\ <= ((not \PWM_1:PWMUDB:pwm_db_reg\ and \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_edge_fall\' (cost = 10):
\PWM_1:PWMUDB:db_edge_fall\ <= ((not \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:pwm_db_reg\)
	OR (not \PWM_1:PWMUDB:cmp1_less\ and \PWM_1:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 4):
\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= ((not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= (not \UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\' (cost = 2):
\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\ <= ((not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:pollcount_1\)
	OR (not \UART_2:BUART:pollcount_1\ and \UART_2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'AMuxHw_1_Decoder_is_active' (cost = 36):
AMuxHw_1_Decoder_is_active <= ((not AMuxHw_1_Decoder_old_id_1 and not currmux_1 and not AMuxHw_1_Decoder_old_id_0 and not currmux_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not currmux_1 and AMuxHw_1_Decoder_old_id_0 and currmux_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not currmux_0 and AMuxHw_1_Decoder_old_id_1 and currmux_1)
	OR (AMuxHw_1_Decoder_old_id_1 and currmux_1 and AMuxHw_1_Decoder_old_id_0 and currmux_0));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:contention\' (cost = 8):
\I2C_1:bI2C_UDB:contention\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_ph1_run\' (cost = 5):
\PWM_1:PWMUDB:db_ph1_run\ <= ((not \PWM_1:PWMUDB:pwm_db_reg\ and \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\)
	OR \PWM_1:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_ph2_run\' (cost = 7):
\PWM_1:PWMUDB:db_ph2_run\ <= (\PWM_1:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:pwm_db_reg\)
	OR (not \PWM_1:PWMUDB:cmp1_less\ and \PWM_1:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:rx_postpoll\' (cost = 72):
\UART_2:BUART:rx_postpoll\ <= (\UART_2:BUART:pollcount_1\
	OR (Net_1522 and \UART_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1522 and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:pollcount_1\ and \UART_2:BUART:rx_parity_bit\)
	OR (Net_1522 and \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_2:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1522 and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:pollcount_1\ and \UART_2:BUART:rx_parity_bit\)
	OR (Net_1522 and \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 98 signals.
	Turned 6 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_2:BUART:rx_status_0\ to zero
Aliasing \UART_2:BUART:rx_status_6\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_2:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:hwCapture\[122] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[1289] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[1371] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1548] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1558] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1568] = zero[21]
Removing Rhs of wire \UART_2:BUART:rx_bitclk_enable\[1852] = \UART_2:BUART:rx_bitclk\[1900]
Removing Lhs of wire \UART_2:BUART:rx_status_0\[1950] = zero[21]
Removing Lhs of wire \UART_2:BUART:rx_status_6\[1959] = zero[21]
Removing Lhs of wire \ADC_SAR_1:Net_188\[2098] = \ADC_SAR_1:Net_376\[2097]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb2_reg\\D\[2457] = zero[21]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[2469] = \PWM_1:PWMUDB:control_7\[1159]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[2483] = zero[21]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark_last\\D\[2507] = \UART_2:BUART:tx_ctrl_mark_last\[1843]
Removing Lhs of wire \UART_2:BUART:rx_markspace_status\\D\[2519] = zero[21]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_status\\D\[2520] = zero[21]
Removing Lhs of wire \UART_2:BUART:rx_addr_match_status\\D\[2522] = zero[21]
Removing Lhs of wire \UART_2:BUART:rx_markspace_pre\\D\[2523] = \UART_2:BUART:rx_markspace_pre\[1963]
Removing Lhs of wire \UART_2:BUART:rx_parity_bit\\D\[2528] = \UART_2:BUART:rx_parity_bit\[1969]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_2:BUART:sRX:MODULE_8:g1:a0:xneq\ <= ((not \UART_2:BUART:rx_parity_bit\ and Net_1522 and \UART_2:BUART:pollcount_0\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\)
	OR (not Net_1522 and not \UART_2:BUART:pollcount_1\ and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:rx_parity_bit\ and \UART_2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0.cyprj -dcpsoc3 execute_1_0.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.238ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Wednesday, 05 October 2016 16:01:30
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0.cyprj -d CY8C5888AXI-LP096 execute_1_0.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \QuadDec_1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \I2C_1:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_2381 from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_2:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_2:BSPIM:mosi_pre_reg\ from registered to combinatorial
Assigning clock i2cclk to clock CLK_6M4HZ because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock timebase to clock HBUS_40MHZ because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock USBUART_1_Clock_vbus to clock BUS_CLK because it is a pass-through
Assigning clock I2C_0_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock CLK_6M4HZ because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'HBUS_40MHZ'. Fanout=2, Signal=ClockBlock_HBUS_40MHZ
    Analog  Clock 0: Automatic-assigning  clock 'ADCCLK'. Fanout=0, Signal=ClockBlock_ADCCLK
    Digital Clock 1: Automatic-assigning  clock 'CLK_6M4HZ'. Fanout=2, Signal=ClockBlock_CLK_6M4HZ
    Digital Clock 2: Automatic-assigning  clock 'SPIM_Clk'. Fanout=1, Signal=Net_1586
    Digital Clock 3: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 4: Automatic-assigning  clock 'ADC_CLK'. Fanout=2, Signal=Net_691
    Digital Clock 5: Automatic-assigning  clock 'C8M'. Fanout=1, Signal=Net_136
    Digital Clock 6: Automatic-assigning  clock 'SPIM_2_IntClock'. Fanout=1, Signal=\SPIM_2:Net_276\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_376\
    Analog  Clock 2: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \I2C_1:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: CLK_6M4HZ was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_6M4HZ, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_Clk, EnableOut: Constant 1
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: C8M was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: C8M, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_2:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_2_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_1290:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_1290:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_1:Net_1264\, Duplicate of \QuadDec_1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_2:BUART:rx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:rx_address_detected\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_2:BUART:rx_parity_error_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_markspace_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_state_1\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_2:BUART:tx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:tx_mark\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS1(0)__PA ,
            analog_term => Net_434 ,
            pad => CS1(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = AOP_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AOP_OUT(0)__PA ,
            analog_term => Net_1217 ,
            pad => AOP_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUXO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MUXO(0)__PA ,
            analog_term => Net_1216 ,
            pad => MUXO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX12(0)__PA ,
            analog_term => Net_432 ,
            pad => EX12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AOP_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AOP_IN(0)__PA ,
            analog_term => Net_239 ,
            pad => AOP_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_HB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_HB(0)__PA ,
            pad => LED_HB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_R(0)__PA ,
            pad => LED_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS2(0)__PA ,
            analog_term => Net_435 ,
            pad => CS2(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = CS3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS3(0)__PA ,
            analog_term => Net_436 ,
            pad => CS3(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = EX9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX9(0)__PA ,
            input => Net_1608 ,
            pad => EX9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_3\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MV3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MV3(0)__PA ,
            analog_term => Net_431 ,
            pad => MV3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMH1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMH1(0)__PA ,
            input => Net_951 ,
            pad => PWMH1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX13(0)__PA ,
            pad => EX13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWML1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWML1(0)__PA ,
            input => Net_946 ,
            pad => PWML1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWML3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWML3(0)__PA ,
            input => Net_950 ,
            pad => PWML3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMH3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMH3(0)__PA ,
            input => Net_949 ,
            pad => PWMH3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWML2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWML2(0)__PA ,
            input => Net_948 ,
            pad => PWML2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMH2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMH2(0)__PA ,
            input => Net_947 ,
            pad => PWMH2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_0(0)__PA ,
            fb => \I2C_0:Net_1109_0\ ,
            input => \I2C_0:Net_643_0\ ,
            pad => SCL_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_0(0)__PA ,
            fb => \I2C_0:Net_1109_1\ ,
            input => \I2C_0:sda_x_wire\ ,
            pad => SDA_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MV2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MV2(0)__PA ,
            analog_term => Net_430 ,
            pad => MV2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SG_VO1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SG_VO1(0)__PA ,
            analog_term => Net_860 ,
            pad => SG_VO1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX14(0)__PA ,
            pad => EX14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX15(0)__PA ,
            pad => EX15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWR(0)__PA ,
            input => Net_315 ,
            pad => PWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NOT_RE3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NOT_RE3(0)__PA ,
            pad => NOT_RE3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NOT_RE2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NOT_RE2(0)__PA ,
            pad => NOT_RE2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX3(0)__PA ,
            pad => TX3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX2(0)__PA ,
            pad => TX2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DE3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DE3(0)__PA ,
            pad => DE3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DE2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DE2(0)__PA ,
            pad => DE2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RX3(0)__PA ,
            pad => RX3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MV1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MV1(0)__PA ,
            analog_term => Net_429 ,
            pad => MV1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX11(0)__PA ,
            analog_term => Net_7707 ,
            pad => EX11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WDCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WDCLK(0)__PA ,
            pad => WDCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EX0(0)__PA ,
            fb => Net_60 ,
            pad => EX0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EX5(0)__PA ,
            fb => Net_61 ,
            pad => EX5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX10(0)__PA ,
            analog_term => Net_7716 ,
            pad => EX10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RX2(0)__PA ,
            pad => RX2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VR1_PRE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VR1_PRE(0)__PA ,
            analog_term => Net_267 ,
            pad => VR1_PRE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VR1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VR1(0)__PA ,
            analog_term => Net_261 ,
            pad => VR1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EX1(0)__PA ,
            fb => Net_3147 ,
            pad => EX1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EX2(0)__PA ,
            fb => Net_3148 ,
            pad => EX2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EX3(0)__PA ,
            fb => Net_3149 ,
            pad => EX3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX6(0)__PA ,
            fb => Net_1585 ,
            pad => EX6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RO(0)__PA ,
            fb => Net_1522 ,
            pad => RO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DI(0)__PA ,
            input => Net_6474 ,
            pad => DI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DE(0)__PA ,
            pad => DE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_G(0)__PA ,
            pad => LED_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_B(0)__PA ,
            pad => LED_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NOT_RE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NOT_RE(0)__PA ,
            pad => NOT_RE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX4(0)__PA ,
            pad => EX4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX8(0)__PA ,
            input => Net_1607 ,
            pad => EX8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EX7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EX7(0)__PA ,
            input => Net_1604 ,
            pad => EX7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_CLK(0)__PA ,
            input => Net_25 ,
            pad => SPI_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MOSI(0)__PA ,
            input => Net_23 ,
            pad => SPI_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MISO(0)__PA ,
            fb => Net_19 ,
            pad => SPI_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_CS(0)__PA ,
            input => Net_6537 ,
            pad => SPI_CS(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_1:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)

    MacroCell: Name=Net_1313, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1315 * Net_1310
        );
        Output = Net_1313 (fanout=1)

    MacroCell: Name=Net_694, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_986 * Net_3151 * Net_7684
            + !Net_986 * !Net_7684 * Net_3149_SYNCOUT
            + Net_986 * !Net_3151 * Net_7684
            + Net_986 * !Net_7684 * !Net_3149_SYNCOUT
        );
        Output = Net_694 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_693, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_986 * Net_3150 * Net_7684
            + !Net_986 * !Net_7684 * Net_3148_SYNCOUT
            + Net_986 * !Net_3150 * Net_7684
            + Net_986 * !Net_7684 * !Net_3148_SYNCOUT
        );
        Output = Net_693 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_971, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_986 * Net_1637 * Net_7684
            + !Net_986 * !Net_7684 * Net_3147_SYNCOUT
            + Net_986 * !Net_1637 * Net_7684
            + Net_986 * !Net_7684 * !Net_3147_SYNCOUT
        );
        Output = Net_971 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_1290, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\EdgeDetect_1:last\ * Net_836
            + \EdgeDetect_1:last\ * !Net_836
            + !\EdgeDetect_2:last\ * Net_1289
            + \EdgeDetect_2:last\ * !Net_1289
        );
        Output = Net_1290 (fanout=8)

    MacroCell: Name=Net_1289, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1115 * Net_1281
        );
        Output = Net_1289 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:db_csaddr_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:db_tc\
        );
        Output = \PWM_1:PWMUDB:db_csaddr_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_6474, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_6474 (fanout=1)

    MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:pollcount_1\
            + \UART_2:BUART:pollcount_0\ * Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_2:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:rx_status_4\
        );
        Output = \SPIM_2:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_60_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_61_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1203_split\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              currmux_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=3)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              currmux_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=3)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !currmux_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !currmux_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !currmux_1 * 
              AMuxHw_1_Decoder_old_id_0 * currmux_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * currmux_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !currmux_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_836
        );
        Output = \EdgeDetect_1:last\ (fanout=1)

    MacroCell: Name=\EdgeDetect_2:last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1115 * Net_1281
        );
        Output = \EdgeDetect_2:last\ (fanout=1)

    MacroCell: Name=Net_1608, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1608 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + !Net_1608 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_1608 (fanout=2)

    MacroCell: Name=currmux_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 2 pterms
        (
              !Net_694 * Net_971 * !Net_836
            + !Net_694 * Net_971 * !Net_1289
        );
        Output = currmux_1 (fanout=4)

    MacroCell: Name=currmux_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 2 pterms
        (
              Net_694 * !Net_693 * !Net_836
            + Net_694 * !Net_693 * !Net_1289
        );
        Output = currmux_0 (fanout=4)

    MacroCell: Name=Net_950, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 3 pterms
        (
              !Net_694 * Net_971 * !Net_836
            + !Net_694 * Net_971 * !Net_1289
            + Net_694 * !Net_971 * !Net_836 * Net_1289
        );
        Output = Net_950 (fanout=1)

    MacroCell: Name=Net_949, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 1 pterm
        (
              Net_694 * !Net_971 * Net_836 * !Net_1289
        );
        Output = Net_949 (fanout=1)

    MacroCell: Name=Net_948, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 3 pterms
        (
              !Net_694 * Net_693 * !Net_836 * Net_1289
            + Net_694 * !Net_693 * !Net_836
            + Net_694 * !Net_693 * !Net_1289
        );
        Output = Net_948 (fanout=1)

    MacroCell: Name=Net_947, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 1 pterm
        (
              !Net_694 * Net_693 * Net_836 * !Net_1289
        );
        Output = Net_947 (fanout=1)

    MacroCell: Name=Net_946, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 3 pterms
        (
              !Net_693 * Net_971 * !Net_836 * Net_1289
            + Net_693 * !Net_971 * !Net_836
            + Net_693 * !Net_971 * !Net_1289
        );
        Output = Net_946 (fanout=1)

    MacroCell: Name=Net_951, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 1 pterm
        (
              !Net_693 * Net_971 * Net_836 * !Net_1289
        );
        Output = Net_951 (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1_SYNCOUT\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_1:Net_1109_1_SYNCOUT\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C_1:Net_1109_1_SYNCOUT\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_643_3\ * !\I2C_1:Net_1109_0_SYNCOUT\
            + \I2C_1:Net_643_3\ * \I2C_1:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=10)

    MacroCell: Name=\PWM_1:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:pwm_db_reg\ (fanout=5)

    MacroCell: Name=Net_836, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_836 (fanout=10)

    MacroCell: Name=Net_1115, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1115 (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph1_run_temp\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:pwm_db_reg\ * \PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:db_ph1_run_temp\ * !\PWM_1:PWMUDB:db_tc\
        );
        Output = \PWM_1:PWMUDB:db_ph1_run_temp\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:db_tc\ * \PWM_1:PWMUDB:db_ph2_run_temp\
        );
        Output = \PWM_1:PWMUDB:db_ph2_run_temp\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=Net_674, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_674 (fanout=1)

    MacroCell: Name=Net_1604, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_1604 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + Net_1604 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_1604 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_1607, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = Net_1607 (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_1522_SYNCOUT
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_last\ * !Net_1522_SYNCOUT
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_1\ * \UART_2:BUART:pollcount_0\ * 
              Net_1522_SYNCOUT
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_0\ * Net_1522_SYNCOUT
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_0\ * !Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:mosi_from_dp\
            + !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=\SPIM_2:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              \SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              !\SPIM_2:BSPIM:ld_ident\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              \SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_2:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              \SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:ld_ident\
        );
        Output = \SPIM_2:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_2:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\
            + !\SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_6537, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * !Net_6537
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !Net_6537
            + \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\ * !Net_6537
        );
        Output = Net_6537 (fanout=2)

    MacroCell: Name=\SPIM_2:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
        );
        Output = \SPIM_2:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:ld_ident\
        );
        Output = \SPIM_2:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_2:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
        );
        Output = \SPIM_2:BSPIM:cnt_enable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => ClockBlock_CLK_6M4HZ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => ClockBlock_CLK_6M4HZ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \PWM_1:PWMUDB:db_csaddr_0\ ,
            z0_comb => \PWM_1:PWMUDB:db_tc\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => Net_1586 ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_1585_SYNCOUT ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => Net_1586 ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_1585_SYNCOUT ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
            chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_136 ,
            cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_136 ,
            cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_136 ,
            cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_2:BUART:rx_postpoll\ ,
            f0_load => \UART_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM_2:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            cs_addr_2 => \SPIM_2:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_2:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_2:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SPIM_2:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_2:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_2:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_2:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_2:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_2:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_1:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDec_1:bQuadDec:error\ ,
            status_2 => \QuadDec_1:Net_1260\ ,
            status_1 => \QuadDec_1:Net_611\ ,
            status_0 => \QuadDec_1:Net_530\ ,
            interrupt => Net_5325 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
        PORT MAP (
            clock => ClockBlock_CLK_6M4HZ ,
            status_5 => \I2C_1:bI2C_UDB:status_5\ ,
            status_4 => \I2C_1:bI2C_UDB:status_4\ ,
            status_3 => \I2C_1:bI2C_UDB:status_3\ ,
            status_2 => \I2C_1:bI2C_UDB:status_2\ ,
            status_1 => \I2C_1:bI2C_UDB:status_1\ ,
            status_0 => \I2C_1:bI2C_UDB:status_0\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_1 => \PWM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_1586 ,
            status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_1:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_1586 ,
            status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_136 ,
            status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_2:BUART:tx_status_2\ ,
            status_1 => \UART_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_2:BUART:tx_status_0\ ,
            interrupt => Net_1310 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_136 ,
            status_5 => \UART_2:BUART:rx_status_5\ ,
            status_4 => \UART_2:BUART:rx_status_4\ ,
            status_3 => \UART_2:BUART:rx_status_3\ ,
            interrupt => Net_7655 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_2:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            status_4 => \SPIM_2:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_2:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_2:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_2:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_2:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_2:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            status_6 => \SPIM_2:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_2:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_2:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCL_0(0)_SYNC
        PORT MAP (
            in => \I2C_0:Net_1109_0\ ,
            out => \I2C_0:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL_1(0)_SYNC
        PORT MAP (
            in => \I2C_1:Net_1109_0\ ,
            out => \I2C_1:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_1(0)_SYNC
        PORT MAP (
            in => \I2C_1:Net_1109_1\ ,
            out => \I2C_1:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => Net_691 ,
            in => Net_674 ,
            out => Net_559 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RO(0)_SYNC
        PORT MAP (
            in => Net_1522 ,
            out => Net_1522_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =EX6(0)_SYNC
        PORT MAP (
            in => Net_1585 ,
            out => Net_1585_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =EX3(0)_SYNC
        PORT MAP (
            in => Net_3149 ,
            out => Net_3149_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =EX2(0)_SYNC
        PORT MAP (
            in => Net_3148 ,
            out => Net_3148_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =EX1(0)_SYNC
        PORT MAP (
            in => Net_3147 ,
            out => Net_3147_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =EX5(0)_SYNC
        PORT MAP (
            in => Net_61 ,
            out => Net_61_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =EX0(0)_SYNC
        PORT MAP (
            in => Net_60 ,
            out => Net_60_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_0(0)_SYNC
        PORT MAP (
            in => \I2C_0:Net_1109_1\ ,
            out => \I2C_0:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UART_DMA_XMIT:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \UART_DMA_XMIT:control_7\ ,
            control_6 => \UART_DMA_XMIT:control_6\ ,
            control_5 => \UART_DMA_XMIT:control_5\ ,
            control_4 => \UART_DMA_XMIT:control_4\ ,
            control_3 => \UART_DMA_XMIT:control_3\ ,
            control_2 => \UART_DMA_XMIT:control_2\ ,
            control_1 => \UART_DMA_XMIT:control_1\ ,
            control_0 => Net_1315 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\T2_RESET:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \T2_RESET:control_7\ ,
            control_6 => \T2_RESET:control_6\ ,
            control_5 => \T2_RESET:control_5\ ,
            control_4 => \T2_RESET:control_4\ ,
            control_3 => \T2_RESET:control_3\ ,
            control_2 => \T2_RESET:control_2\ ,
            control_1 => \T2_RESET:control_1\ ,
            control_0 => Net_1340 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Coast_Brake:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Coast_Brake:control_7\ ,
            control_6 => \Coast_Brake:control_6\ ,
            control_5 => \Coast_Brake:control_5\ ,
            control_4 => \Coast_Brake:control_4\ ,
            control_3 => \Coast_Brake:control_3\ ,
            control_2 => \Coast_Brake:control_2\ ,
            control_1 => \Coast_Brake:control_1\ ,
            control_0 => Net_1281 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MotorDirection:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MotorDirection:control_7\ ,
            control_6 => \MotorDirection:control_6\ ,
            control_5 => \MotorDirection:control_5\ ,
            control_4 => \MotorDirection:control_4\ ,
            control_3 => \MotorDirection:control_3\ ,
            control_2 => \MotorDirection:control_2\ ,
            control_1 => \MotorDirection:control_1\ ,
            control_0 => Net_986 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_CLK_6M4HZ ,
            control_7 => \I2C_1:bI2C_UDB:control_7\ ,
            control_6 => \I2C_1:bI2C_UDB:control_6\ ,
            control_5 => \I2C_1:bI2C_UDB:control_5\ ,
            control_4 => \I2C_1:bI2C_UDB:control_4\ ,
            control_3 => \I2C_1:bI2C_UDB:control_3\ ,
            control_2 => \I2C_1:bI2C_UDB:control_2\ ,
            control_1 => \I2C_1:bI2C_UDB:control_1\ ,
            control_0 => \I2C_1:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Virtual_Hall:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Virtual_Hall:control_7\ ,
            control_6 => \Virtual_Hall:control_6\ ,
            control_5 => \Virtual_Hall:control_5\ ,
            control_4 => \Virtual_Hall:control_4\ ,
            control_3 => \Virtual_Hall:control_3\ ,
            control_2 => Net_3151 ,
            control_1 => Net_3150 ,
            control_0 => Net_1637 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Use_Hall:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Use_Hall:control_7\ ,
            control_6 => \Use_Hall:control_6\ ,
            control_5 => \Use_Hall:control_5\ ,
            control_4 => \Use_Hall:control_4\ ,
            control_3 => \Use_Hall:control_3\ ,
            control_2 => \Use_Hall:control_2\ ,
            control_1 => \Use_Hall:control_1\ ,
            control_0 => Net_7684 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_1586 ,
            enable => \SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_1:BSPIM:count_6\ ,
            count_5 => \SPIM_1:BSPIM:count_5\ ,
            count_4 => \SPIM_1:BSPIM:count_4\ ,
            count_3 => \SPIM_1:BSPIM:count_3\ ,
            count_2 => \SPIM_1:BSPIM:count_2\ ,
            count_1 => \SPIM_1:BSPIM:count_1\ ,
            count_0 => \SPIM_1:BSPIM:count_0\ ,
            tc => \SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_136 ,
            load => \UART_2:BUART:rx_counter_load\ ,
            count_6 => \UART_2:BUART:rx_count_6\ ,
            count_5 => \UART_2:BUART:rx_count_5\ ,
            count_4 => \UART_2:BUART:rx_count_4\ ,
            count_3 => \UART_2:BUART:rx_count_3\ ,
            count_2 => \UART_2:BUART:rx_count_2\ ,
            count_1 => \UART_2:BUART:rx_count_1\ ,
            count_0 => \UART_2:BUART:rx_count_0\ ,
            tc => \UART_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIM_2:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            enable => \SPIM_2:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_2:BSPIM:count_6\ ,
            count_5 => \SPIM_2:BSPIM:count_5\ ,
            count_4 => \SPIM_2:BSPIM:count_4\ ,
            count_3 => \SPIM_2:BSPIM:count_3\ ,
            count_2 => \SPIM_2:BSPIM:count_2\ ,
            count_1 => \SPIM_2:BSPIM:count_1\ ,
            count_0 => \SPIM_2:BSPIM:count_0\ ,
            tc => \SPIM_2:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_2
        PORT MAP (
            dmareq => Net_888 ,
            termin => zero ,
            termout => Net_914 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_3
        PORT MAP (
            dmareq => Net_7655 ,
            termin => zero ,
            termout => Net_7656 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_4
        PORT MAP (
            dmareq => Net_1313 ,
            termin => zero ,
            termout => Net_1338 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_297 ,
            termin => zero ,
            termout => Net_790 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\USBUART_1:ep3\
        PORT MAP (
            dmareq => \USBUART_1:dma_req_2\ ,
            termin => \USBUART_1:Net_824\ ,
            termout => \USBUART_1:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART_1:ep2\
        PORT MAP (
            dmareq => \USBUART_1:dma_req_1\ ,
            termin => \USBUART_1:Net_824\ ,
            termout => \USBUART_1:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART_1:ep1\
        PORT MAP (
            dmareq => \USBUART_1:dma_req_0\ ,
            termin => \USBUART_1:Net_824\ ,
            termout => \USBUART_1:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_5
        PORT MAP (
            dmareq => Net_6363 ,
            termin => zero ,
            termout => Net_6514 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_297 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_delsig
        PORT MAP (
            interrupt => Net_914 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\QuadDec_1:isr\
        PORT MAP (
            interrupt => Net_5325 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_dma_uart_rx
        PORT MAP (
            interrupt => Net_7656 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_dma_uart_tx
        PORT MAP (
            interrupt => Net_1338 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_sar2_dma
        PORT MAP (
            interrupt => Net_790 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_t2
        PORT MAP (
            interrupt => Net_1341 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ord_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_2521 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_888 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_0:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_0:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_t1
        PORT MAP (
            interrupt => Net_937 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_6363 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_sar1_dma
        PORT MAP (
            interrupt => Net_6514 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    3 :    1 :    4 : 75.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   22 :   10 :   32 : 68.75 %
IO                            :   68 :    4 :   72 : 94.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    8 :   16 :   24 : 33.33 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :  145 :   47 :  192 : 75.52 %
  Unique P-terms              :  316 :   68 :  384 : 82.29 %
  Total P-terms               :  345 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :   16 :    8 :   24 : 66.67 %
    StatusI Registers         :   10 :      :      :        
    Sync Cells (x12)          :    3 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :    9 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    2 :    2 :    4 : 50.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.160ms
Tech mapping phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : AOP_IN(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : AOP_OUT(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : CS1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : CS2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : CS3(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : DE(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : DE2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : DE3(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : DI(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : EX0(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : EX1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : EX10(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : EX11(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : EX12(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : EX13(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : EX14(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : EX15(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : EX2(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : EX3(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : EX4(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : EX5(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : EX6(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : EX7(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : EX8(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : EX9(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : LED_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_B(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : LED_G(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_HB(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : LED_R(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MUXO(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : MV1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : MV2(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : MV3(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : NOT_RE(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : NOT_RE2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : NOT_RE3(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : PWMH1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : PWMH2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PWMH3(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : PWML1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : PWML2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PWML3(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PWR(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : RO(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : RX2(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RX3(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_0(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SG_VO1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SPI_CLK(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SPI_CS(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SPI_MISO(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SPI_MOSI(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : TX2(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : TX3(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VR1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : VR1_PRE(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : WDCLK(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_2:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_1:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_2:ADC_SAR\
SC[3]@[FFB(SC,3)] : \PGA_1:SC\
SC[2]@[FFB(SC,2)] : \PGA_2:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 67% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 89% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : AOP_IN(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : AOP_OUT(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : CS1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : CS2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : CS3(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : DE(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : DE2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : DE3(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : DI(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : EX0(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : EX1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : EX10(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : EX11(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : EX12(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : EX13(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : EX14(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : EX15(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : EX2(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : EX3(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : EX4(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : EX5(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : EX6(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : EX7(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : EX8(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : EX9(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : LED_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_B(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : LED_G(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_HB(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : LED_R(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MUXO(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : MV1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : MV2(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : MV3(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : NOT_RE(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : NOT_RE2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : NOT_RE3(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : PWMH1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : PWMH2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PWMH3(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : PWML1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : PWML2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PWML3(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PWR(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : RO(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : RX2(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RX3(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_0(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SG_VO1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SPI_CLK(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SPI_CS(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SPI_MISO(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SPI_MOSI(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : TX2(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : TX3(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VR1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : VR1_PRE(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : WDCLK(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_2:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_1:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\
SC[3]@[FFB(SC,3)] : \PGA_1:SC\
SC[2]@[FFB(SC,2)] : \PGA_2:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 5s.957ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_7716" overuses wire "sc3 out Wire"
Net "Net_267" overuses wire "AGL[5]"
Net "AmuxEye::AMux_1" overuses wire "AGL[5]"
Net "AmuxNose::AMux_1" overuses wire "sc3 out Wire"
Analog Routing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1216 {
    p3_1
  }
  Net: Net_434 {
    p3_3
  }
  Net: Net_435 {
    p3_2
  }
  Net: Net_436 {
    p3_0
  }
  Net: Net_613 {
    sar_0_vplus
  }
  Net: Net_7654 {
    sc_2_vout
  }
  Net: Net_247 {
    sc_3_vout
  }
  Net: Net_429 {
    p0_5
  }
  Net: Net_430 {
    p0_0
  }
  Net: Net_431 {
    p4_0
  }
  Net: Net_432 {
    p6_7
  }
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: Net_239 {
    opamp_1_vminus
    opamp_1_vminus_x_p3_4
    p3_4
  }
  Net: Net_1217 {
    p3_6
    agr6_x_p3_6
    agr6
    agr6_x_sar_1_vplus
    sar_1_vplus
  }
  Net: Net_7716 {
    sc_2_vin
    agl2_x_sc_2_vin
    agl2
    agl2_x_agr2
    agr2
    agr2_x_p1_2
    p1_2
  }
  Net: Net_7707 {
    sc_3_vin
    agr0_x_sc_3_vin
    agr0
    agr0_x_p1_4
    p1_4
  }
  Net: Net_860 {
    dsm_0_vplus
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_agr7
    agr7
    agr7_x_p3_7
    p3_7
  }
  Net: Net_261 {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_267 {
    opamp_0_vplus
    agl5_x_opamp_0_vplus
    agl5
    agl5_x_p4_1
    p4_1
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \ADC_SAR_2:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_2:Net_209\ {
  }
  Net: Net_661 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_opamp_1_vplus
    opamp_1_vplus
  }
  Net: \PGA_1:Net_17\ {
  }
  Net: \PGA_2:Net_17\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: AmuxNet::AMuxHw_1 {
    p3_1
    amuxbusr_x_p3_1
    amuxbusr
    amuxbusr_x_p3_3
    amuxbusr_x_p3_0
    amuxbusr_x_p3_2
    p3_3
    p3_0
    p3_2
  }
  Net: AmuxNet::AMux_1 {
    sar_0_vplus
    amuxbusl_x_sar_0_vplus
    amuxbusl
    amuxbusl_x_p0_5
    agl4_x_sar_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_sc_3_vout
    agl3_x_sar_0_vplus
    agl3
    agl3_x_p6_7
    agl4_x_p0_0
    agl4_x_p4_0
    agl4_x_sc_2_vout
    p0_5
    sc_3_vout
    p6_7
    p0_0
    p4_0
    sc_2_vout
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  opamp_1_vminus                                   -> Net_239
  opamp_1_vminus_x_p3_4                            -> Net_239
  p3_4                                             -> Net_239
  p3_6                                             -> Net_1217
  agr6_x_p3_6                                      -> Net_1217
  agr6                                             -> Net_1217
  agr6_x_sar_1_vplus                               -> Net_1217
  sar_1_vplus                                      -> Net_1217
  sc_2_vin                                         -> Net_7716
  agl2_x_sc_2_vin                                  -> Net_7716
  agl2                                             -> Net_7716
  agl2_x_agr2                                      -> Net_7716
  agr2                                             -> Net_7716
  agr2_x_p1_2                                      -> Net_7716
  p1_2                                             -> Net_7716
  sc_3_vin                                         -> Net_7707
  agr0_x_sc_3_vin                                  -> Net_7707
  agr0                                             -> Net_7707
  agr0_x_p1_4                                      -> Net_7707
  p1_4                                             -> Net_7707
  dsm_0_vplus                                      -> Net_860
  agl7_x_dsm_0_vplus                               -> Net_860
  agl7                                             -> Net_860
  agl7_x_agr7                                      -> Net_860
  agr7                                             -> Net_860
  agr7_x_p3_7                                      -> Net_860
  p3_7                                             -> Net_860
  p0_1                                             -> Net_261
  opamp_0_vminus_x_p0_1                            -> Net_261
  opamp_0_vminus                                   -> Net_261
  opamp_0_vplus                                    -> Net_267
  agl5_x_opamp_0_vplus                             -> Net_267
  agl5                                             -> Net_267
  agl5_x_p4_1                                      -> Net_267
  p4_1                                             -> Net_267
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  sar_1_vref                                       -> \ADC_SAR_1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  sar_1_vrefhi                                     -> \ADC_SAR_2:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_2:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_2:Net_126\
  vidac_3_vout                                     -> Net_661
  agr5_x_vidac_3_vout                              -> Net_661
  agr5                                             -> Net_661
  agr5_x_opamp_1_vplus                             -> Net_661
  opamp_1_vplus                                    -> Net_661
  p3_1                                             -> Net_1216
  p3_3                                             -> Net_434
  p3_2                                             -> Net_435
  p3_0                                             -> Net_436
  sar_0_vplus                                      -> Net_613
  sc_2_vout                                        -> Net_7654
  sc_3_vout                                        -> Net_247
  p0_5                                             -> Net_429
  p0_0                                             -> Net_430
  p4_0                                             -> Net_431
  p6_7                                             -> Net_432
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  amuxbusr_x_p3_1                                  -> AmuxNet::AMuxHw_1
  amuxbusr                                         -> AmuxNet::AMuxHw_1
  amuxbusr_x_p3_3                                  -> AmuxNet::AMuxHw_1
  amuxbusr_x_p3_0                                  -> AmuxNet::AMuxHw_1
  amuxbusr_x_p3_2                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_sar_0_vplus                           -> AmuxNet::AMux_1
  amuxbusl                                         -> AmuxNet::AMux_1
  amuxbusl_x_p0_5                                  -> AmuxNet::AMux_1
  agl4_x_sar_0_vplus                               -> AmuxNet::AMux_1
  agl4                                             -> AmuxNet::AMux_1
  agl4_x_agr4                                      -> AmuxNet::AMux_1
  agr4                                             -> AmuxNet::AMux_1
  agr4_x_sc_3_vout                                 -> AmuxNet::AMux_1
  agl3_x_sar_0_vplus                               -> AmuxNet::AMux_1
  agl3                                             -> AmuxNet::AMux_1
  agl3_x_p6_7                                      -> AmuxNet::AMux_1
  agl4_x_p0_0                                      -> AmuxNet::AMux_1
  agl4_x_p4_0                                      -> AmuxNet::AMux_1
  agl4_x_sc_2_vout                                 -> AmuxNet::AMux_1
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: AMuxHw_1 {
     Mouth: Net_1216
     Guts:  AmuxNet::AMuxHw_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_434
      Outer: amuxbusr_x_p3_3
      Inner: __open__
      Path {
        p3_3
        amuxbusr_x_p3_3
        amuxbusr
        amuxbusr_x_p3_1
        p3_1
      }
    }
    Arm: 1 {
      Net:   Net_435
      Outer: amuxbusr_x_p3_2
      Inner: __open__
      Path {
        p3_2
        amuxbusr_x_p3_2
        amuxbusr
        amuxbusr_x_p3_1
        p3_1
      }
    }
    Arm: 2 {
      Net:   Net_436
      Outer: amuxbusr_x_p3_0
      Inner: __open__
      Path {
        p3_0
        amuxbusr_x_p3_0
        amuxbusr
        amuxbusr_x_p3_1
        p3_1
      }
    }
  }
  Mux: AMux_1 {
     Mouth: Net_613
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_7654
      Outer: agl4_x_sc_2_vout
      Inner: agl4_x_sar_0_vplus
      Path {
        sc_2_vout
        agl4_x_sc_2_vout
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_247
      Outer: agr4_x_sc_3_vout
      Inner: agl4_x_sar_0_vplus
      Path {
        sc_3_vout
        agr4_x_sc_3_vout
        agr4
        agl4_x_agr4
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_429
      Outer: amuxbusl_x_p0_5
      Inner: amuxbusl_x_sar_0_vplus
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_430
      Outer: agl4_x_p0_0
      Inner: agl4_x_sar_0_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_431
      Outer: agl4_x_p4_0
      Inner: agl4_x_sar_0_vplus
      Path {
        p4_0
        agl4_x_p4_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_432
      Outer: agl3_x_p6_7
      Inner: agl3_x_sar_0_vplus
      Path {
        p6_7
        agl3_x_p6_7
        agl3
        agl3_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.90
                   Pterms :            6.85
               Macrocells :            3.02
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.490ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1667, final cost is 1667 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      12.71 :       6.04
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1607, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = Net_1607 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1608, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1608 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + !Net_1608 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_1608 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1604, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_1604 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + Net_1604 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_1604 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => Net_1586 ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_1585_SYNCOUT ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

count7cell: Name =\SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_1586 ,
        enable => \SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_1:BSPIM:count_6\ ,
        count_5 => \SPIM_1:BSPIM:count_5\ ,
        count_4 => \SPIM_1:BSPIM:count_4\ ,
        count_3 => \SPIM_1:BSPIM:count_3\ ,
        count_2 => \SPIM_1:BSPIM:count_2\ ,
        count_1 => \SPIM_1:BSPIM:count_1\ ,
        count_0 => \SPIM_1:BSPIM:count_0\ ,
        tc => \SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph1_run_temp\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:pwm_db_reg\ * \PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:db_ph1_run_temp\ * !\PWM_1:PWMUDB:db_tc\
        );
        Output = \PWM_1:PWMUDB:db_ph1_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:db_tc\ * \PWM_1:PWMUDB:db_ph2_run_temp\
        );
        Output = \PWM_1:PWMUDB:db_ph2_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:pwm_db_reg\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

synccell: Name =EX6(0)_SYNC
    PORT MAP (
        in => Net_1585 ,
        out => Net_1585_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1290, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\EdgeDetect_1:last\ * Net_836
            + \EdgeDetect_1:last\ * !Net_836
            + !\EdgeDetect_2:last\ * Net_1289
            + \EdgeDetect_2:last\ * !Net_1289
        );
        Output = Net_1290 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_836
        );
        Output = \EdgeDetect_1:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_674, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_674 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1115, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1115 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:db_csaddr_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:db_tc\
        );
        Output = \PWM_1:PWMUDB:db_csaddr_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_836, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_836 (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \PWM_1:PWMUDB:db_csaddr_0\ ,
        z0_comb => \PWM_1:PWMUDB:db_tc\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_1 => \PWM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_2:last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1115 * Net_1281
        );
        Output = \EdgeDetect_2:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1289, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1115 * Net_1281
        );
        Output = Net_1289 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=10)
        Properties               : 
        {
        }
}

controlcell: Name =\Coast_Brake:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Coast_Brake:control_7\ ,
        control_6 => \Coast_Brake:control_6\ ,
        control_5 => \Coast_Brake:control_5\ ,
        control_4 => \Coast_Brake:control_4\ ,
        control_3 => \Coast_Brake:control_3\ ,
        control_2 => \Coast_Brake:control_2\ ,
        control_1 => \Coast_Brake:control_1\ ,
        control_0 => Net_1281 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_0\ * Net_1522_SYNCOUT
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_0\ * !Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_1\ * \UART_2:BUART:pollcount_0\ * 
              Net_1522_SYNCOUT
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:pollcount_1\
            + \UART_2:BUART:pollcount_0\ * Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_136 ,
        cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_2:BUART:rx_postpoll\ ,
        f0_load => \UART_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_136 ,
        status_5 => \UART_2:BUART:rx_status_5\ ,
        status_4 => \UART_2:BUART:rx_status_4\ ,
        status_3 => \UART_2:BUART:rx_status_3\ ,
        interrupt => Net_7655 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_1522_SYNCOUT
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_last\ * !Net_1522_SYNCOUT
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_1522_SYNCOUT
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_136 ,
        load => \UART_2:BUART:rx_counter_load\ ,
        count_6 => \UART_2:BUART:rx_count_6\ ,
        count_5 => \UART_2:BUART:rx_count_5\ ,
        count_4 => \UART_2:BUART:rx_count_4\ ,
        count_3 => \UART_2:BUART:rx_count_3\ ,
        count_2 => \UART_2:BUART:rx_count_2\ ,
        count_1 => \UART_2:BUART:rx_count_1\ ,
        count_0 => \UART_2:BUART:rx_count_0\ ,
        tc => \UART_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => Net_1586 ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_1585_SYNCOUT ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
        chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_1586 ,
        status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1586) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_1586 ,
        status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_1:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => Net_691 ,
        in => Net_674 ,
        out => Net_559 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6474, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_6474 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1313, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1315 * Net_1310
        );
        Output = Net_1313 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_136 ,
        cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_136 ,
        status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_2:BUART:tx_status_2\ ,
        status_1 => \UART_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_2:BUART:tx_status_0\ ,
        interrupt => Net_1310 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART_DMA_XMIT:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \UART_DMA_XMIT:control_7\ ,
        control_6 => \UART_DMA_XMIT:control_6\ ,
        control_5 => \UART_DMA_XMIT:control_5\ ,
        control_4 => \UART_DMA_XMIT:control_4\ ,
        control_3 => \UART_DMA_XMIT:control_3\ ,
        control_2 => \UART_DMA_XMIT:control_2\ ,
        control_1 => \UART_DMA_XMIT:control_1\ ,
        control_0 => Net_1315 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_136) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_136 ,
        cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =RO(0)_SYNC
    PORT MAP (
        in => Net_1522 ,
        out => Net_1522_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_6537, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * !Net_6537
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !Net_6537
            + \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\ * !Net_6537
        );
        Output = Net_6537 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_60_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =EX0(0)_SYNC
    PORT MAP (
        in => Net_60 ,
        out => Net_60_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL_0(0)_SYNC
    PORT MAP (
        in => \I2C_0:Net_1109_0\ ,
        out => \I2C_0:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA_0(0)_SYNC
    PORT MAP (
        in => \I2C_0:Net_1109_1\ ,
        out => \I2C_0:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => ClockBlock_CLK_6M4HZ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => ClockBlock_CLK_6M4HZ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
    PORT MAP (
        clock => ClockBlock_CLK_6M4HZ ,
        status_5 => \I2C_1:bI2C_UDB:status_5\ ,
        status_4 => \I2C_1:bI2C_UDB:status_4\ ,
        status_3 => \I2C_1:bI2C_UDB:status_3\ ,
        status_2 => \I2C_1:bI2C_UDB:status_2\ ,
        status_1 => \I2C_1:bI2C_UDB:status_1\ ,
        status_0 => \I2C_1:bI2C_UDB:status_0\ ,
        interrupt => \I2C_1:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MotorDirection:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MotorDirection:control_7\ ,
        control_6 => \MotorDirection:control_6\ ,
        control_5 => \MotorDirection:control_5\ ,
        control_4 => \MotorDirection:control_4\ ,
        control_3 => \MotorDirection:control_3\ ,
        control_2 => \MotorDirection:control_2\ ,
        control_1 => \MotorDirection:control_1\ ,
        control_0 => Net_986 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_CLK_6M4HZ ,
        control_7 => \I2C_1:bI2C_UDB:control_7\ ,
        control_6 => \I2C_1:bI2C_UDB:control_6\ ,
        control_5 => \I2C_1:bI2C_UDB:control_5\ ,
        control_4 => \I2C_1:bI2C_UDB:control_4\ ,
        control_3 => \I2C_1:bI2C_UDB:control_3\ ,
        control_2 => \I2C_1:bI2C_UDB:control_2\ ,
        control_1 => \I2C_1:bI2C_UDB:control_1\ ,
        control_0 => \I2C_1:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDec_1:bQuadDec:error\ ,
        status_2 => \QuadDec_1:Net_1260\ ,
        status_1 => \QuadDec_1:Net_611\ ,
        status_0 => \QuadDec_1:Net_530\ ,
        interrupt => Net_5325 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
        );
        Output = \SPIM_2:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\
            + !\SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_2:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:rx_status_4\
        );
        Output = \SPIM_2:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_1:Net_1109_1_SYNCOUT\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C_1:Net_1109_1_SYNCOUT\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =EX5(0)_SYNC
    PORT MAP (
        in => Net_61 ,
        out => Net_61_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:mosi_from_dp\
            + !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:ld_ident\
        );
        Output = \SPIM_2:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              \SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:ld_ident\
        );
        Output = \SPIM_2:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_2:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              \SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              !\SPIM_2:BSPIM:ld_ident\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              \SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM_2:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        enable => \SPIM_2:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_2:BSPIM:count_6\ ,
        count_5 => \SPIM_2:BSPIM:count_5\ ,
        count_4 => \SPIM_2:BSPIM:count_4\ ,
        count_3 => \SPIM_2:BSPIM:count_3\ ,
        count_2 => \SPIM_2:BSPIM:count_2\ ,
        count_1 => \SPIM_2:BSPIM:count_1\ ,
        count_0 => \SPIM_2:BSPIM:count_0\ ,
        tc => \SPIM_2:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_643_3\ * !\I2C_1:Net_1109_0_SYNCOUT\
            + \I2C_1:Net_643_3\ * \I2C_1:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =SCL_1(0)_SYNC
    PORT MAP (
        in => \I2C_1:Net_1109_0\ ,
        out => \I2C_1:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA_1(0)_SYNC
    PORT MAP (
        in => \I2C_1:Net_1109_1\ ,
        out => \I2C_1:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_694, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_986 * Net_3151 * Net_7684
            + !Net_986 * !Net_7684 * Net_3149_SYNCOUT
            + Net_986 * !Net_3151 * Net_7684
            + Net_986 * !Net_7684 * !Net_3149_SYNCOUT
        );
        Output = Net_694 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1_SYNCOUT\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_CLK_6M4HZ) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_971, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_986 * Net_1637 * Net_7684
            + !Net_986 * !Net_7684 * Net_3147_SYNCOUT
            + Net_986 * !Net_1637 * Net_7684
            + Net_986 * !Net_7684 * !Net_3147_SYNCOUT
        );
        Output = Net_971 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_693, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_986 * Net_3150 * Net_7684
            + !Net_986 * !Net_7684 * Net_3148_SYNCOUT
            + Net_986 * !Net_3150 * Net_7684
            + Net_986 * !Net_7684 * !Net_3148_SYNCOUT
        );
        Output = Net_693 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Virtual_Hall:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Virtual_Hall:control_7\ ,
        control_6 => \Virtual_Hall:control_6\ ,
        control_5 => \Virtual_Hall:control_5\ ,
        control_4 => \Virtual_Hall:control_4\ ,
        control_3 => \Virtual_Hall:control_3\ ,
        control_2 => Net_3151 ,
        control_1 => Net_3150 ,
        control_0 => Net_1637 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=currmux_1, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 2 pterms
        (
              !Net_694 * Net_971 * !Net_836
            + !Net_694 * Net_971 * !Net_1289
        );
        Output = currmux_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_946, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 3 pterms
        (
              !Net_693 * Net_971 * !Net_836 * Net_1289
            + Net_693 * !Net_971 * !Net_836
            + Net_693 * !Net_971 * !Net_1289
        );
        Output = Net_946 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_950, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 3 pterms
        (
              !Net_694 * Net_971 * !Net_836
            + !Net_694 * Net_971 * !Net_1289
            + Net_694 * !Net_971 * !Net_836 * Net_1289
        );
        Output = Net_950 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_951, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 1 pterm
        (
              !Net_693 * Net_971 * Net_836 * !Net_1289
        );
        Output = Net_951 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              currmux_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !currmux_1 * 
              AMuxHw_1_Decoder_old_id_0 * currmux_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !currmux_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !currmux_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * currmux_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !currmux_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Use_Hall:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Use_Hall:control_7\ ,
        control_6 => \Use_Hall:control_6\ ,
        control_5 => \Use_Hall:control_5\ ,
        control_4 => \Use_Hall:control_4\ ,
        control_3 => \Use_Hall:control_3\ ,
        control_2 => \Use_Hall:control_2\ ,
        control_1 => \Use_Hall:control_1\ ,
        control_0 => Net_7684 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =EX3(0)_SYNC
    PORT MAP (
        in => Net_3149 ,
        out => Net_3149_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =EX2(0)_SYNC
    PORT MAP (
        in => Net_3148 ,
        out => Net_3148_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =EX1(0)_SYNC
    PORT MAP (
        in => Net_3147 ,
        out => Net_3147_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              currmux_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=currmux_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 2 pterms
        (
              Net_694 * !Net_693 * !Net_836
            + Net_694 * !Net_693 * !Net_1289
        );
        Output = currmux_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_949, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 1 pterm
        (
              Net_694 * !Net_971 * Net_836 * !Net_1289
        );
        Output = Net_949 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_947, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 1 pterm
        (
              !Net_694 * Net_693 * Net_836 * !Net_1289
        );
        Output = Net_947 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_948, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1290)
        Main Equation            : 3 pterms
        (
              !Net_694 * Net_693 * !Net_836 * Net_1289
            + Net_694 * !Net_693 * !Net_836
            + Net_694 * !Net_693 * !Net_1289
        );
        Output = Net_948 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_1:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1203_split\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_2:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        status_6 => \SPIM_2:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_2:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_2:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\T2_RESET:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \T2_RESET:control_7\ ,
        control_6 => \T2_RESET:control_6\ ,
        control_5 => \T2_RESET:control_5\ ,
        control_4 => \T2_RESET:control_4\ ,
        control_3 => \T2_RESET:control_3\ ,
        control_2 => \T2_RESET:control_2\ ,
        control_1 => \T2_RESET:control_1\ ,
        control_0 => Net_1340 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=4, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
        );
        Output = \SPIM_2:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM_2:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_61_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_2:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        cs_addr_2 => \SPIM_2:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_2:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_2:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SPIM_2:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_2:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_2:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_2:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_2:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_2:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM_2:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        status_4 => \SPIM_2:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_2:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_2:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_2:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_2:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_6363 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_297 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\QuadDec_1:isr\
        PORT MAP (
            interrupt => Net_5325 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_delsig
        PORT MAP (
            interrupt => Net_914 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_dma_uart_rx
        PORT MAP (
            interrupt => Net_7656 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_dma_uart_tx
        PORT MAP (
            interrupt => Net_1338 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_sar1_dma
        PORT MAP (
            interrupt => Net_6514 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =isr_sar2_dma
        PORT MAP (
            interrupt => Net_790 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_0:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_0:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_t1
        PORT MAP (
            interrupt => Net_937 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_t2
        PORT MAP (
            interrupt => Net_1341 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_2521 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART_1:ord_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_888 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\USBUART_1:ep1\
        PORT MAP (
            dmareq => \USBUART_1:dma_req_0\ ,
            termin => \USBUART_1:Net_824\ ,
            termout => \USBUART_1:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBUART_1:ep2\
        PORT MAP (
            dmareq => \USBUART_1:dma_req_1\ ,
            termin => \USBUART_1:Net_824\ ,
            termout => \USBUART_1:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\USBUART_1:ep3\
        PORT MAP (
            dmareq => \USBUART_1:dma_req_2\ ,
            termin => \USBUART_1:Net_824\ ,
            termout => \USBUART_1:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_297 ,
            termin => zero ,
            termout => Net_790 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =DMA_3
        PORT MAP (
            dmareq => Net_7655 ,
            termin => zero ,
            termout => Net_7656 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =DMA_4
        PORT MAP (
            dmareq => Net_1313 ,
            termin => zero ,
            termout => Net_1338 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =DMA_5
        PORT MAP (
            dmareq => Net_6363 ,
            termin => zero ,
            termout => Net_6514 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA_2
        PORT MAP (
            dmareq => Net_888 ,
            termin => zero ,
            termout => Net_914 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = MV2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MV2(0)__PA ,
        analog_term => Net_430 ,
        pad => MV2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VR1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VR1(0)__PA ,
        analog_term => Net_261 ,
        pad => VR1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MV1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MV1(0)__PA ,
        analog_term => Net_429 ,
        pad => MV1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_B(0)__PA ,
        pad => LED_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_HB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_HB(0)__PA ,
        pad => LED_HB(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = EX10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX10(0)__PA ,
        analog_term => Net_7716 ,
        pad => EX10(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EX11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX11(0)__PA ,
        analog_term => Net_7707 ,
        pad => EX11(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWR(0)__PA ,
        input => Net_315 ,
        pad => PWR(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWML3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWML3(0)__PA ,
        input => Net_950 ,
        pad => PWML3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWMH3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMH3(0)__PA ,
        input => Net_949 ,
        pad => PWMH3(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = RO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RO(0)__PA ,
        fb => Net_1522 ,
        pad => RO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SPI_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_CLK(0)__PA ,
        input => Net_25 ,
        pad => SPI_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SPI_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MOSI(0)__PA ,
        input => Net_23 ,
        pad => SPI_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SPI_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MISO(0)__PA ,
        fb => Net_19 ,
        pad => SPI_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SPI_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_CS(0)__PA ,
        input => Net_6537 ,
        pad => SPI_CS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX2(0)__PA ,
        pad => TX2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RX3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RX3(0)__PA ,
        pad => RX3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = NOT_RE3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NOT_RE3(0)__PA ,
        pad => NOT_RE3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS3(0)__PA ,
        analog_term => Net_436 ,
        pad => CS3(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MUXO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MUXO(0)__PA ,
        analog_term => Net_1216 ,
        pad => MUXO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS2(0)__PA ,
        analog_term => Net_435 ,
        pad => CS2(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS1(0)__PA ,
        analog_term => Net_434 ,
        pad => CS1(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AOP_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AOP_IN(0)__PA ,
        analog_term => Net_239 ,
        pad => AOP_IN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AOP_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AOP_OUT(0)__PA ,
        analog_term => Net_1217 ,
        pad => AOP_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SG_VO1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SG_VO1(0)__PA ,
        analog_term => Net_860 ,
        pad => SG_VO1(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = MV3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MV3(0)__PA ,
        analog_term => Net_431 ,
        pad => MV3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VR1_PRE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VR1_PRE(0)__PA ,
        analog_term => Net_267 ,
        pad => VR1_PRE(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EX2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EX2(0)__PA ,
        fb => Net_3148 ,
        pad => EX2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EX0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EX0(0)__PA ,
        fb => Net_60 ,
        pad => EX0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EX1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EX1(0)__PA ,
        fb => Net_3147 ,
        pad => EX1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EX3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EX3(0)__PA ,
        fb => Net_3149 ,
        pad => EX3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EX5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EX5(0)__PA ,
        fb => Net_61 ,
        pad => EX5(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = EX7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX7(0)__PA ,
        input => Net_1604 ,
        pad => EX7(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = EX4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX4(0)__PA ,
        pad => EX4(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = EX6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX6(0)__PA ,
        fb => Net_1585 ,
        pad => EX6(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EX8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX8(0)__PA ,
        input => Net_1607 ,
        pad => EX8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWML2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWML2(0)__PA ,
        input => Net_948 ,
        pad => PWML2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWMH2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMH2(0)__PA ,
        input => Net_947 ,
        pad => PWMH2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = WDCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WDCLK(0)__PA ,
        pad => WDCLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EX9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX9(0)__PA ,
        input => Net_1608 ,
        pad => EX9(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = DE2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DE2(0)__PA ,
        pad => DE2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = NOT_RE2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NOT_RE2(0)__PA ,
        pad => NOT_RE2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RX2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RX2(0)__PA ,
        pad => RX2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DI(0)__PA ,
        input => Net_6474 ,
        pad => DI(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DE3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DE3(0)__PA ,
        pad => DE3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX3(0)__PA ,
        pad => TX3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EX13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX13(0)__PA ,
        pad => EX13(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EX12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX12(0)__PA ,
        analog_term => Net_432 ,
        pad => EX12(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_3\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_G(0)__PA ,
        pad => LED_G(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_R(0)__PA ,
        pad => LED_R(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_0(0)__PA ,
        fb => \I2C_0:Net_1109_0\ ,
        input => \I2C_0:Net_643_0\ ,
        pad => SCL_0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_0(0)__PA ,
        fb => \I2C_0:Net_1109_1\ ,
        input => \I2C_0:sda_x_wire\ ,
        pad => SDA_0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EX14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX14(0)__PA ,
        pad => EX14(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EX15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EX15(0)__PA ,
        pad => EX15(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__CS1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__CS1_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = PWML1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWML1(0)__PA ,
        input => Net_946 ,
        pad => PWML1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWMH1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMH1(0)__PA ,
        input => Net_951 ,
        pad => PWMH1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DE(0)__PA ,
        pad => DE(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = NOT_RE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NOT_RE(0)__PA ,
        pad => NOT_RE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_HBUS_40MHZ ,
            dclk_0 => ClockBlock_HBUS_40MHZ_local ,
            aclk_glb_0 => ClockBlock_ADCCLK ,
            aclk_0 => ClockBlock_ADCCLK_local ,
            clk_a_dig_glb_0 => ClockBlock_ADCCLK_adig ,
            clk_a_dig_0 => ClockBlock_ADCCLK_adig_local ,
            dclk_glb_1 => ClockBlock_CLK_6M4HZ ,
            dclk_1 => ClockBlock_CLK_6M4HZ_local ,
            dclk_glb_2 => Net_1586 ,
            dclk_2 => Net_1586_local ,
            dsi_dig_div_2 => ClockBlock_HBUS_40MHZ_local ,
            dclk_glb_3 => \ADC_DelSig_1:Net_93\ ,
            dclk_3 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_4 => Net_691 ,
            dclk_4 => Net_691_local ,
            dclk_glb_5 => Net_136 ,
            dclk_5 => Net_136_local ,
            dclk_glb_6 => \SPIM_2:Net_276\ ,
            dclk_6 => \SPIM_2:Net_276_local\ ,
            aclk_glb_1 => \ADC_SAR_1:Net_376\ ,
            aclk_1 => \ADC_SAR_1:Net_376_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_1:Net_376_adig\ ,
            clk_a_dig_1 => \ADC_SAR_1:Net_376_adig_local\ ,
            aclk_glb_2 => \ADC_DelSig_1:Net_488\ ,
            aclk_2 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_2 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_2 => \ADC_DelSig_1:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_860 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_888 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_0:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_0:Net_1109_0\ ,
            sda_in => \I2C_0:Net_1109_1\ ,
            scl_out => \I2C_0:Net_643_0\ ,
            sda_out => \I2C_0:sda_x_wire\ ,
            interrupt => \I2C_0:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\PGA_2:SC\
        PORT MAP (
            vref => \PGA_2:Net_17\ ,
            vin => Net_7716 ,
            modout => \PGA_2:Net_41\ ,
            vout => Net_7654 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,3): 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => \PGA_1:Net_17\ ,
            vin => Net_7707 ,
            modout => \PGA_1:Net_41\ ,
            vout => Net_247 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_2:PWMHW\
        PORT MAP (
            clock => ClockBlock_CLK_6M4HZ ,
            enable => __ONE__ ,
            tc => \PWM_2:Net_63\ ,
            cmp => Net_315 ,
            irq => \PWM_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => ClockBlock_HBUS_40MHZ ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_937 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer_2:TimerHW\
        PORT MAP (
            clock => ClockBlock_HBUS_40MHZ ,
            enable => __ONE__ ,
            timer_reset => Net_1340 ,
            tc => \Timer_2:Net_51\ ,
            cmp => \Timer_2:Net_261\ ,
            irq => Net_1341 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_2521 ,
            arb_int => \USBUART_1:Net_79\ ,
            usb_int => \USBUART_1:Net_81\ ,
            ept_int_8 => \USBUART_1:ept_int_8\ ,
            ept_int_7 => \USBUART_1:ept_int_7\ ,
            ept_int_6 => \USBUART_1:ept_int_6\ ,
            ept_int_5 => \USBUART_1:ept_int_5\ ,
            ept_int_4 => \USBUART_1:ept_int_4\ ,
            ept_int_3 => \USBUART_1:ept_int_3\ ,
            ept_int_2 => \USBUART_1:ept_int_2\ ,
            ept_int_1 => \USBUART_1:ept_int_1\ ,
            ept_int_0 => \USBUART_1:ept_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_req_7\ ,
            dma_req_6 => \USBUART_1:dma_req_6\ ,
            dma_req_5 => \USBUART_1:dma_req_5\ ,
            dma_req_4 => \USBUART_1:dma_req_4\ ,
            dma_req_3 => \USBUART_1:dma_req_3\ ,
            dma_req_2 => \USBUART_1:dma_req_2\ ,
            dma_req_1 => \USBUART_1:dma_req_1\ ,
            dma_req_0 => \USBUART_1:dma_req_0\ ,
            dma_termin => \USBUART_1:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_661 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Opamp_2:ABuf\
        PORT MAP (
            vplus => Net_267 ,
            vminus => Net_261 ,
            vout => Net_261 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_661 ,
            vminus => Net_239 ,
            vout => Net_1217 );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_613 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clock => \ADC_SAR_1:Net_376\ ,
            pump_clock => \ADC_SAR_1:Net_376\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_6448 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_6363 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_2:ADC_SAR\
        PORT MAP (
            vplus => Net_1217 ,
            vminus => \ADC_SAR_2:Net_126\ ,
            ext_pin => \ADC_SAR_2:Net_209\ ,
            vrefhi_out => \ADC_SAR_2:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => Net_691_local ,
            sof_udb => Net_559 ,
            irq => \ADC_SAR_2:Net_252\ ,
            next => Net_1653 ,
            data_out_udb_11 => \ADC_SAR_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_2:Net_207_0\ ,
            eof_udb => Net_297 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1
        PORT MAP (
            muxin_2 => Net_436 ,
            muxin_1 => Net_435 ,
            muxin_0 => Net_434 ,
            vout => Net_1216 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_5 => Net_432 ,
            muxin_4 => Net_431 ,
            muxin_3 => Net_430 ,
            muxin_2 => Net_429 ,
            muxin_1 => Net_247 ,
            muxin_0 => Net_7654 ,
            vout => Net_613 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000"
            muxin_width = 6
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |            MV2(0) | Analog(Net_430)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            VR1(0) | Analog(Net_261)
     |   5 |     * |      NONE |      HI_Z_ANALOG |            MV1(0) | Analog(Net_429)
     |   6 |     * |      NONE |         CMOS_OUT |          LED_B(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         LED_HB(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------------------------------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |           EX10(0) | Analog(Net_7716)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           EX11(0) | Analog(Net_7707)
     |   5 |     * |      NONE |         CMOS_OUT |            PWR(0) | In(Net_315)
     |   6 |     * |      NONE |         CMOS_OUT |          PWML3(0) | In(Net_950)
     |   7 |     * |      NONE |         CMOS_OUT |          PWMH3(0) | In(Net_949)
-----+-----+-------+-----------+------------------+-------------------+------------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |             RO(0) | FB(Net_1522)
     |   1 |     * |      NONE |         CMOS_OUT |        SPI_CLK(0) | In(Net_25)
     |   2 |     * |      NONE |         CMOS_OUT |       SPI_MOSI(0) | In(Net_23)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       SPI_MISO(0) | FB(Net_19)
     |   4 |     * |      NONE |         CMOS_OUT |         SPI_CS(0) | In(Net_6537)
     |   5 |     * |      NONE |         CMOS_OUT |            TX2(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |            RX3(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        NOT_RE3(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |            CS3(0) | In(AMuxHw_1_Decoder_one_hot_2), Analog(Net_436)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           MUXO(0) | Analog(Net_1216)
     |   2 |     * |      NONE |      HI_Z_ANALOG |            CS2(0) | In(AMuxHw_1_Decoder_one_hot_1), Analog(Net_435)
     |   3 |     * |      NONE |      HI_Z_ANALOG |            CS1(0) | In(AMuxHw_1_Decoder_one_hot_0), Analog(Net_434)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         AOP_IN(0) | Analog(Net_239)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        AOP_OUT(0) | Analog(Net_1217)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         SG_VO1(0) | Analog(Net_860)
-----+-----+-------+-----------+------------------+-------------------+------------------------------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |            MV3(0) | Analog(Net_431)
     |   1 |     * |      NONE |      HI_Z_ANALOG |        VR1_PRE(0) | Analog(Net_267)
     |   2 |     * |      NONE |         CMOS_OUT |          LED_2(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |            EX2(0) | FB(Net_3148)
     |   4 |     * |      NONE |      RES_PULL_UP |            EX0(0) | FB(Net_60)
     |   5 |     * |      NONE |      RES_PULL_UP |            EX1(0) | FB(Net_3147)
     |   6 |     * |      NONE |      RES_PULL_UP |            EX3(0) | FB(Net_3149)
     |   7 |     * |      NONE |      RES_PULL_UP |            EX5(0) | FB(Net_61)
-----+-----+-------+-----------+------------------+-------------------+------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |            EX7(0) | In(Net_1604)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |            EX4(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |            EX6(0) | FB(Net_1585)
     |   3 |     * |      NONE |         CMOS_OUT |            EX8(0) | In(Net_1607)
     |   4 |     * |      NONE |         CMOS_OUT |          PWML2(0) | In(Net_948)
     |   5 |     * |      NONE |         CMOS_OUT |          PWMH2(0) | In(Net_947)
     |   6 |     * |      NONE |         CMOS_OUT |          WDCLK(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |            EX9(0) | In(Net_1608)
-----+-----+-------+-----------+------------------+-------------------+------------------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |            DE2(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |        NOT_RE2(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |            RX2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |             DI(0) | In(Net_6474)
     |   4 |     * |      NONE |         CMOS_OUT |            DE3(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |            TX3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |           EX13(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |           EX12(0) | Analog(Net_432)
-----+-----+-------+-----------+------------------+-------------------+------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_3\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |          LED_G(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          LED_R(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          SCL_0(0) | FB(\I2C_0:Net_1109_0\), In(\I2C_0:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          SDA_0(0) | FB(\I2C_0:Net_1109_1\), In(\I2C_0:sda_x_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |           EX14(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |           EX15(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------------------------------------
  15 |   2 |     * |      NONE |         CMOS_OUT |          PWML1(0) | In(Net_946)
     |   3 |     * |      NONE |         CMOS_OUT |          PWMH1(0) | In(Net_951)
     |   4 |     * |      NONE |         CMOS_OUT |             DE(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         NOT_RE(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
-----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.006ms
Digital Placement phase: Elapsed time ==> 4s.720ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.239ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.190ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: execute_1_0_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0_timing.html)
Warning: sta.M0019: execute_1_0_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( C8M ). (File=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0_timing.html)
Warning: sta.M0019: execute_1_0_timing.html: Warning-1366: Setup time violation found in a path from clock ( C8M ) to clock ( CyBUS_CLK ). (File=C:\FlexSEA_alx87grd\execute\execute_1_0.cydsn\execute_1_0_timing.html)
Timing report is in execute_1_0_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.177ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.303ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 16s.990ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 17s.042ms
API generation phase: Elapsed time ==> 3s.175ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.000ms
