int F_1 ( struct V_1 * V_2 )\r\n{\r\nconst struct V_3 * V_4 ;\r\nstruct V_1 * V_5 ;\r\nV_4 = F_2 ( V_2 -> V_6 ) ;\r\nif ( ! V_4 )\r\nreturn 0 ;\r\nV_2 -> V_7 = V_8 [ V_2 -> V_9 ] ;\r\nV_5 = (struct V_1 * ) ( ( long ) V_2 + V_2 -> V_7 ) ;\r\nV_5 -> V_10 = V_2 -> V_10 ;\r\n#ifdef F_3\r\nV_5 -> V_9 = 4 ;\r\n#else\r\nV_5 -> V_9 = 0 ;\r\n#endif\r\nV_5 -> V_6 = V_4 -> V_4 ;\r\nV_5 -> V_11 = V_2 -> V_11 ;\r\nreturn 1 ;\r\n}\r\nT_1 int\r\nF_4 ( int V_12 , int V_13 , T_2 V_14 )\r\n{\r\nV_14 &= V_15 ;\r\nF_5 ( & V_16 -> V_17 -> V_18 ) ;\r\nV_16 -> V_19 = V_16 -> V_20 ;\r\nF_6 ( & V_16 -> V_20 , V_14 ) ;\r\nF_7 () ;\r\nF_8 ( & V_16 -> V_17 -> V_18 ) ;\r\nV_16 -> V_21 = V_22 ;\r\nF_9 () ;\r\nF_10 () ;\r\nreturn - V_23 ;\r\n}\r\nT_1 int\r\nF_11 ( int V_24 , const struct V_25 T_3 * V_26 ,\r\nstruct V_25 T_3 * V_27 )\r\n{\r\nstruct V_28 V_29 , V_30 ;\r\nint V_31 ;\r\nif ( V_26 ) {\r\nT_2 V_14 ;\r\nif ( ! F_12 ( V_32 , V_26 , sizeof( * V_26 ) ) ||\r\nF_13 ( V_29 . V_33 . V_34 , & V_26 -> V_34 ) ||\r\nF_13 ( V_29 . V_33 . V_35 , & V_26 -> V_35 ) ||\r\nF_13 ( V_29 . V_33 . V_36 , & V_26 -> V_36 ) ||\r\nF_13 ( V_14 , & V_26 -> V_37 ) )\r\nreturn - V_38 ;\r\nF_6 ( & V_29 . V_33 . V_37 , V_14 ) ;\r\n}\r\nV_31 = F_14 ( V_24 , V_26 ? & V_29 : NULL , V_27 ? & V_30 : NULL ) ;\r\nif ( ! V_31 && V_27 ) {\r\nif ( ! F_12 ( V_39 , V_27 , sizeof( * V_27 ) ) ||\r\nF_15 ( V_30 . V_33 . V_34 , & V_27 -> V_34 ) ||\r\nF_15 ( V_30 . V_33 . V_35 , & V_27 -> V_35 ) ||\r\nF_15 ( V_30 . V_33 . V_36 , & V_27 -> V_36 ) ||\r\nF_15 ( V_30 . V_33 . V_37 . V_24 [ 0 ] , & V_27 -> V_37 ) )\r\nreturn - V_38 ;\r\n}\r\nreturn V_31 ;\r\n}\r\nT_1 int\r\nF_16 ( const T_4 T_3 * V_40 , T_4 T_3 * V_41 )\r\n{\r\nreturn F_17 ( V_40 , V_41 , F_18 () ) ;\r\n}\r\nstatic inline int F_19 ( struct V_42 * V_43 )\r\n{\r\nint V_44 = 1 ;\r\nif ( V_45 ) {\r\nmemcpy ( V_16 -> V_46 . V_47 , V_43 -> V_48 , 12 ) ;\r\nmemcpy ( V_16 -> V_46 . V_49 , V_43 -> V_50 , 24 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_51 ? V_43 -> V_52 [ 2 ] : V_43 -> V_52 [ 0 ] ) {\r\nif ( ! ( V_51 || V_53 ) &&\r\n( V_43 -> V_52 [ 0 ] != V_54 ) )\r\ngoto V_55;\r\nif ( V_56 ) {\r\nif ( V_57 & V_58 &&\r\n! ( V_43 -> V_52 [ 1 ] == 0x18 || V_43 -> V_52 [ 1 ] == 0xb4 ) )\r\ngoto V_55;\r\nif ( V_57 & V_59 &&\r\n! ( V_43 -> V_52 [ 1 ] == 0x38 || V_43 -> V_52 [ 1 ] == 0xd4 ) )\r\ngoto V_55;\r\n} else if ( V_60 ) {\r\nif ( ! ( V_43 -> V_52 [ 1 ] == 0x00 ||\r\nV_43 -> V_52 [ 1 ] == 0x28 ||\r\nV_43 -> V_52 [ 1 ] == 0x60 ) )\r\ngoto V_55;\r\n} else if ( V_51 ) {\r\nif ( ! ( V_43 -> V_52 [ 3 ] == 0x00 ||\r\nV_43 -> V_52 [ 3 ] == 0x60 ||\r\nV_43 -> V_52 [ 3 ] == 0xe0 ) )\r\ngoto V_55;\r\n} else if ( V_53 ) {\r\nif ( ! ( V_43 -> V_52 [ 0 ] == 0x00 ||\r\nV_43 -> V_52 [ 0 ] == 0x05 ||\r\nV_43 -> V_52 [ 0 ] == 0xe5 ) )\r\ngoto V_55;\r\n} else\r\ngoto V_55;\r\nif ( V_53 ) {\r\n__asm__ volatile ("fmovemd %0,%%fp0-%%fp1\n\t"\r\n"fmovel %1,%%fpcr\n\t"\r\n"fmovel %2,%%fpsr\n\t"\r\n"fmovel %3,%%fpiar"\r\n:\r\n: "m" (sc->sc_fpregs[0]),\r\n"m" (sc->sc_fpcntl[0]),\r\n"m" (sc->sc_fpcntl[1]),\r\n"m" (sc->sc_fpcntl[2]));\r\n} else {\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fmovemx %0,%%fp0-%%fp1\n\t"\r\n"fmoveml %1,%%fpcr/%%fpsr/%%fpiar\n\t"\r\n".chip 68k"\r\n:\r\n: "m" (*sc->sc_fpregs),\r\n"m" (*sc->sc_fpcntl));\r\n}\r\n}\r\nif ( V_53 ) {\r\n__asm__ volatile ("frestore %0" : : "m" (*sc->sc_fpstate));\r\n} else {\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"frestore %0\n\t"\r\n".chip 68k"\r\n: : "m" (*sc->sc_fpstate));\r\n}\r\nV_44 = 0 ;\r\nV_55:\r\nreturn V_44 ;\r\n}\r\nstatic inline int F_20 ( struct V_61 T_3 * V_62 )\r\n{\r\nunsigned char V_63 [ V_64 ] ;\r\nint V_65 = V_51 ? 8 : ( V_53 ? 12 : 0 ) ;\r\nT_5 V_66 ;\r\nint V_44 = 1 ;\r\nif ( V_45 ) {\r\nif ( F_21 ( V_16 -> V_46 . V_47 ,\r\nV_62 -> V_67 . V_66 . V_68 , 12 ) )\r\ngoto V_55;\r\nif ( F_21 ( V_16 -> V_46 . V_49 ,\r\nV_62 -> V_67 . V_66 . V_69 , 96 ) )\r\ngoto V_55;\r\nreturn 0 ;\r\n}\r\nif ( F_13 ( * ( long * ) V_63 , ( long T_3 * ) & V_62 -> V_70 ) )\r\ngoto V_55;\r\nif ( V_51 ? V_63 [ 2 ] : V_63 [ 0 ] ) {\r\nif ( ! ( V_51 || V_53 ) )\r\nV_65 = V_63 [ 1 ] ;\r\nif ( ! ( V_51 || V_53 ) &&\r\n( V_63 [ 0 ] != V_54 ) )\r\ngoto V_55;\r\nif ( V_56 ) {\r\nif ( V_57 & V_58 &&\r\n! ( V_65 == 0x18 || V_65 == 0xb4 ) )\r\ngoto V_55;\r\nif ( V_57 & V_59 &&\r\n! ( V_65 == 0x38 || V_65 == 0xd4 ) )\r\ngoto V_55;\r\n} else if ( V_60 ) {\r\nif ( ! ( V_65 == 0x00 ||\r\nV_65 == 0x28 ||\r\nV_65 == 0x60 ) )\r\ngoto V_55;\r\n} else if ( V_51 ) {\r\nif ( ! ( V_63 [ 3 ] == 0x00 ||\r\nV_63 [ 3 ] == 0x60 ||\r\nV_63 [ 3 ] == 0xe0 ) )\r\ngoto V_55;\r\n} else if ( V_53 ) {\r\nif ( ! ( V_63 [ 3 ] == 0x00 ||\r\nV_63 [ 3 ] == 0x05 ||\r\nV_63 [ 3 ] == 0xe5 ) )\r\ngoto V_55;\r\n} else\r\ngoto V_55;\r\nif ( F_21 ( & V_66 , & V_62 -> V_67 . V_66 ,\r\nsizeof( V_66 ) ) )\r\ngoto V_55;\r\nif ( V_53 ) {\r\n__asm__ volatile ("fmovemd %0,%%fp0-%%fp7\n\t"\r\n"fmovel %1,%%fpcr\n\t"\r\n"fmovel %2,%%fpsr\n\t"\r\n"fmovel %3,%%fpiar"\r\n:\r\n: "m" (fpregs.f_fpregs[0]),\r\n"m" (fpregs.f_fpcntl[0]),\r\n"m" (fpregs.f_fpcntl[1]),\r\n"m" (fpregs.f_fpcntl[2]));\r\n} else {\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fmovemx %0,%%fp0-%%fp7\n\t"\r\n"fmoveml %1,%%fpcr/%%fpsr/%%fpiar\n\t"\r\n".chip 68k"\r\n:\r\n: "m" (*fpregs.f_fpregs),\r\n"m" (*fpregs.f_fpcntl));\r\n}\r\n}\r\nif ( V_65 &&\r\nF_21 ( V_63 + 4 , ( long T_3 * ) & V_62 -> V_70 + 1 ,\r\nV_65 ) )\r\ngoto V_55;\r\nif ( V_53 ) {\r\n__asm__ volatile ("frestore %0" : : "m" (*fpstate));\r\n} else {\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"frestore %0\n\t"\r\n".chip 68k"\r\n: : "m" (*fpstate));\r\n}\r\nV_44 = 0 ;\r\nV_55:\r\nreturn V_44 ;\r\n}\r\nstatic int F_22 ( struct V_1 * V_2 , int V_71 ,\r\nvoid T_3 * V_49 )\r\n{\r\nint V_72 = V_8 [ V_71 >> 12 ] ;\r\nif ( V_72 < 0 ) {\r\n#ifdef F_23\r\nF_24 ( L_1 ) ;\r\n#endif\r\nreturn 1 ;\r\n}\r\nif ( ! V_72 ) {\r\nV_2 -> V_9 = V_71 >> 12 ;\r\nV_2 -> V_10 = V_71 & 0xfff ;\r\n} else {\r\nstruct V_73 * V_74 = (struct V_73 * ) V_2 - 1 ;\r\nunsigned long V_75 [ V_72 / 2 ] ;\r\nif ( F_25 ( V_75 + V_72 / 4 , V_49 , V_72 ) )\r\nreturn 1 ;\r\nV_2 -> V_9 = V_71 >> 12 ;\r\nV_2 -> V_10 = V_71 & 0xfff ;\r\n#define F_26 (sizeof(struct pt_regs)+sizeof(struct switch_stack))\r\n__asm__ __volatile__ (\r\n#ifdef F_3\r\n" movel %0,%/sp\n\t"\r\n" bra ret_from_signal\n"\r\n#else\r\n" movel %0,%/a0\n\t"\r\n" subl %1,%/a0\n\t"\r\n" movel %/a0,%/sp\n\t"\r\n"1: movel %0@+,%/a0@+\n\t"\r\n" dbra %2,1b\n\t"\r\n" lea %/sp@(%c3),%/a0\n\t"\r\n" lsrl #2,%1\n\t"\r\n" subql #1,%1\n\t"\r\n"2: movel %4@+,%/a0@+\n\t"\r\n" dbra %1,2b\n\t"\r\n" bral ret_from_signal\n"\r\n#endif\r\n:\r\n: "a" (sw), "d" (fsize), "d" (frame_offset/4-1),\r\n"n" (frame_offset), "a" (buf + fsize/4)\r\n: "a0");\r\n#undef F_26\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline int\r\nF_27 ( struct V_1 * V_2 , struct V_42 T_3 * V_76 , void T_3 * V_49 )\r\n{\r\nint V_71 ;\r\nstruct V_42 V_77 ;\r\nint V_44 ;\r\nF_28 () -> V_78 . V_79 = V_80 ;\r\nif ( F_25 ( & V_77 , V_76 , sizeof( V_77 ) ) )\r\ngoto V_81;\r\nV_2 -> V_82 = V_77 . V_83 ;\r\nV_2 -> V_84 = V_77 . V_85 ;\r\nV_2 -> V_86 = V_77 . V_87 ;\r\nV_2 -> V_88 = V_77 . V_89 ;\r\nV_2 -> V_11 = ( V_2 -> V_11 & 0xff00 ) | ( V_77 . V_90 & 0xff ) ;\r\nV_2 -> V_6 = V_77 . V_91 ;\r\nV_2 -> V_92 = - 1 ;\r\nF_29 ( V_77 . V_93 ) ;\r\nV_71 = V_77 . V_94 ;\r\nV_44 = F_19 ( & V_77 ) ;\r\nif ( V_44 || F_22 ( V_2 , V_71 , V_49 ) )\r\ngoto V_81;\r\nreturn 0 ;\r\nV_81:\r\nreturn 1 ;\r\n}\r\nstatic inline int\r\nF_30 ( struct V_1 * V_2 , struct V_73 * V_74 ,\r\nstruct V_61 T_3 * V_62 )\r\n{\r\nint V_95 ;\r\nT_6 T_3 * V_96 = V_62 -> V_67 . V_96 ;\r\nunsigned long V_97 ;\r\nint V_44 ;\r\nF_28 () -> V_78 . V_79 = V_80 ;\r\nV_44 = F_13 ( V_95 , & V_62 -> V_67 . V_98 ) ;\r\nif ( V_95 != V_99 )\r\ngoto V_81;\r\nV_44 |= F_13 ( V_2 -> V_82 , & V_96 [ 0 ] ) ;\r\nV_44 |= F_13 ( V_2 -> V_84 , & V_96 [ 1 ] ) ;\r\nV_44 |= F_13 ( V_2 -> V_100 , & V_96 [ 2 ] ) ;\r\nV_44 |= F_13 ( V_2 -> V_101 , & V_96 [ 3 ] ) ;\r\nV_44 |= F_13 ( V_2 -> V_102 , & V_96 [ 4 ] ) ;\r\nV_44 |= F_13 ( V_2 -> V_103 , & V_96 [ 5 ] ) ;\r\nV_44 |= F_13 ( V_74 -> V_104 , & V_96 [ 6 ] ) ;\r\nV_44 |= F_13 ( V_74 -> V_105 , & V_96 [ 7 ] ) ;\r\nV_44 |= F_13 ( V_2 -> V_86 , & V_96 [ 8 ] ) ;\r\nV_44 |= F_13 ( V_2 -> V_88 , & V_96 [ 9 ] ) ;\r\nV_44 |= F_13 ( V_2 -> V_106 , & V_96 [ 10 ] ) ;\r\nV_44 |= F_13 ( V_74 -> V_107 , & V_96 [ 11 ] ) ;\r\nV_44 |= F_13 ( V_74 -> V_108 , & V_96 [ 12 ] ) ;\r\nV_44 |= F_13 ( V_74 -> V_109 , & V_96 [ 13 ] ) ;\r\nV_44 |= F_13 ( V_74 -> V_110 , & V_96 [ 14 ] ) ;\r\nV_44 |= F_13 ( V_97 , & V_96 [ 15 ] ) ;\r\nF_29 ( V_97 ) ;\r\nV_44 |= F_13 ( V_2 -> V_6 , & V_96 [ 16 ] ) ;\r\nV_44 |= F_13 ( V_95 , & V_96 [ 17 ] ) ;\r\nV_2 -> V_11 = ( V_2 -> V_11 & 0xff00 ) | ( V_95 & 0xff ) ;\r\nV_2 -> V_92 = - 1 ;\r\nV_44 |= F_13 ( V_95 , & V_62 -> V_111 ) ;\r\nV_44 |= F_20 ( V_62 ) ;\r\nif ( V_44 || F_17 ( & V_62 -> V_112 , NULL , V_97 ) == - V_38 )\r\ngoto V_81;\r\nif ( F_22 ( V_2 , V_95 , & V_62 -> V_113 ) )\r\ngoto V_81;\r\nreturn 0 ;\r\nV_81:\r\nreturn 1 ;\r\n}\r\nT_1 int F_31 ( unsigned long V_114 )\r\n{\r\nstruct V_73 * V_74 = (struct V_73 * ) & V_114 ;\r\nstruct V_1 * V_2 = (struct V_1 * ) ( V_74 + 1 ) ;\r\nunsigned long V_97 = F_18 () ;\r\nstruct V_115 T_3 * V_116 = (struct V_115 T_3 * ) ( V_97 - 4 ) ;\r\nT_7 V_117 ;\r\nif ( ! F_12 ( V_32 , V_116 , sizeof( * V_116 ) ) )\r\ngoto V_81;\r\nif ( F_13 ( V_117 . V_24 [ 0 ] , & V_116 -> V_43 . V_118 ) ||\r\n( V_119 > 1 &&\r\nF_21 ( & V_117 . V_24 [ 1 ] , & V_116 -> V_120 ,\r\nsizeof( V_116 -> V_120 ) ) ) )\r\ngoto V_81;\r\nF_32 ( & V_117 , ~ V_15 ) ;\r\nV_16 -> V_20 = V_117 ;\r\nF_7 () ;\r\nif ( F_27 ( V_2 , & V_116 -> V_43 , V_116 + 1 ) )\r\ngoto V_81;\r\nreturn V_2 -> V_82 ;\r\nV_81:\r\nF_33 ( V_121 , V_16 ) ;\r\nreturn 0 ;\r\n}\r\nT_1 int F_34 ( unsigned long V_114 )\r\n{\r\nstruct V_73 * V_74 = (struct V_73 * ) & V_114 ;\r\nstruct V_1 * V_2 = (struct V_1 * ) ( V_74 + 1 ) ;\r\nunsigned long V_97 = F_18 () ;\r\nstruct V_122 T_3 * V_116 = (struct V_122 T_3 * ) ( V_97 - 4 ) ;\r\nT_7 V_117 ;\r\nif ( ! F_12 ( V_32 , V_116 , sizeof( * V_116 ) ) )\r\ngoto V_81;\r\nif ( F_21 ( & V_117 , & V_116 -> V_62 . V_123 , sizeof( V_117 ) ) )\r\ngoto V_81;\r\nF_32 ( & V_117 , ~ V_15 ) ;\r\nV_16 -> V_20 = V_117 ;\r\nF_7 () ;\r\nif ( F_30 ( V_2 , V_74 , & V_116 -> V_62 ) )\r\ngoto V_81;\r\nreturn V_2 -> V_82 ;\r\nV_81:\r\nF_33 ( V_121 , V_16 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_35 ( struct V_42 * V_43 , struct V_1 * V_2 )\r\n{\r\nif ( V_45 ) {\r\nmemcpy ( V_43 -> V_48 , V_16 -> V_46 . V_47 , 12 ) ;\r\nmemcpy ( V_43 -> V_50 , V_16 -> V_46 . V_49 , 24 ) ;\r\nreturn;\r\n}\r\nif ( V_53 ) {\r\n__asm__ volatile ("fsave %0"\r\n: : "m" (*sc->sc_fpstate) : "memory");\r\n} else {\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fsave %0\n\t"\r\n".chip 68k"\r\n: : "m" (*sc->sc_fpstate) : "memory");\r\n}\r\nif ( V_51 ? V_43 -> V_52 [ 2 ] : V_43 -> V_52 [ 0 ] ) {\r\nV_54 = V_43 -> V_52 [ 0 ] ;\r\nif ( V_56 &&\r\nV_2 -> V_10 >= ( V_124 * 4 ) &&\r\nV_2 -> V_10 <= ( V_125 * 4 ) ) {\r\nif ( * ( unsigned short * ) V_43 -> V_52 == 0x1f38 )\r\nV_43 -> V_52 [ 0x38 ] |= 1 << 3 ;\r\n}\r\nif ( V_53 ) {\r\n__asm__ volatile ("fmovemd %%fp0-%%fp1,%0\n\t"\r\n"fmovel %%fpcr,%1\n\t"\r\n"fmovel %%fpsr,%2\n\t"\r\n"fmovel %%fpiar,%3"\r\n: "=m" (sc->sc_fpregs[0]),\r\n"=m" (sc->sc_fpcntl[0]),\r\n"=m" (sc->sc_fpcntl[1]),\r\n"=m" (sc->sc_fpcntl[2])\r\n:\r\n: "memory");\r\n} else {\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fmovemx %%fp0-%%fp1,%0\n\t"\r\n"fmoveml %%fpcr/%%fpsr/%%fpiar,%1\n\t"\r\n".chip 68k"\r\n: "=m" (*sc->sc_fpregs),\r\n"=m" (*sc->sc_fpcntl)\r\n:\r\n: "memory");\r\n}\r\n}\r\n}\r\nstatic inline int F_36 ( struct V_61 T_3 * V_62 , struct V_1 * V_2 )\r\n{\r\nunsigned char V_63 [ V_64 ] ;\r\nint V_65 = V_51 ? 8 : ( V_53 ? 12 : 0 ) ;\r\nint V_44 = 0 ;\r\nif ( V_45 ) {\r\nV_44 |= F_37 ( V_62 -> V_67 . V_66 . V_68 ,\r\nV_16 -> V_46 . V_47 , 12 ) ;\r\nV_44 |= F_37 ( V_62 -> V_67 . V_66 . V_69 ,\r\nV_16 -> V_46 . V_49 , 96 ) ;\r\nreturn V_44 ;\r\n}\r\nif ( V_53 ) {\r\n__asm__ volatile ("fsave %0" : : "m" (*fpstate) : "memory");\r\n} else {\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fsave %0\n\t"\r\n".chip 68k"\r\n: : "m" (*fpstate) : "memory");\r\n}\r\nV_44 |= F_15 ( * ( long * ) V_63 , ( long T_3 * ) & V_62 -> V_70 ) ;\r\nif ( V_51 ? V_63 [ 2 ] : V_63 [ 0 ] ) {\r\nT_5 V_66 ;\r\nif ( ! ( V_51 || V_53 ) )\r\nV_65 = V_63 [ 1 ] ;\r\nV_54 = V_63 [ 0 ] ;\r\nif ( V_56 &&\r\nV_2 -> V_10 >= ( V_124 * 4 ) &&\r\nV_2 -> V_10 <= ( V_125 * 4 ) ) {\r\nif ( * ( unsigned short * ) V_63 == 0x1f38 )\r\nV_63 [ 0x38 ] |= 1 << 3 ;\r\n}\r\nif ( V_53 ) {\r\n__asm__ volatile ("fmovemd %%fp0-%%fp7,%0\n\t"\r\n"fmovel %%fpcr,%1\n\t"\r\n"fmovel %%fpsr,%2\n\t"\r\n"fmovel %%fpiar,%3"\r\n: "=m" (fpregs.f_fpregs[0]),\r\n"=m" (fpregs.f_fpcntl[0]),\r\n"=m" (fpregs.f_fpcntl[1]),\r\n"=m" (fpregs.f_fpcntl[2])\r\n:\r\n: "memory");\r\n} else {\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fmovemx %%fp0-%%fp7,%0\n\t"\r\n"fmoveml %%fpcr/%%fpsr/%%fpiar,%1\n\t"\r\n".chip 68k"\r\n: "=m" (*fpregs.f_fpregs),\r\n"=m" (*fpregs.f_fpcntl)\r\n:\r\n: "memory");\r\n}\r\nV_44 |= F_37 ( & V_62 -> V_67 . V_66 , & V_66 ,\r\nsizeof( V_66 ) ) ;\r\n}\r\nif ( V_65 )\r\nV_44 |= F_37 ( ( long T_3 * ) & V_62 -> V_70 + 1 , V_63 + 4 ,\r\nV_65 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic void F_38 ( struct V_42 * V_43 , struct V_1 * V_2 ,\r\nunsigned long V_14 )\r\n{\r\nV_43 -> V_118 = V_14 ;\r\nV_43 -> V_93 = F_18 () ;\r\nV_43 -> V_83 = V_2 -> V_82 ;\r\nV_43 -> V_85 = V_2 -> V_84 ;\r\nV_43 -> V_87 = V_2 -> V_86 ;\r\nV_43 -> V_89 = V_2 -> V_88 ;\r\nV_43 -> V_90 = V_2 -> V_11 ;\r\nV_43 -> V_91 = V_2 -> V_6 ;\r\nV_43 -> V_94 = V_2 -> V_9 << 12 | V_2 -> V_10 ;\r\nF_35 ( V_43 , V_2 ) ;\r\n}\r\nstatic inline int F_39 ( struct V_61 T_3 * V_62 , struct V_1 * V_2 )\r\n{\r\nstruct V_73 * V_74 = (struct V_73 * ) V_2 - 1 ;\r\nT_6 T_3 * V_96 = V_62 -> V_67 . V_96 ;\r\nint V_44 = 0 ;\r\nV_44 |= F_15 ( V_99 , & V_62 -> V_67 . V_98 ) ;\r\nV_44 |= F_15 ( V_2 -> V_82 , & V_96 [ 0 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_84 , & V_96 [ 1 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_100 , & V_96 [ 2 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_101 , & V_96 [ 3 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_102 , & V_96 [ 4 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_103 , & V_96 [ 5 ] ) ;\r\nV_44 |= F_15 ( V_74 -> V_104 , & V_96 [ 6 ] ) ;\r\nV_44 |= F_15 ( V_74 -> V_105 , & V_96 [ 7 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_86 , & V_96 [ 8 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_88 , & V_96 [ 9 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_106 , & V_96 [ 10 ] ) ;\r\nV_44 |= F_15 ( V_74 -> V_107 , & V_96 [ 11 ] ) ;\r\nV_44 |= F_15 ( V_74 -> V_108 , & V_96 [ 12 ] ) ;\r\nV_44 |= F_15 ( V_74 -> V_109 , & V_96 [ 13 ] ) ;\r\nV_44 |= F_15 ( V_74 -> V_110 , & V_96 [ 14 ] ) ;\r\nV_44 |= F_15 ( F_18 () , & V_96 [ 15 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_6 , & V_96 [ 16 ] ) ;\r\nV_44 |= F_15 ( V_2 -> V_11 , & V_96 [ 17 ] ) ;\r\nV_44 |= F_15 ( ( V_2 -> V_9 << 12 ) | V_2 -> V_10 , & V_62 -> V_111 ) ;\r\nV_44 |= F_36 ( V_62 , V_2 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic inline void F_40 ( unsigned long V_126 )\r\n{\r\nif ( V_60 ) {\r\nunsigned long V_95 ;\r\n__asm__ __volatile__ (".chip 68040\n\t"\r\n"nop\n\t"\r\n"ptestr (%1)\n\t"\r\n"movec %%mmusr,%0\n\t"\r\n".chip 68k"\r\n: "=r" (temp)\r\n: "a" (vaddr));\r\nV_95 &= V_127 ;\r\nV_95 |= V_126 & ~ V_127 ;\r\n__asm__ __volatile__ (".chip 68040\n\t"\r\n"nop\n\t"\r\n"cpushl %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (temp));\r\n}\r\nelse if ( V_51 ) {\r\nunsigned long V_95 ;\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"plpar (%0)\n\t"\r\n".chip 68k"\r\n: "=a" (temp)\r\n: "0" (vaddr));\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushl %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (temp));\r\n} else if ( ! V_53 ) {\r\nunsigned long V_95 ;\r\nasm volatile ("movec %%cacr,%0" : "=r" (temp));\r\nV_95 += 4 ;\r\nasm volatile ("movec %0,%%caar\n\t"\r\n"movec %1,%%cacr"\r\n: : "r" (vaddr), "r" (temp));\r\nasm volatile ("movec %0,%%caar\n\t"\r\n"movec %1,%%cacr"\r\n: : "r" (vaddr + 4), "r" (temp));\r\n}\r\n}\r\nstatic inline void T_3 *\r\nF_41 ( struct V_28 * V_128 , struct V_1 * V_2 , T_8 V_129 )\r\n{\r\nunsigned long V_97 ;\r\nV_97 = F_18 () ;\r\nif ( V_128 -> V_33 . V_36 & V_130 ) {\r\nif ( ! F_42 ( V_97 ) )\r\nV_97 = V_16 -> V_131 + V_16 -> V_132 ;\r\n}\r\nreturn ( void T_3 * ) ( ( V_97 - V_129 ) & - 8UL ) ;\r\n}\r\nstatic int F_43 ( int V_24 , struct V_28 * V_128 ,\r\nT_7 * V_117 , struct V_1 * V_2 )\r\n{\r\nstruct V_115 T_3 * V_116 ;\r\nint V_72 = V_8 [ V_2 -> V_9 ] ;\r\nstruct V_42 V_77 ;\r\nint V_44 = 0 ;\r\nif ( V_72 < 0 ) {\r\n#ifdef F_23\r\nF_24 ( L_2 ,\r\nV_2 -> V_9 ) ;\r\n#endif\r\ngoto V_133;\r\n}\r\nV_116 = F_41 ( V_128 , V_2 , sizeof( * V_116 ) + V_72 ) ;\r\nif ( V_72 )\r\nV_44 |= F_37 ( V_116 + 1 , V_2 + 1 , V_72 ) ;\r\nV_44 |= F_15 ( ( F_28 () -> V_134\r\n&& F_28 () -> V_134 -> V_135\r\n&& V_24 < 32\r\n? F_28 () -> V_134 -> V_135 [ V_24 ]\r\n: V_24 ) ,\r\n& V_116 -> V_24 ) ;\r\nV_44 |= F_15 ( V_2 -> V_10 , & V_116 -> V_136 ) ;\r\nV_44 |= F_15 ( & V_116 -> V_43 , & V_116 -> V_137 ) ;\r\nif ( V_119 > 1 )\r\nV_44 |= F_37 ( V_116 -> V_120 , & V_117 -> V_24 [ 1 ] ,\r\nsizeof( V_116 -> V_120 ) ) ;\r\nF_38 ( & V_77 , V_2 , V_117 -> V_24 [ 0 ] ) ;\r\nV_44 |= F_37 ( & V_116 -> V_43 , & V_77 , sizeof( V_77 ) ) ;\r\nV_44 |= F_15 ( V_116 -> V_138 , & V_116 -> V_139 ) ;\r\nV_44 |= F_15 ( 0x70004e40 + ( V_140 << 16 ) ,\r\n( long T_3 * ) ( V_116 -> V_138 ) ) ;\r\nif ( V_44 )\r\ngoto V_133;\r\nF_40 ( ( unsigned long ) & V_116 -> V_138 ) ;\r\nF_29 ( ( unsigned long ) V_116 ) ;\r\nV_2 -> V_6 = ( unsigned long ) V_128 -> V_33 . V_34 ;\r\nif ( V_72 )\r\nV_2 -> V_7 = V_72 ;\r\nif ( V_2 -> V_7 ) {\r\nstruct V_1 * V_5 =\r\n(struct V_1 * ) ( ( V_141 ) V_2 + V_2 -> V_7 ) ;\r\n#ifdef F_23\r\nF_24 ( L_3 , V_2 -> V_7 ) ;\r\n#endif\r\nV_5 -> V_10 = 0 ;\r\nV_5 -> V_9 = 0 ;\r\nV_5 -> V_6 = V_2 -> V_6 ;\r\nV_5 -> V_11 = V_2 -> V_11 ;\r\n}\r\nreturn 0 ;\r\nV_133:\r\nF_44 ( V_24 , V_16 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic int F_45 ( int V_24 , struct V_28 * V_128 , T_9 * V_142 ,\r\nT_7 * V_117 , struct V_1 * V_2 )\r\n{\r\nstruct V_122 T_3 * V_116 ;\r\nint V_72 = V_8 [ V_2 -> V_9 ] ;\r\nint V_44 = 0 ;\r\nif ( V_72 < 0 ) {\r\n#ifdef F_23\r\nF_24 ( L_2 ,\r\nV_2 -> V_9 ) ;\r\n#endif\r\ngoto V_133;\r\n}\r\nV_116 = F_41 ( V_128 , V_2 , sizeof( * V_116 ) ) ;\r\nif ( V_72 )\r\nV_44 |= F_37 ( & V_116 -> V_62 . V_113 , V_2 + 1 , V_72 ) ;\r\nV_44 |= F_15 ( ( F_28 () -> V_134\r\n&& F_28 () -> V_134 -> V_135\r\n&& V_24 < 32\r\n? F_28 () -> V_134 -> V_135 [ V_24 ]\r\n: V_24 ) ,\r\n& V_116 -> V_24 ) ;\r\nV_44 |= F_15 ( & V_116 -> V_142 , & V_116 -> V_143 ) ;\r\nV_44 |= F_15 ( & V_116 -> V_62 , & V_116 -> V_144 ) ;\r\nV_44 |= F_46 ( & V_116 -> V_142 , V_142 ) ;\r\nV_44 |= F_15 ( 0 , & V_116 -> V_62 . V_145 ) ;\r\nV_44 |= F_15 ( NULL , & V_116 -> V_62 . V_146 ) ;\r\nV_44 |= F_15 ( ( void T_3 * ) V_16 -> V_131 ,\r\n& V_116 -> V_62 . V_112 . V_147 ) ;\r\nV_44 |= F_15 ( F_42 ( F_18 () ) ,\r\n& V_116 -> V_62 . V_112 . V_148 ) ;\r\nV_44 |= F_15 ( V_16 -> V_132 , & V_116 -> V_62 . V_112 . V_149 ) ;\r\nV_44 |= F_39 ( & V_116 -> V_62 , V_2 ) ;\r\nV_44 |= F_37 ( & V_116 -> V_62 . V_123 , V_117 , sizeof( * V_117 ) ) ;\r\nV_44 |= F_15 ( V_116 -> V_138 , & V_116 -> V_139 ) ;\r\n#ifdef F_47\r\nV_44 |= F_15 ( 0x203c0000 , ( long T_3 * ) ( V_116 -> V_138 + 0 ) ) ;\r\nV_44 |= F_15 ( 0x00004e40 + ( V_150 << 16 ) ,\r\n( long T_3 * ) ( V_116 -> V_138 + 4 ) ) ;\r\n#else\r\nV_44 |= F_15 ( 0x70004600 + ( ( V_150 ^ 0xff ) << 16 ) ,\r\n( long T_3 * ) ( V_116 -> V_138 + 0 ) ) ;\r\nV_44 |= F_15 ( 0x4e40 , ( short T_3 * ) ( V_116 -> V_138 + 4 ) ) ;\r\n#endif\r\nif ( V_44 )\r\ngoto V_133;\r\nF_40 ( ( unsigned long ) & V_116 -> V_138 ) ;\r\nF_29 ( ( unsigned long ) V_116 ) ;\r\nV_2 -> V_6 = ( unsigned long ) V_128 -> V_33 . V_34 ;\r\nif ( V_72 )\r\nV_2 -> V_7 = V_72 ;\r\nif ( V_2 -> V_7 ) {\r\nstruct V_1 * V_5 =\r\n(struct V_1 * ) ( ( V_141 ) V_2 + V_2 -> V_7 ) ;\r\n#ifdef F_23\r\nF_24 ( L_3 , V_2 -> V_7 ) ;\r\n#endif\r\nV_5 -> V_10 = 0 ;\r\nV_5 -> V_9 = 0 ;\r\nV_5 -> V_6 = V_2 -> V_6 ;\r\nV_5 -> V_11 = V_2 -> V_11 ;\r\n}\r\nreturn 0 ;\r\nV_133:\r\nF_44 ( V_24 , V_16 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic inline void\r\nF_48 ( struct V_1 * V_2 , struct V_28 * V_128 , int V_151 )\r\n{\r\nswitch ( V_2 -> V_82 ) {\r\ncase - V_23 :\r\nif ( ! V_151 )\r\ngoto V_152;\r\nV_2 -> V_82 = - V_153 ;\r\nbreak;\r\ncase - V_154 :\r\nif ( ! V_151 ) {\r\nV_2 -> V_82 = V_155 ;\r\nV_2 -> V_6 -= 2 ;\r\nbreak;\r\n}\r\nV_2 -> V_82 = - V_153 ;\r\nbreak;\r\ncase - V_156 :\r\nif ( V_151 && ! ( V_128 -> V_33 . V_36 & V_157 ) ) {\r\nV_2 -> V_82 = - V_153 ;\r\nbreak;\r\n}\r\ncase - V_158 :\r\nV_152:\r\nV_2 -> V_82 = V_2 -> V_92 ;\r\nV_2 -> V_6 -= 2 ;\r\nbreak;\r\n}\r\n}\r\nvoid F_49 ( struct V_1 * V_2 , void * V_159 )\r\n{\r\nif ( V_2 -> V_92 < 0 )\r\nreturn;\r\nswitch ( V_2 -> V_82 ) {\r\ncase - V_23 :\r\ncase - V_156 :\r\ncase - V_158 :\r\nV_2 -> V_82 = V_2 -> V_92 ;\r\nV_2 -> V_92 = - 1 ;\r\nV_2 -> V_6 -= 2 ;\r\nbreak;\r\n}\r\n}\r\nstatic void\r\nF_50 ( int V_24 , struct V_28 * V_128 , T_9 * V_142 ,\r\nT_7 * V_160 , struct V_1 * V_2 )\r\n{\r\nint V_44 ;\r\nif ( V_2 -> V_92 >= 0 )\r\nF_48 ( V_2 , V_128 , 1 ) ;\r\nif ( V_128 -> V_33 . V_36 & V_161 )\r\nV_44 = F_45 ( V_24 , V_128 , V_142 , V_160 , V_2 ) ;\r\nelse\r\nV_44 = F_43 ( V_24 , V_128 , V_160 , V_2 ) ;\r\nif ( V_44 )\r\nreturn;\r\nF_51 ( & V_16 -> V_20 , & V_16 -> V_20 , & V_128 -> V_33 . V_37 ) ;\r\nif ( ! ( V_128 -> V_33 . V_36 & V_162 ) )\r\nF_52 ( & V_16 -> V_20 , V_24 ) ;\r\nF_7 () ;\r\nif ( F_53 ( V_163 ) ) {\r\nV_2 -> V_11 &= ~ 0x8000 ;\r\nF_54 ( V_164 , V_16 , 1 ) ;\r\n}\r\nF_55 ( V_165 ) ;\r\n}\r\nT_1 void F_56 ( struct V_1 * V_2 )\r\n{\r\nT_9 V_142 ;\r\nstruct V_28 V_128 ;\r\nint V_166 ;\r\nT_7 * V_160 ;\r\nV_16 -> V_46 . V_167 = ( unsigned long ) V_2 ;\r\nif ( F_53 ( V_165 ) )\r\nV_160 = & V_16 -> V_19 ;\r\nelse\r\nV_160 = & V_16 -> V_20 ;\r\nV_166 = F_57 ( & V_142 , & V_128 , V_2 , NULL ) ;\r\nif ( V_166 > 0 ) {\r\nF_50 ( V_166 , & V_128 , & V_142 , V_160 , V_2 ) ;\r\nreturn;\r\n}\r\nif ( V_2 -> V_92 >= 0 )\r\nF_48 ( V_2 , NULL , 0 ) ;\r\nif ( F_53 ( V_165 ) ) {\r\nF_55 ( V_165 ) ;\r\nF_58 ( V_168 , & V_16 -> V_19 , NULL ) ;\r\n}\r\n}
