{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632222861703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632222861703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 21 14:14:20 2021 " "Processing started: Tue Sep 21 14:14:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632222861703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222861703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_blink -c test_blink " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_blink -c test_blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222861703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632222862133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632222862133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/test_blink.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/test_blink.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink " "Found entity 1: test_blink" {  } { { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "test_blink/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "test_blink/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_irq_mapper " "Found entity 1: test_blink_irq_mapper" {  } { { "test_blink/synthesis/submodules/test_blink_irq_mapper.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0 " "Found entity 1: test_blink_mm_interconnect_0" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_avalon_st_adapter " "Found entity 1: test_blink_mm_interconnect_0_avalon_st_adapter" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_rsp_mux_001 " "Found entity 1: test_blink_mm_interconnect_0_rsp_mux_001" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_rsp_mux " "Found entity 1: test_blink_mm_interconnect_0_rsp_mux" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_rsp_demux " "Found entity 1: test_blink_mm_interconnect_0_rsp_demux" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_cmd_mux_001 " "Found entity 1: test_blink_mm_interconnect_0_cmd_mux_001" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_cmd_mux " "Found entity 1: test_blink_mm_interconnect_0_cmd_mux" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_cmd_demux_001 " "Found entity 1: test_blink_mm_interconnect_0_cmd_demux_001" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_cmd_demux " "Found entity 1: test_blink_mm_interconnect_0_cmd_demux" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test_blink_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at test_blink_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test_blink_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at test_blink_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_router_003_default_decode " "Found entity 1: test_blink_mm_interconnect_0_router_003_default_decode" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_blink_mm_interconnect_0_router_003 " "Found entity 2: test_blink_mm_interconnect_0_router_003" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test_blink_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at test_blink_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test_blink_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at test_blink_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632222867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_router_002_default_decode " "Found entity 1: test_blink_mm_interconnect_0_router_002_default_decode" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_blink_mm_interconnect_0_router_002 " "Found entity 2: test_blink_mm_interconnect_0_router_002" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test_blink_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at test_blink_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test_blink_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at test_blink_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_router_001_default_decode " "Found entity 1: test_blink_mm_interconnect_0_router_001_default_decode" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_blink_mm_interconnect_0_router_001 " "Found entity 2: test_blink_mm_interconnect_0_router_001" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test_blink_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at test_blink_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test_blink_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at test_blink_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_mm_interconnect_0_router_default_decode " "Found entity 1: test_blink_mm_interconnect_0_router_default_decode" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_blink_mm_interconnect_0_router " "Found entity 2: test_blink_mm_interconnect_0_router" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "test_blink/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "test_blink/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "test_blink/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "test_blink/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "test_blink/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "test_blink/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_onchip_memory2_0 " "Found entity 1: test_blink_onchip_memory2_0" {  } { { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_nios2_gen2_0 " "Found entity 1: test_blink_nios2_gen2_0" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: test_blink_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_blink_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: test_blink_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_blink_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: test_blink_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "4 test_blink_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: test_blink_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "5 test_blink_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: test_blink_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "6 test_blink_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: test_blink_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "7 test_blink_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: test_blink_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "8 test_blink_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: test_blink_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "9 test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "10 test_blink_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: test_blink_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "11 test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "12 test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "13 test_blink_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: test_blink_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "14 test_blink_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: test_blink_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "15 test_blink_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: test_blink_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "16 test_blink_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: test_blink_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "17 test_blink_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: test_blink_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "18 test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "19 test_blink_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: test_blink_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "20 test_blink_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: test_blink_nios2_gen2_0_cpu_nios2_oci" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "21 test_blink_nios2_gen2_0_cpu " "Found entity 21: test_blink_nios2_gen2_0_cpu" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: test_blink_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: test_blink_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: test_blink_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_nios2_gen2_0_cpu_test_bench " "Found entity 1: test_blink_nios2_gen2_0_cpu_test_bench" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_jtag_uart_0_sim_scfifo_w " "Found entity 1: test_blink_jtag_uart_0_sim_scfifo_w" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_blink_jtag_uart_0_scfifo_w " "Found entity 2: test_blink_jtag_uart_0_scfifo_w" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_blink_jtag_uart_0_sim_scfifo_r " "Found entity 3: test_blink_jtag_uart_0_sim_scfifo_r" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "4 test_blink_jtag_uart_0_scfifo_r " "Found entity 4: test_blink_jtag_uart_0_scfifo_r" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""} { "Info" "ISGN_ENTITY_NAME" "5 test_blink_jtag_uart_0 " "Found entity 5: test_blink_jtag_uart_0" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_blink/synthesis/submodules/test_blink_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file test_blink/synthesis/submodules/test_blink_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_blink_LEDs " "Found entity 1: test_blink_LEDs" {  } { { "test_blink/synthesis/submodules/test_blink_LEDs.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_top.v 1 1 " "Found 1 design units, including 1 entities, in source file blink_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 blink_top " "Found entity 1: blink_top" {  } { { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222867851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222867851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blink_top " "Elaborating entity \"blink_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632222867882 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sda_oe blink_top.v(10) " "Verilog HDL warning at blink_top.v(10): object sda_oe used but never assigned" {  } { { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1632222867896 "|blink_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "scl_oe blink_top.v(10) " "Verilog HDL warning at blink_top.v(10): object scl_oe used but never assigned" {  } { { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1632222867896 "|blink_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sda_in blink_top.v(10) " "Verilog HDL or VHDL warning at blink_top.v(10): object \"sda_in\" assigned a value but never read" {  } { { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632222867896 "|blink_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_in blink_top.v(10) " "Verilog HDL or VHDL warning at blink_top.v(10): object \"scl_in\" assigned a value but never read" {  } { { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632222867896 "|blink_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sda_oe 0 blink_top.v(10) " "Net \"sda_oe\" at blink_top.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632222867896 "|blink_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scl_oe 0 blink_top.v(10) " "Net \"scl_oe\" at blink_top.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632222867896 "|blink_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink test_blink:tt " "Elaborating entity \"test_blink\" for hierarchy \"test_blink:tt\"" {  } { { "blink_top.v" "tt" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222867912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_LEDs test_blink:tt\|test_blink_LEDs:leds " "Elaborating entity \"test_blink_LEDs\" for hierarchy \"test_blink:tt\|test_blink_LEDs:leds\"" {  } { { "test_blink/synthesis/test_blink.v" "leds" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222867912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_jtag_uart_0 test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"test_blink_jtag_uart_0\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\"" {  } { { "test_blink/synthesis/test_blink.v" "jtag_uart_0" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222867928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_jtag_uart_0_scfifo_w test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w " "Elaborating entity \"test_blink_jtag_uart_0_scfifo_w\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\"" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "the_test_blink_jtag_uart_0_scfifo_w" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222867937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "wfifo" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868218 ""}  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632222868218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222868265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222868265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222868281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222868281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Documents/NIOS/template_blink/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222868296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222868296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/Documents/NIOS/template_blink/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222868343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222868343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Documents/NIOS/template_blink/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222868390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222868390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/Documents/NIOS/template_blink/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222868437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222868437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_w:the_test_blink_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/Documents/NIOS/template_blink/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_jtag_uart_0_scfifo_r test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_r:the_test_blink_jtag_uart_0_scfifo_r " "Elaborating entity \"test_blink_jtag_uart_0_scfifo_r\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|test_blink_jtag_uart_0_scfifo_r:the_test_blink_jtag_uart_0_scfifo_r\"" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "the_test_blink_jtag_uart_0_scfifo_r" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "test_blink_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222868671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222868671 ""}  } { { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632222868671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"test_blink:tt\|test_blink_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:test_blink_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0 test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"test_blink_nios2_gen2_0\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\"" {  } { { "test_blink/synthesis/test_blink.v" "nios2_gen2_0" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu " "Elaborating entity \"test_blink_nios2_gen2_0_cpu\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0.v" "cpu" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_test_bench test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_test_bench:the_test_blink_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_test_bench\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_test_bench:the_test_blink_nios2_gen2_0_cpu_test_bench\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_test_bench" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_register_bank_a_module test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "test_blink_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869725 ""}  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632222869725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222869772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222869772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_a_module:test_blink_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_register_bank_b_module test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_b_module:test_blink_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_register_bank_b_module:test_blink_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "test_blink_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_debug test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_debug:the_test_blink_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_debug:the_test_blink_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_debug:the_test_blink_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_debug:the_test_blink_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_debug:the_test_blink_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_debug:the_test_blink_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_debug:the_test_blink_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_debug:the_test_blink_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222869850 ""}  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632222869850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_break test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_break:the_test_blink_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_break:the_test_blink_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_xbrk test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_xbrk:the_test_blink_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_xbrk:the_test_blink_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_dbrk test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_dbrk:the_test_blink_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_dbrk:the_test_blink_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_itrace test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_itrace:the_test_blink_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_itrace:the_test_blink_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace:the_test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace:the_test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_td_mode test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace:the_test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace\|test_blink_nios2_gen2_0_cpu_nios2_oci_td_mode:test_blink_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace:the_test_blink_nios2_gen2_0_cpu_nios2_oci_dtrace\|test_blink_nios2_gen2_0_cpu_nios2_oci_td_mode:test_blink_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "test_blink_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_fifo test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo\|test_blink_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_test_blink_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo\|test_blink_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_test_blink_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo\|test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_pib test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_pib:the_test_blink_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_pib:the_test_blink_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_oci_im test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_im:the_test_blink_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_oci_im:the_test_blink_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_avalon_reg test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_avalon_reg:the_test_blink_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_avalon_reg:the_test_blink_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222869991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_nios2_ocimem test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "test_blink_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870053 ""}  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632222870053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222870100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222870100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_nios2_ocimem:the_test_blink_nios2_gen2_0_cpu_nios2_ocimem\|test_blink_nios2_gen2_0_cpu_ociram_sp_ram_module:test_blink_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_debug_slave_wrapper test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_debug_slave_tck test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|test_blink_nios2_gen2_0_cpu_debug_slave_tck:the_test_blink_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|test_blink_nios2_gen2_0_cpu_debug_slave_tck:the_test_blink_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_test_blink_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_nios2_gen2_0_cpu_debug_slave_sysclk test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|test_blink_nios2_gen2_0_cpu_debug_slave_sysclk:the_test_blink_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"test_blink_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|test_blink_nios2_gen2_0_cpu_debug_slave_sysclk:the_test_blink_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_test_blink_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" "test_blink_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870184 ""}  } { { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632222870184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870200 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"test_blink:tt\|test_blink_nios2_gen2_0:nios2_gen2_0\|test_blink_nios2_gen2_0_cpu:cpu\|test_blink_nios2_gen2_0_cpu_nios2_oci:the_test_blink_nios2_gen2_0_cpu_nios2_oci\|test_blink_nios2_gen2_0_cpu_debug_slave_wrapper:the_test_blink_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:test_blink_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_onchip_memory2_0 test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"test_blink_onchip_memory2_0\" for hierarchy \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\"" {  } { { "test_blink/synthesis/test_blink.v" "onchip_memory2_0" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test_blink_onchip_memory2_0.hex " "Parameter \"init_file\" = \"test_blink_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222870231 ""}  } { { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632222870231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_keh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_keh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_keh1 " "Found entity 1: altsyncram_keh1" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222870263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222870263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_keh1 test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated " "Elaborating entity \"altsyncram_keh1\" for hierarchy \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0 test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"test_blink_mm_interconnect_0\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\"" {  } { { "test_blink/synthesis/test_blink.v" "mm_interconnect_0" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "leds_s1_translator" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "test_blink/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_router test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router:router " "Elaborating entity \"test_blink_mm_interconnect_0_router\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router:router\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "router" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_router_default_decode test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router:router\|test_blink_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"test_blink_mm_interconnect_0_router_default_decode\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router:router\|test_blink_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_router_001 test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"test_blink_mm_interconnect_0_router_001\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_001:router_001\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "router_001" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_router_001_default_decode test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_001:router_001\|test_blink_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"test_blink_mm_interconnect_0_router_001_default_decode\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_001:router_001\|test_blink_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_router_002 test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"test_blink_mm_interconnect_0_router_002\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_002:router_002\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "router_002" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_router_002_default_decode test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_002:router_002\|test_blink_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"test_blink_mm_interconnect_0_router_002_default_decode\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_002:router_002\|test_blink_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_router_003 test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"test_blink_mm_interconnect_0_router_003\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_003:router_003\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "router_003" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_router_003_default_decode test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_003:router_003\|test_blink_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"test_blink_mm_interconnect_0_router_003_default_decode\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_router_003:router_003\|test_blink_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_cmd_demux test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"test_blink_mm_interconnect_0_cmd_demux\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "cmd_demux" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_cmd_demux_001 test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"test_blink_mm_interconnect_0_cmd_demux_001\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_cmd_mux test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"test_blink_mm_interconnect_0_cmd_mux\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "cmd_mux" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_cmd_mux_001 test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"test_blink_mm_interconnect_0_cmd_mux_001\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_rsp_demux test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"test_blink_mm_interconnect_0_rsp_demux\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "rsp_demux" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_rsp_mux test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"test_blink_mm_interconnect_0_rsp_mux\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "rsp_mux" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_rsp_mux_001 test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"test_blink_mm_interconnect_0_rsp_mux_001\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_avalon_st_adapter test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"test_blink_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0 test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"test_blink:tt\|test_blink_mm_interconnect_0:mm_interconnect_0\|test_blink_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|test_blink_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_blink_irq_mapper test_blink:tt\|test_blink_irq_mapper:irq_mapper " "Elaborating entity \"test_blink_irq_mapper\" for hierarchy \"test_blink:tt\|test_blink_irq_mapper:irq_mapper\"" {  } { { "test_blink/synthesis/test_blink.v" "irq_mapper" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller test_blink:tt\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"test_blink:tt\|altera_reset_controller:rst_controller\"" {  } { { "test_blink/synthesis/test_blink.v" "rst_controller" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer test_blink:tt\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"test_blink:tt\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "test_blink/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer test_blink:tt\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"test_blink:tt\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "test_blink/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222870817 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632222871507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.21.14:14:33 Progress: Loading sld840b66c5/alt_sld_fab_wrapper_hw.tcl " "2021.09.21.14:14:33 Progress: Loading sld840b66c5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222873728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222876104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222876203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222877562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222877771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222877959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222878154 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222878170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222878170 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632222878855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld840b66c5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld840b66c5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld840b66c5/alt_sld_fab.v" "" { Text "D:/Documents/NIOS/template_blink/db/ip/sld840b66c5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222879042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222879042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Documents/NIOS/template_blink/db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222879106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222879106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Documents/NIOS/template_blink/db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222879106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222879106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Documents/NIOS/template_blink/db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222879169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222879169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/NIOS/template_blink/db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222879231 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/NIOS/template_blink/db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222879231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222879231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Documents/NIOS/template_blink/db/ip/sld840b66c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222879278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222879278 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a0 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a22 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a23 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a24 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a25 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a26 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a2 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a1 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a4 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a3 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a15 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a14 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a5 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a11 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a13 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a16 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a12 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a20 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a21 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a6 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a19 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a18 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a17 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a10 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a9 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a8 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a7 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a27 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a28 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a29 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a30 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""} { "Info" "IBAL_BAL_RAM_SLICE" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a31 " "RAM block slice \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_onchip_memory2_0.v" 69 0 0 } } { "test_blink/synthesis/test_blink.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/test_blink.v" 121 0 0 } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 23 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1632222881272 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1632222881272 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1632222881272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222881303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"test_blink:tt\|test_blink_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5000 " "Parameter \"NUMWORDS_A\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test_blink_onchip_memory2_0.hex " "Parameter \"INIT_FILE\" = \"test_blink_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632222881303 ""}  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_keh1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632222881303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2e3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2e3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2e3 " "Found entity 1: altsyncram_r2e3" {  } { { "db/altsyncram_r2e3.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/altsyncram_r2e3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222881366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222881366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/decode_osa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222881634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222881634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "D:/Documents/NIOS/template_blink/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632222881696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222881696 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632222881999 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_jtag_uart_0.v" 398 -1 0 } } { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/test_blink_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "test_blink/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/NIOS/template_blink/test_blink/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1632222882093 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1632222882093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222882862 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632222883820 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1632222883929 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1632222883929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222884054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/NIOS/template_blink/output_files/test_blink.map.smsg " "Generated suppressed messages file D:/Documents/NIOS/template_blink/output_files/test_blink.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222884598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632222886604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632222886604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2098 " "Implemented 2098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632222886870 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632222886870 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1632222886870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1813 " "Implemented 1813 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632222886870 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1632222886870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632222886870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632222886901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 21 14:14:46 2021 " "Processing ended: Tue Sep 21 14:14:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632222886901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632222886901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632222886901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632222886901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1632222888985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632222888985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 21 14:14:47 2021 " "Processing started: Tue Sep 21 14:14:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632222888985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632222888985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_blink -c test_blink " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test_blink -c test_blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632222888985 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632222889785 ""}
{ "Info" "0" "" "Project  = test_blink" {  } {  } 0 0 "Project  = test_blink" 0 0 "Fitter" 0 0 1632222889786 ""}
{ "Info" "0" "" "Revision = test_blink" {  } {  } 0 0 "Revision = test_blink" 0 0 "Fitter" 0 0 1632222889786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1632222889877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1632222889877 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_blink EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"test_blink\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632222889900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632222889936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632222889936 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632222890121 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632222890134 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632222890458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632222890458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632222890458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632222890458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/NIOS/template_blink/" { { 0 { 0 ""} 0 8218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632222890473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/NIOS/template_blink/" { { 0 { 0 ""} 0 8220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632222890473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/NIOS/template_blink/" { { 0 { 0 ""} 0 8222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632222890473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/NIOS/template_blink/" { { 0 { 0 ""} 0 8224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632222890473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/NIOS/template_blink/" { { 0 { 0 ""} 0 8226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632222890473 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632222890473 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_85 IOPAD_X34_Y9_N7 " "Can't place multiple pins assigned to pin location Pin_85 (IOPAD_X34_Y9_N7)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "led\[0\] Pin_85 IOPAD_X34_Y9_N7 " "Pin led\[0\] is assigned to pin location Pin_85 (IOPAD_X34_Y9_N7)" {  } { { "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" { led[0] } } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/NIOS/template_blink/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632222890478 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "led\[1\] Pin_85 IOPAD_X34_Y9_N7 " "Pin led\[1\] is assigned to pin location Pin_85 (IOPAD_X34_Y9_N7)" {  } { { "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" { led[1] } } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/NIOS/template_blink/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632222890478 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "led\[2\] Pin_85 IOPAD_X34_Y9_N7 " "Pin led\[2\] is assigned to pin location Pin_85 (IOPAD_X34_Y9_N7)" {  } { { "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" { led[2] } } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/NIOS/template_blink/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632222890478 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "led\[3\] Pin_85 IOPAD_X34_Y9_N7 " "Pin led\[3\] is assigned to pin location Pin_85 (IOPAD_X34_Y9_N7)" {  } { { "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1.1/quartus/bin64/pin_planner.ppl" { led[3] } } } { "blink_top.v" "" { Text "D:/Documents/NIOS/template_blink/blink_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/NIOS/template_blink/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632222890478 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1632222890478 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632222890480 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1632222892185 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632222892544 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 21 14:14:52 2021 " "Processing ended: Tue Sep 21 14:14:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632222892544 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632222892544 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632222892544 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632222892544 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632222893168 ""}
