#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x154f2bd40 .scope module, "tb_matrix_multiplier" "tb_matrix_multiplier" 2 157;
 .timescale -9 -12;
P_0x154f2a1b0 .param/l "C_DATA_WIDTH" 0 2 166, +C4<00000000000000000000000000000000000000000000000000000000000010100>;
P_0x154f2a1f0 .param/l "DATA_WIDTH" 0 2 160, +C4<00000000000000000000000000001000>;
P_0x154f2a230 .param/l "M" 0 2 161, +C4<00000000000000000000000000001000>;
P_0x154f2a270 .param/l "N" 0 2 162, +C4<00000000000000000000000000001000>;
P_0x154f2a2b0 .param/l "P" 0 2 163, +C4<00000000000000000000000000001000>;
v0x154f4f340_0 .var "clk", 0 0;
v0x154f4f3d0_0 .net "done", 0 0, v0x154f4e820_0;  1 drivers
v0x154f4f460_0 .var/s "dut_val", 7 0;
v0x154f4f4f0_0 .var/i "error_count", 31 0;
v0x154f4f580 .array/s "expected_c", 63 0, 7 0;
v0x154f4f620_0 .var/i "i", 31 0;
v0x154f4f6d0_0 .var/i "j", 31 0;
v0x154f4f780_0 .var/i "k", 31 0;
v0x154f4f830_0 .var "matrix_a_packed", 511 0;
v0x154f4f960 .array/s "matrix_a_tb", 63 0, 7 0;
v0x154f4ffa0_0 .var "matrix_b_packed", 511 0;
v0x154f50060 .array/s "matrix_b_tb", 63 0, 7 0;
v0x154f506f0_0 .var/i "pack_i", 31 0;
v0x154f507a0_0 .net "result_c_tb", 511 0, v0x154f4ef40_0;  1 drivers
v0x154f50860_0 .var "rst", 0 0;
v0x154f50910_0 .var "start", 0 0;
v0x154f509c0_0 .var/s "temp_sum", 19 0;
v0x154f50b50_0 .var/s "val_a", 7 0;
v0x154f50bf0_0 .var/s "val_b", 7 0;
E_0x154f179d0 .event anyedge, v0x154f4e820_0;
v0x154f4f960_0 .array/port v0x154f4f960, 0;
v0x154f4f960_1 .array/port v0x154f4f960, 1;
v0x154f4f960_2 .array/port v0x154f4f960, 2;
v0x154f4f960_3 .array/port v0x154f4f960, 3;
E_0x154f17af0/0 .event anyedge, v0x154f4f960_0, v0x154f4f960_1, v0x154f4f960_2, v0x154f4f960_3;
v0x154f4f960_4 .array/port v0x154f4f960, 4;
v0x154f4f960_5 .array/port v0x154f4f960, 5;
v0x154f4f960_6 .array/port v0x154f4f960, 6;
v0x154f4f960_7 .array/port v0x154f4f960, 7;
E_0x154f17af0/1 .event anyedge, v0x154f4f960_4, v0x154f4f960_5, v0x154f4f960_6, v0x154f4f960_7;
v0x154f4f960_8 .array/port v0x154f4f960, 8;
v0x154f4f960_9 .array/port v0x154f4f960, 9;
v0x154f4f960_10 .array/port v0x154f4f960, 10;
v0x154f4f960_11 .array/port v0x154f4f960, 11;
E_0x154f17af0/2 .event anyedge, v0x154f4f960_8, v0x154f4f960_9, v0x154f4f960_10, v0x154f4f960_11;
v0x154f4f960_12 .array/port v0x154f4f960, 12;
v0x154f4f960_13 .array/port v0x154f4f960, 13;
v0x154f4f960_14 .array/port v0x154f4f960, 14;
v0x154f4f960_15 .array/port v0x154f4f960, 15;
E_0x154f17af0/3 .event anyedge, v0x154f4f960_12, v0x154f4f960_13, v0x154f4f960_14, v0x154f4f960_15;
v0x154f4f960_16 .array/port v0x154f4f960, 16;
v0x154f4f960_17 .array/port v0x154f4f960, 17;
v0x154f4f960_18 .array/port v0x154f4f960, 18;
v0x154f4f960_19 .array/port v0x154f4f960, 19;
E_0x154f17af0/4 .event anyedge, v0x154f4f960_16, v0x154f4f960_17, v0x154f4f960_18, v0x154f4f960_19;
v0x154f4f960_20 .array/port v0x154f4f960, 20;
v0x154f4f960_21 .array/port v0x154f4f960, 21;
v0x154f4f960_22 .array/port v0x154f4f960, 22;
v0x154f4f960_23 .array/port v0x154f4f960, 23;
E_0x154f17af0/5 .event anyedge, v0x154f4f960_20, v0x154f4f960_21, v0x154f4f960_22, v0x154f4f960_23;
v0x154f4f960_24 .array/port v0x154f4f960, 24;
v0x154f4f960_25 .array/port v0x154f4f960, 25;
v0x154f4f960_26 .array/port v0x154f4f960, 26;
v0x154f4f960_27 .array/port v0x154f4f960, 27;
E_0x154f17af0/6 .event anyedge, v0x154f4f960_24, v0x154f4f960_25, v0x154f4f960_26, v0x154f4f960_27;
v0x154f4f960_28 .array/port v0x154f4f960, 28;
v0x154f4f960_29 .array/port v0x154f4f960, 29;
v0x154f4f960_30 .array/port v0x154f4f960, 30;
v0x154f4f960_31 .array/port v0x154f4f960, 31;
E_0x154f17af0/7 .event anyedge, v0x154f4f960_28, v0x154f4f960_29, v0x154f4f960_30, v0x154f4f960_31;
v0x154f4f960_32 .array/port v0x154f4f960, 32;
v0x154f4f960_33 .array/port v0x154f4f960, 33;
v0x154f4f960_34 .array/port v0x154f4f960, 34;
v0x154f4f960_35 .array/port v0x154f4f960, 35;
E_0x154f17af0/8 .event anyedge, v0x154f4f960_32, v0x154f4f960_33, v0x154f4f960_34, v0x154f4f960_35;
v0x154f4f960_36 .array/port v0x154f4f960, 36;
v0x154f4f960_37 .array/port v0x154f4f960, 37;
v0x154f4f960_38 .array/port v0x154f4f960, 38;
v0x154f4f960_39 .array/port v0x154f4f960, 39;
E_0x154f17af0/9 .event anyedge, v0x154f4f960_36, v0x154f4f960_37, v0x154f4f960_38, v0x154f4f960_39;
v0x154f4f960_40 .array/port v0x154f4f960, 40;
v0x154f4f960_41 .array/port v0x154f4f960, 41;
v0x154f4f960_42 .array/port v0x154f4f960, 42;
v0x154f4f960_43 .array/port v0x154f4f960, 43;
E_0x154f17af0/10 .event anyedge, v0x154f4f960_40, v0x154f4f960_41, v0x154f4f960_42, v0x154f4f960_43;
v0x154f4f960_44 .array/port v0x154f4f960, 44;
v0x154f4f960_45 .array/port v0x154f4f960, 45;
v0x154f4f960_46 .array/port v0x154f4f960, 46;
v0x154f4f960_47 .array/port v0x154f4f960, 47;
E_0x154f17af0/11 .event anyedge, v0x154f4f960_44, v0x154f4f960_45, v0x154f4f960_46, v0x154f4f960_47;
v0x154f4f960_48 .array/port v0x154f4f960, 48;
v0x154f4f960_49 .array/port v0x154f4f960, 49;
v0x154f4f960_50 .array/port v0x154f4f960, 50;
v0x154f4f960_51 .array/port v0x154f4f960, 51;
E_0x154f17af0/12 .event anyedge, v0x154f4f960_48, v0x154f4f960_49, v0x154f4f960_50, v0x154f4f960_51;
v0x154f4f960_52 .array/port v0x154f4f960, 52;
v0x154f4f960_53 .array/port v0x154f4f960, 53;
v0x154f4f960_54 .array/port v0x154f4f960, 54;
v0x154f4f960_55 .array/port v0x154f4f960, 55;
E_0x154f17af0/13 .event anyedge, v0x154f4f960_52, v0x154f4f960_53, v0x154f4f960_54, v0x154f4f960_55;
v0x154f4f960_56 .array/port v0x154f4f960, 56;
v0x154f4f960_57 .array/port v0x154f4f960, 57;
v0x154f4f960_58 .array/port v0x154f4f960, 58;
v0x154f4f960_59 .array/port v0x154f4f960, 59;
E_0x154f17af0/14 .event anyedge, v0x154f4f960_56, v0x154f4f960_57, v0x154f4f960_58, v0x154f4f960_59;
v0x154f4f960_60 .array/port v0x154f4f960, 60;
v0x154f4f960_61 .array/port v0x154f4f960, 61;
v0x154f4f960_62 .array/port v0x154f4f960, 62;
v0x154f4f960_63 .array/port v0x154f4f960, 63;
E_0x154f17af0/15 .event anyedge, v0x154f4f960_60, v0x154f4f960_61, v0x154f4f960_62, v0x154f4f960_63;
v0x154f50060_0 .array/port v0x154f50060, 0;
v0x154f50060_1 .array/port v0x154f50060, 1;
v0x154f50060_2 .array/port v0x154f50060, 2;
v0x154f50060_3 .array/port v0x154f50060, 3;
E_0x154f17af0/16 .event anyedge, v0x154f50060_0, v0x154f50060_1, v0x154f50060_2, v0x154f50060_3;
v0x154f50060_4 .array/port v0x154f50060, 4;
v0x154f50060_5 .array/port v0x154f50060, 5;
v0x154f50060_6 .array/port v0x154f50060, 6;
v0x154f50060_7 .array/port v0x154f50060, 7;
E_0x154f17af0/17 .event anyedge, v0x154f50060_4, v0x154f50060_5, v0x154f50060_6, v0x154f50060_7;
v0x154f50060_8 .array/port v0x154f50060, 8;
v0x154f50060_9 .array/port v0x154f50060, 9;
v0x154f50060_10 .array/port v0x154f50060, 10;
v0x154f50060_11 .array/port v0x154f50060, 11;
E_0x154f17af0/18 .event anyedge, v0x154f50060_8, v0x154f50060_9, v0x154f50060_10, v0x154f50060_11;
v0x154f50060_12 .array/port v0x154f50060, 12;
v0x154f50060_13 .array/port v0x154f50060, 13;
v0x154f50060_14 .array/port v0x154f50060, 14;
v0x154f50060_15 .array/port v0x154f50060, 15;
E_0x154f17af0/19 .event anyedge, v0x154f50060_12, v0x154f50060_13, v0x154f50060_14, v0x154f50060_15;
v0x154f50060_16 .array/port v0x154f50060, 16;
v0x154f50060_17 .array/port v0x154f50060, 17;
v0x154f50060_18 .array/port v0x154f50060, 18;
v0x154f50060_19 .array/port v0x154f50060, 19;
E_0x154f17af0/20 .event anyedge, v0x154f50060_16, v0x154f50060_17, v0x154f50060_18, v0x154f50060_19;
v0x154f50060_20 .array/port v0x154f50060, 20;
v0x154f50060_21 .array/port v0x154f50060, 21;
v0x154f50060_22 .array/port v0x154f50060, 22;
v0x154f50060_23 .array/port v0x154f50060, 23;
E_0x154f17af0/21 .event anyedge, v0x154f50060_20, v0x154f50060_21, v0x154f50060_22, v0x154f50060_23;
v0x154f50060_24 .array/port v0x154f50060, 24;
v0x154f50060_25 .array/port v0x154f50060, 25;
v0x154f50060_26 .array/port v0x154f50060, 26;
v0x154f50060_27 .array/port v0x154f50060, 27;
E_0x154f17af0/22 .event anyedge, v0x154f50060_24, v0x154f50060_25, v0x154f50060_26, v0x154f50060_27;
v0x154f50060_28 .array/port v0x154f50060, 28;
v0x154f50060_29 .array/port v0x154f50060, 29;
v0x154f50060_30 .array/port v0x154f50060, 30;
v0x154f50060_31 .array/port v0x154f50060, 31;
E_0x154f17af0/23 .event anyedge, v0x154f50060_28, v0x154f50060_29, v0x154f50060_30, v0x154f50060_31;
v0x154f50060_32 .array/port v0x154f50060, 32;
v0x154f50060_33 .array/port v0x154f50060, 33;
v0x154f50060_34 .array/port v0x154f50060, 34;
v0x154f50060_35 .array/port v0x154f50060, 35;
E_0x154f17af0/24 .event anyedge, v0x154f50060_32, v0x154f50060_33, v0x154f50060_34, v0x154f50060_35;
v0x154f50060_36 .array/port v0x154f50060, 36;
v0x154f50060_37 .array/port v0x154f50060, 37;
v0x154f50060_38 .array/port v0x154f50060, 38;
v0x154f50060_39 .array/port v0x154f50060, 39;
E_0x154f17af0/25 .event anyedge, v0x154f50060_36, v0x154f50060_37, v0x154f50060_38, v0x154f50060_39;
v0x154f50060_40 .array/port v0x154f50060, 40;
v0x154f50060_41 .array/port v0x154f50060, 41;
v0x154f50060_42 .array/port v0x154f50060, 42;
v0x154f50060_43 .array/port v0x154f50060, 43;
E_0x154f17af0/26 .event anyedge, v0x154f50060_40, v0x154f50060_41, v0x154f50060_42, v0x154f50060_43;
v0x154f50060_44 .array/port v0x154f50060, 44;
v0x154f50060_45 .array/port v0x154f50060, 45;
v0x154f50060_46 .array/port v0x154f50060, 46;
v0x154f50060_47 .array/port v0x154f50060, 47;
E_0x154f17af0/27 .event anyedge, v0x154f50060_44, v0x154f50060_45, v0x154f50060_46, v0x154f50060_47;
v0x154f50060_48 .array/port v0x154f50060, 48;
v0x154f50060_49 .array/port v0x154f50060, 49;
v0x154f50060_50 .array/port v0x154f50060, 50;
v0x154f50060_51 .array/port v0x154f50060, 51;
E_0x154f17af0/28 .event anyedge, v0x154f50060_48, v0x154f50060_49, v0x154f50060_50, v0x154f50060_51;
v0x154f50060_52 .array/port v0x154f50060, 52;
v0x154f50060_53 .array/port v0x154f50060, 53;
v0x154f50060_54 .array/port v0x154f50060, 54;
v0x154f50060_55 .array/port v0x154f50060, 55;
E_0x154f17af0/29 .event anyedge, v0x154f50060_52, v0x154f50060_53, v0x154f50060_54, v0x154f50060_55;
v0x154f50060_56 .array/port v0x154f50060, 56;
v0x154f50060_57 .array/port v0x154f50060, 57;
v0x154f50060_58 .array/port v0x154f50060, 58;
v0x154f50060_59 .array/port v0x154f50060, 59;
E_0x154f17af0/30 .event anyedge, v0x154f50060_56, v0x154f50060_57, v0x154f50060_58, v0x154f50060_59;
v0x154f50060_60 .array/port v0x154f50060, 60;
v0x154f50060_61 .array/port v0x154f50060, 61;
v0x154f50060_62 .array/port v0x154f50060, 62;
v0x154f50060_63 .array/port v0x154f50060, 63;
E_0x154f17af0/31 .event anyedge, v0x154f50060_60, v0x154f50060_61, v0x154f50060_62, v0x154f50060_63;
E_0x154f17af0 .event/or E_0x154f17af0/0, E_0x154f17af0/1, E_0x154f17af0/2, E_0x154f17af0/3, E_0x154f17af0/4, E_0x154f17af0/5, E_0x154f17af0/6, E_0x154f17af0/7, E_0x154f17af0/8, E_0x154f17af0/9, E_0x154f17af0/10, E_0x154f17af0/11, E_0x154f17af0/12, E_0x154f17af0/13, E_0x154f17af0/14, E_0x154f17af0/15, E_0x154f17af0/16, E_0x154f17af0/17, E_0x154f17af0/18, E_0x154f17af0/19, E_0x154f17af0/20, E_0x154f17af0/21, E_0x154f17af0/22, E_0x154f17af0/23, E_0x154f17af0/24, E_0x154f17af0/25, E_0x154f17af0/26, E_0x154f17af0/27, E_0x154f17af0/28, E_0x154f17af0/29, E_0x154f17af0/30, E_0x154f17af0/31;
S_0x154f13da0 .scope module, "uut" "matrix_multiplier" 2 207, 2 3 0, S_0x154f2bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "matrix_a";
    .port_info 4 /INPUT 512 "matrix_b";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 512 "result_c";
P_0x154f05150 .param/l "C_DATA_WIDTH" 0 2 22, +C4<00000000000000000000000000000000000000000000000000000000000010100>;
P_0x154f05190 .param/l "DATA_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x154f051d0 .param/l "M" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x154f05210 .param/l "N" 0 2 10, +C4<00000000000000000000000000001000>;
P_0x154f05250 .param/l "P" 0 2 11, +C4<00000000000000000000000000001000>;
P_0x154f05290 .param/l "S_CALC" 0 2 27, C4<01>;
P_0x154f052d0 .param/l "S_DONE" 0 2 28, C4<10>;
P_0x154f05310 .param/l "S_IDLE" 0 2 26, C4<00>;
v0x154f2d980_0 .net *"_ivl_0", 31 0, L_0x154f50ca0;  1 drivers
L_0x1580680a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154f4ce40_0 .net *"_ivl_11", 28 0, L_0x1580680a0;  1 drivers
v0x154f4cef0_0 .net *"_ivl_12", 31 0, L_0x154f51040;  1 drivers
v0x154f4cfb0_0 .net *"_ivl_16", 31 0, L_0x154f512b0;  1 drivers
L_0x1580680e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154f4d060_0 .net *"_ivl_19", 28 0, L_0x1580680e8;  1 drivers
L_0x158068130 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x154f4d150_0 .net/2u *"_ivl_20", 31 0, L_0x158068130;  1 drivers
v0x154f4d200_0 .net *"_ivl_23", 31 0, L_0x154f513d0;  1 drivers
v0x154f4d2b0_0 .net *"_ivl_24", 31 0, L_0x154f51530;  1 drivers
L_0x158068178 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154f4d360_0 .net *"_ivl_27", 28 0, L_0x158068178;  1 drivers
v0x154f4d470_0 .net *"_ivl_28", 31 0, L_0x154f51630;  1 drivers
L_0x158068010 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154f4d520_0 .net *"_ivl_3", 28 0, L_0x158068010;  1 drivers
v0x154f4d5d0_0 .net *"_ivl_32", 31 0, L_0x154f51860;  1 drivers
L_0x1580681c0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154f4d680_0 .net *"_ivl_35", 28 0, L_0x1580681c0;  1 drivers
L_0x158068208 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x154f4d730_0 .net/2u *"_ivl_36", 31 0, L_0x158068208;  1 drivers
v0x154f4d7e0_0 .net *"_ivl_39", 31 0, L_0x154f519e0;  1 drivers
L_0x158068058 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x154f4d890_0 .net/2u *"_ivl_4", 31 0, L_0x158068058;  1 drivers
v0x154f4d940_0 .net *"_ivl_40", 31 0, L_0x154f51ac0;  1 drivers
L_0x158068250 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154f4dad0_0 .net *"_ivl_43", 28 0, L_0x158068250;  1 drivers
v0x154f4db60_0 .net *"_ivl_44", 31 0, L_0x154f51cd0;  1 drivers
v0x154f4dc10_0 .net *"_ivl_7", 31 0, L_0x154f50dc0;  1 drivers
v0x154f4dcc0_0 .net *"_ivl_8", 31 0, L_0x154f50f00;  1 drivers
v0x154f4dd70_0 .net "a_index", 5 0, L_0x154f511a0;  1 drivers
v0x154f4de20_0 .var/s "a_val", 7 0;
v0x154f4ded0_0 .net "b_index", 5 0, L_0x154f517c0;  1 drivers
v0x154f4df80_0 .var/s "b_val", 7 0;
v0x154f4e030 .array/s "c_array", 63 0, 7 0;
v0x154f4e6d0_0 .net "c_index", 5 0, L_0x154f51d70;  1 drivers
v0x154f4e780_0 .net "clk", 0 0, v0x154f4f340_0;  1 drivers
v0x154f4e820_0 .var "done", 0 0;
v0x154f4e8c0_0 .var "i", 2 0;
v0x154f4e970_0 .var/i "init_idx", 31 0;
v0x154f4ea20_0 .var "j", 2 0;
v0x154f4ead0_0 .var "k", 2 0;
v0x154f4d9f0_0 .net "matrix_a", 511 0, v0x154f4f830_0;  1 drivers
v0x154f4ed60_0 .net "matrix_b", 511 0, v0x154f4ffa0_0;  1 drivers
v0x154f4edf0_0 .var "next_state", 1 0;
v0x154f4ee90_0 .var/i "pack_idx", 31 0;
v0x154f4ef40_0 .var "result_c", 511 0;
v0x154f4eff0_0 .net "rst", 0 0, v0x154f50860_0;  1 drivers
v0x154f4f090_0 .net "start", 0 0, v0x154f50910_0;  1 drivers
v0x154f4f130_0 .var "state", 1 0;
v0x154f4f1e0_0 .var "sum", 19 0;
v0x154f4e030_0 .array/port v0x154f4e030, 0;
v0x154f4e030_1 .array/port v0x154f4e030, 1;
v0x154f4e030_2 .array/port v0x154f4e030, 2;
v0x154f4e030_3 .array/port v0x154f4e030, 3;
E_0x154f17fa0/0 .event anyedge, v0x154f4e030_0, v0x154f4e030_1, v0x154f4e030_2, v0x154f4e030_3;
v0x154f4e030_4 .array/port v0x154f4e030, 4;
v0x154f4e030_5 .array/port v0x154f4e030, 5;
v0x154f4e030_6 .array/port v0x154f4e030, 6;
v0x154f4e030_7 .array/port v0x154f4e030, 7;
E_0x154f17fa0/1 .event anyedge, v0x154f4e030_4, v0x154f4e030_5, v0x154f4e030_6, v0x154f4e030_7;
v0x154f4e030_8 .array/port v0x154f4e030, 8;
v0x154f4e030_9 .array/port v0x154f4e030, 9;
v0x154f4e030_10 .array/port v0x154f4e030, 10;
v0x154f4e030_11 .array/port v0x154f4e030, 11;
E_0x154f17fa0/2 .event anyedge, v0x154f4e030_8, v0x154f4e030_9, v0x154f4e030_10, v0x154f4e030_11;
v0x154f4e030_12 .array/port v0x154f4e030, 12;
v0x154f4e030_13 .array/port v0x154f4e030, 13;
v0x154f4e030_14 .array/port v0x154f4e030, 14;
v0x154f4e030_15 .array/port v0x154f4e030, 15;
E_0x154f17fa0/3 .event anyedge, v0x154f4e030_12, v0x154f4e030_13, v0x154f4e030_14, v0x154f4e030_15;
v0x154f4e030_16 .array/port v0x154f4e030, 16;
v0x154f4e030_17 .array/port v0x154f4e030, 17;
v0x154f4e030_18 .array/port v0x154f4e030, 18;
v0x154f4e030_19 .array/port v0x154f4e030, 19;
E_0x154f17fa0/4 .event anyedge, v0x154f4e030_16, v0x154f4e030_17, v0x154f4e030_18, v0x154f4e030_19;
v0x154f4e030_20 .array/port v0x154f4e030, 20;
v0x154f4e030_21 .array/port v0x154f4e030, 21;
v0x154f4e030_22 .array/port v0x154f4e030, 22;
v0x154f4e030_23 .array/port v0x154f4e030, 23;
E_0x154f17fa0/5 .event anyedge, v0x154f4e030_20, v0x154f4e030_21, v0x154f4e030_22, v0x154f4e030_23;
v0x154f4e030_24 .array/port v0x154f4e030, 24;
v0x154f4e030_25 .array/port v0x154f4e030, 25;
v0x154f4e030_26 .array/port v0x154f4e030, 26;
v0x154f4e030_27 .array/port v0x154f4e030, 27;
E_0x154f17fa0/6 .event anyedge, v0x154f4e030_24, v0x154f4e030_25, v0x154f4e030_26, v0x154f4e030_27;
v0x154f4e030_28 .array/port v0x154f4e030, 28;
v0x154f4e030_29 .array/port v0x154f4e030, 29;
v0x154f4e030_30 .array/port v0x154f4e030, 30;
v0x154f4e030_31 .array/port v0x154f4e030, 31;
E_0x154f17fa0/7 .event anyedge, v0x154f4e030_28, v0x154f4e030_29, v0x154f4e030_30, v0x154f4e030_31;
v0x154f4e030_32 .array/port v0x154f4e030, 32;
v0x154f4e030_33 .array/port v0x154f4e030, 33;
v0x154f4e030_34 .array/port v0x154f4e030, 34;
v0x154f4e030_35 .array/port v0x154f4e030, 35;
E_0x154f17fa0/8 .event anyedge, v0x154f4e030_32, v0x154f4e030_33, v0x154f4e030_34, v0x154f4e030_35;
v0x154f4e030_36 .array/port v0x154f4e030, 36;
v0x154f4e030_37 .array/port v0x154f4e030, 37;
v0x154f4e030_38 .array/port v0x154f4e030, 38;
v0x154f4e030_39 .array/port v0x154f4e030, 39;
E_0x154f17fa0/9 .event anyedge, v0x154f4e030_36, v0x154f4e030_37, v0x154f4e030_38, v0x154f4e030_39;
v0x154f4e030_40 .array/port v0x154f4e030, 40;
v0x154f4e030_41 .array/port v0x154f4e030, 41;
v0x154f4e030_42 .array/port v0x154f4e030, 42;
v0x154f4e030_43 .array/port v0x154f4e030, 43;
E_0x154f17fa0/10 .event anyedge, v0x154f4e030_40, v0x154f4e030_41, v0x154f4e030_42, v0x154f4e030_43;
v0x154f4e030_44 .array/port v0x154f4e030, 44;
v0x154f4e030_45 .array/port v0x154f4e030, 45;
v0x154f4e030_46 .array/port v0x154f4e030, 46;
v0x154f4e030_47 .array/port v0x154f4e030, 47;
E_0x154f17fa0/11 .event anyedge, v0x154f4e030_44, v0x154f4e030_45, v0x154f4e030_46, v0x154f4e030_47;
v0x154f4e030_48 .array/port v0x154f4e030, 48;
v0x154f4e030_49 .array/port v0x154f4e030, 49;
v0x154f4e030_50 .array/port v0x154f4e030, 50;
v0x154f4e030_51 .array/port v0x154f4e030, 51;
E_0x154f17fa0/12 .event anyedge, v0x154f4e030_48, v0x154f4e030_49, v0x154f4e030_50, v0x154f4e030_51;
v0x154f4e030_52 .array/port v0x154f4e030, 52;
v0x154f4e030_53 .array/port v0x154f4e030, 53;
v0x154f4e030_54 .array/port v0x154f4e030, 54;
v0x154f4e030_55 .array/port v0x154f4e030, 55;
E_0x154f17fa0/13 .event anyedge, v0x154f4e030_52, v0x154f4e030_53, v0x154f4e030_54, v0x154f4e030_55;
v0x154f4e030_56 .array/port v0x154f4e030, 56;
v0x154f4e030_57 .array/port v0x154f4e030, 57;
v0x154f4e030_58 .array/port v0x154f4e030, 58;
v0x154f4e030_59 .array/port v0x154f4e030, 59;
E_0x154f17fa0/14 .event anyedge, v0x154f4e030_56, v0x154f4e030_57, v0x154f4e030_58, v0x154f4e030_59;
v0x154f4e030_60 .array/port v0x154f4e030, 60;
v0x154f4e030_61 .array/port v0x154f4e030, 61;
v0x154f4e030_62 .array/port v0x154f4e030, 62;
v0x154f4e030_63 .array/port v0x154f4e030, 63;
E_0x154f17fa0/15 .event anyedge, v0x154f4e030_60, v0x154f4e030_61, v0x154f4e030_62, v0x154f4e030_63;
E_0x154f17fa0 .event/or E_0x154f17fa0/0, E_0x154f17fa0/1, E_0x154f17fa0/2, E_0x154f17fa0/3, E_0x154f17fa0/4, E_0x154f17fa0/5, E_0x154f17fa0/6, E_0x154f17fa0/7, E_0x154f17fa0/8, E_0x154f17fa0/9, E_0x154f17fa0/10, E_0x154f17fa0/11, E_0x154f17fa0/12, E_0x154f17fa0/13, E_0x154f17fa0/14, E_0x154f17fa0/15;
E_0x154f14950 .event posedge, v0x154f4eff0_0, v0x154f4e780_0;
E_0x154f14750/0 .event anyedge, v0x154f4f130_0, v0x154f4f090_0, v0x154f4e8c0_0, v0x154f4ea20_0;
E_0x154f14750/1 .event anyedge, v0x154f4ead0_0;
E_0x154f14750 .event/or E_0x154f14750/0, E_0x154f14750/1;
E_0x154f05fc0 .event anyedge, v0x154f4dd70_0, v0x154f4d9f0_0, v0x154f4ded0_0, v0x154f4ed60_0;
L_0x154f50ca0 .concat [ 3 29 0 0], v0x154f4e8c0_0, L_0x158068010;
L_0x154f50dc0 .arith/mult 32, L_0x154f50ca0, L_0x158068058;
L_0x154f50f00 .concat [ 3 29 0 0], v0x154f4ead0_0, L_0x1580680a0;
L_0x154f51040 .arith/sum 32, L_0x154f50dc0, L_0x154f50f00;
L_0x154f511a0 .part L_0x154f51040, 0, 6;
L_0x154f512b0 .concat [ 3 29 0 0], v0x154f4ead0_0, L_0x1580680e8;
L_0x154f513d0 .arith/mult 32, L_0x154f512b0, L_0x158068130;
L_0x154f51530 .concat [ 3 29 0 0], v0x154f4ea20_0, L_0x158068178;
L_0x154f51630 .arith/sum 32, L_0x154f513d0, L_0x154f51530;
L_0x154f517c0 .part L_0x154f51630, 0, 6;
L_0x154f51860 .concat [ 3 29 0 0], v0x154f4e8c0_0, L_0x1580681c0;
L_0x154f519e0 .arith/mult 32, L_0x154f51860, L_0x158068208;
L_0x154f51ac0 .concat [ 3 29 0 0], v0x154f4ea20_0, L_0x158068250;
L_0x154f51cd0 .arith/sum 32, L_0x154f519e0, L_0x154f51ac0;
L_0x154f51d70 .part L_0x154f51cd0, 0, 6;
    .scope S_0x154f13da0;
T_0 ;
    %wait E_0x154f05fc0;
    %load/vec4 v0x154f4d9f0_0;
    %load/vec4 v0x154f4dd70_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0x154f4de20_0, 0, 8;
    %load/vec4 v0x154f4ed60_0;
    %load/vec4 v0x154f4ded0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0x154f4df80_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x154f13da0;
T_1 ;
    %wait E_0x154f14950;
    %load/vec4 v0x154f4eff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x154f4f130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x154f4edf0_0;
    %assign/vec4 v0x154f4f130_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x154f13da0;
T_2 ;
    %wait E_0x154f14750;
    %load/vec4 v0x154f4f130_0;
    %store/vec4 v0x154f4edf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f4e820_0, 0, 1;
    %load/vec4 v0x154f4f130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x154f4f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154f4edf0_0, 0, 2;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x154f4e8c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.9, 4;
    %load/vec4 v0x154f4ea20_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v0x154f4ead0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x154f4edf0_0, 0, 2;
T_2.6 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154f4e820_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154f4edf0_0, 0, 2;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x154f13da0;
T_3 ;
    %wait E_0x154f14950;
    %load/vec4 v0x154f4eff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f4e8c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f4ea20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f4ead0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x154f4f1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4e970_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x154f4e970_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x154f4e970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154f4e030, 0, 4;
    %load/vec4 v0x154f4e970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4e970_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x154f4f130_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x154f4ead0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x154f4de20_0;
    %pad/s 20;
    %load/vec4 v0x154f4df80_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0x154f4f1e0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x154f4f1e0_0;
    %load/vec4 v0x154f4de20_0;
    %pad/u 20;
    %load/vec4 v0x154f4df80_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x154f4f1e0_0, 0;
T_3.7 ;
    %load/vec4 v0x154f4ead0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x154f4f1e0_0;
    %load/vec4 v0x154f4de20_0;
    %pad/u 20;
    %load/vec4 v0x154f4df80_0;
    %pad/u 20;
    %mul;
    %add;
    %pad/u 8;
    %load/vec4 v0x154f4e6d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154f4e030, 0, 4;
T_3.8 ;
    %load/vec4 v0x154f4ead0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0x154f4ead0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x154f4ead0_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f4ead0_0, 0;
    %load/vec4 v0x154f4ea20_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.12, 5;
    %load/vec4 v0x154f4ea20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x154f4ea20_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f4ea20_0, 0;
    %load/vec4 v0x154f4e8c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v0x154f4e8c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x154f4e8c0_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f4e8c0_0, 0;
T_3.15 ;
T_3.13 ;
T_3.11 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x154f4f130_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.18, 4;
    %load/vec4 v0x154f4f090_0;
    %and;
T_3.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f4e8c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f4ea20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f4ead0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x154f4f1e0_0, 0;
T_3.16 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x154f13da0;
T_4 ;
    %wait E_0x154f17fa0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4ee90_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x154f4ee90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0x154f4ee90_0;
    %load/vec4a v0x154f4e030, 4;
    %load/vec4 v0x154f4ee90_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x154f4ef40_0, 4, 8;
    %load/vec4 v0x154f4ee90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4ee90_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x154f2bd40;
T_5 ;
    %wait E_0x154f17af0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f506f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x154f506f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0x154f506f0_0;
    %load/vec4a v0x154f4f960, 4;
    %load/vec4 v0x154f506f0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x154f4f830_0, 4, 8;
    %load/vec4 v0x154f506f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f506f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f506f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x154f506f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.3, 5;
    %ix/getv/s 4, v0x154f506f0_0;
    %load/vec4a v0x154f50060, 4;
    %load/vec4 v0x154f506f0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x154f4ffa0_0, 4, 8;
    %load/vec4 v0x154f506f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f506f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x154f2bd40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f4f340_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x154f4f340_0;
    %inv;
    %store/vec4 v0x154f4f340_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x154f2bd40;
T_7 ;
    %vpi_call 2 225 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call 2 226 "$display", "Starting 8x8 Matrix Multiplication Testbench" {0 0 0};
    %vpi_call 2 227 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154f50860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f50910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4f620_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x154f4f620_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x154f4f620_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 8;
    %ix/getv/s 4, v0x154f4f620_0;
    %store/vec4a v0x154f4f960, 4, 0;
    %load/vec4 v0x154f4f620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4f620_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4f620_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x154f4f620_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x154f4f620_0;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 8;
    %ix/getv/s 4, v0x154f4f620_0;
    %store/vec4a v0x154f50060, 4, 0;
    %load/vec4 v0x154f4f620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4f620_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call 2 242 "$readmemh", "ram_a_init.txt", v0x154f4f960 {0 0 0};
    %vpi_call 2 243 "$readmemh", "ram_b_init.txt", v0x154f50060 {0 0 0};
    %vpi_call 2 244 "$display", "Time: %0t ns | Matrices A and B initialized.", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4f620_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x154f4f620_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4f6d0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x154f4f6d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.7, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x154f509c0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4f780_0, 0, 32;
T_7.8 ;
    %load/vec4 v0x154f4f780_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.9, 5;
    %load/vec4 v0x154f4f620_0;
    %muli 8, 0, 32;
    %load/vec4 v0x154f4f780_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154f4f960, 4;
    %store/vec4 v0x154f50b50_0, 0, 8;
    %load/vec4 v0x154f4f780_0;
    %muli 8, 0, 32;
    %load/vec4 v0x154f4f6d0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154f50060, 4;
    %store/vec4 v0x154f50bf0_0, 0, 8;
    %load/vec4 v0x154f509c0_0;
    %load/vec4 v0x154f50b50_0;
    %pad/s 20;
    %load/vec4 v0x154f50bf0_0;
    %pad/s 20;
    %mul;
    %add;
    %store/vec4 v0x154f509c0_0, 0, 20;
    %load/vec4 v0x154f4f780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4f780_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %load/vec4 v0x154f509c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x154f4f620_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x154f4f6d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x154f4f580, 4, 0;
    %load/vec4 v0x154f4f6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4f6d0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %load/vec4 v0x154f4f620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4f620_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %vpi_call 2 258 "$display", "Time: %0t ns | Golden model calculated the expected result.", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f50860_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154f50910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f50910_0, 0, 1;
    %vpi_call 2 267 "$display", "Time: %0t ns | Start pulse sent to DUT. Waiting for completion...", $time {0 0 0};
T_7.10 ;
    %load/vec4 v0x154f4f3d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.11, 6;
    %wait E_0x154f179d0;
    %jmp T_7.10;
T_7.11 ;
    %delay 1000, 0;
    %vpi_call 2 272 "$display", "Time: %0t ns | DUT finished. 'done' signal received.", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4f4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4f620_0, 0, 32;
T_7.12 ;
    %load/vec4 v0x154f4f620_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f4f6d0_0, 0, 32;
T_7.14 ;
    %load/vec4 v0x154f4f6d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0x154f507a0_0;
    %load/vec4 v0x154f4f620_0;
    %muli 8, 0, 32;
    %load/vec4 v0x154f4f6d0_0;
    %add;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x154f4f460_0, 0, 8;
    %load/vec4 v0x154f4f460_0;
    %load/vec4 v0x154f4f620_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x154f4f6d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154f4f580, 4;
    %cmp/ne;
    %jmp/0xz  T_7.16, 6;
    %vpi_call 2 280 "$display", "ERROR: Mismatch at C[%0d][%0d]!", v0x154f4f620_0, v0x154f4f6d0_0 {0 0 0};
    %load/vec4 v0x154f4f620_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x154f4f6d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154f4f580, 4;
    %load/vec4 v0x154f4f620_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x154f4f6d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154f4f580, 4;
    %vpi_call 2 281 "$display", "  --> Expected: %h (%d), DUT Result: %h (%d)", S<1,vec4,s8>, S<0,vec4,s8>, v0x154f4f460_0, v0x154f4f460_0 {2 0 0};
    %load/vec4 v0x154f4f4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4f4f0_0, 0, 32;
T_7.16 ;
    %load/vec4 v0x154f4f6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4f6d0_0, 0, 32;
    %jmp T_7.14;
T_7.15 ;
    %load/vec4 v0x154f4f620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154f4f620_0, 0, 32;
    %jmp T_7.12;
T_7.13 ;
    %load/vec4 v0x154f4f4f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %vpi_call 2 289 "$display", "\012SUCCESS: All %0d elements match the expected result!", 32'sb00000000000000000000000001000000 {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %vpi_call 2 291 "$display", "\012FAILURE: Found %0d mismatches.", v0x154f4f4f0_0 {0 0 0};
T_7.19 ;
    %vpi_call 2 294 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call 2 295 "$display", "Testbench finished." {0 0 0};
    %vpi_call 2 296 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call 2 297 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "matrix_multiplier.v";
