#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 11 10:27:00 2025
# Process ID: 24580
# Current directory: C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1
# Command line: vivado.exe -log top_FlagGame.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FlagGame.tcl -notrace
# Log file: C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1/top_FlagGame.vdi
# Journal file: C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_FlagGame.tcl -notrace
Command: link_design -top top_FlagGame -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1018.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.srcs/constrs_1/imports/HarmanSA_June_TeamPJ/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.srcs/constrs_1/imports/HarmanSA_June_TeamPJ/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.469 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.805 . Memory (MB): peak = 1018.469 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16884aa5e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.285 ; gain = 311.816

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 156849696

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1540.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 10 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d7f7af51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1540.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1296343e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1540.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1296343e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1540.492 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1296343e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1540.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1296343e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1540.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              10  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1540.492 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 27d5470ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1540.492 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 13 Total Ports: 80
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 25c2f7521

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1658.508 ; gain = 0.000
Ending Power Optimization Task | Checksum: 25c2f7521

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1658.508 ; gain = 118.016

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 206300054

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1658.508 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 206300054

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1658.508 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.508 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 206300054

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1658.508 ; gain = 640.039
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1/top_FlagGame_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FlagGame_drc_opted.rpt -pb top_FlagGame_drc_opted.pb -rpx top_FlagGame_drc_opted.rpx
Command: report_drc -file top_FlagGame_drc_opted.rpt -pb top_FlagGame_drc_opted.pb -rpx top_FlagGame_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1/top_FlagGame_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[10] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[6]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[11] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[7]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[4] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[0]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[5] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[1]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[6] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[2]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[7] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[3]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[8] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[4]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[9] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[5]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[10] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[6]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[4] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[0]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[5] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[1]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[6] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[2]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[7] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[3]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[8] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[4]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[9] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[5]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.508 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1676e11de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1658.508 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c43cb622

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.700 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dd908ac1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dd908ac1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1658.508 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: dd908ac1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1421301b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cebfb638

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 131 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 7, total 10, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 70 nets or cells. Created 10 new cells, deleted 60 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1658.508 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |             60  |                    70  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |             60  |                    70  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1685ee182

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1658.508 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1ed2e7977

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1658.508 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ed2e7977

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196ece734

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13c9545de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1245a66af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b97b852

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13552bec6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e3cbaf3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18bb87150

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1238d3373

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e50ae399

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1658.508 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e50ae399

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9487f352

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.920 | TNS=-5.817 |
Phase 1 Physical Synthesis Initialization | Checksum: bf4aacc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1234c4e95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1658.508 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 9487f352

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.233. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.508 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e2174568

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e2174568

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e2174568

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.508 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: e2174568

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1658.508 ; gain = 0.000

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.508 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12e70b27d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.508 ; gain = 0.000
Ending Placer Task | Checksum: 80d60631

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1/top_FlagGame_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FlagGame_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_FlagGame_utilization_placed.rpt -pb top_FlagGame_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FlagGame_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1658.508 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.508 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.246 | TNS=-4.329 |
Phase 1 Physical Synthesis Initialization | Checksum: 14d9475b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.246 | TNS=-4.329 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14d9475b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.246 | TNS=-4.329 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_Text_display/u_Text_score/u_font/data_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_game/u_FlagGame/S[1].  Re-placed instance u_game/u_FlagGame/game_score_reg[2]
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/S[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.233 | TNS=-4.290 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/S[0].  Did not re-place instance u_game/u_FlagGame/game_score_reg[1]
INFO: [Physopt 32-572] Net u_game/u_FlagGame/S[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_21
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_37_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_37
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_37_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_49_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_49
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_49_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0.  Re-placed instance u_Text_display/u_Text_score/u_font/data_reg_i_47
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.130 | TNS=-3.790 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_1.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_12
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_33
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-3.745 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_33
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_50_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_50
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_50_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_47
INFO: [Physopt 32-710] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_50_n_0. Critical path length was reduced through logic transformation on cell u_Text_display/u_Text_score/u_font/data_reg_i_50_comp.
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.058 | TNS=-3.702 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_47
INFO: [Physopt 32-710] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_49_n_0. Critical path length was reduced through logic transformation on cell u_Text_display/u_Text_score/u_font/data_reg_i_49_comp.
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.998 | TNS=-3.548 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_52_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_52
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_52_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_47
INFO: [Physopt 32-710] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_52_n_0. Critical path length was reduced through logic transformation on cell u_Text_display/u_Text_score/u_font/data_reg_i_52_comp.
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-3.526 |
INFO: [Physopt 32-663] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_53_n_0.  Re-placed instance u_Text_display/u_Text_score/u_font/data_reg_i_53
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.942 | TNS=-3.470 |
INFO: [Physopt 32-663] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0.  Re-placed instance u_Text_display/u_Text_score/u_font/data_reg_i_51
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.905 | TNS=-3.288 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_2.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_17
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-3.204 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_36_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_36
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_36_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_54_n_0.  Re-placed instance u_Text_display/u_Text_score/u_font/data_reg_i_54
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.845 | TNS=-3.202 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_54_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_54
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.833 | TNS=-3.168 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_53_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_53
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_47
INFO: [Physopt 32-710] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_53_n_0. Critical path length was reduced through logic transformation on cell u_Text_display/u_Text_score/u_font/data_reg_i_53_comp.
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.703 | TNS=-2.666 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_51
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_47
INFO: [Physopt 32-710] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0. Critical path length was reduced through logic transformation on cell u_Text_display/u_Text_score/u_font/data_reg_i_51_comp.
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.703 | TNS=-2.319 |
INFO: [Physopt 32-663] Processed net u_game/u_FlagGame/game_score_reg[11]_0[2].  Re-placed instance u_game/u_FlagGame/game_score_reg[10]
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[11]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.689 | TNS=-2.407 |
INFO: [Physopt 32-663] Processed net u_game/u_FlagGame/game_score_reg[11]_0[3].  Re-placed instance u_game/u_FlagGame/game_score_reg[11]
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[11]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.580 | TNS=-2.243 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[11]_0[2].  Did not re-place instance u_game/u_FlagGame/game_score_reg[10]
INFO: [Physopt 32-81] Processed net u_game/u_FlagGame/game_score_reg[11]_0[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[11]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.546 | TNS=-2.141 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_34
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__75_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[12]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.525 | TNS=-1.997 |
INFO: [Physopt 32-663] Processed net u_game/u_FlagGame/game_score_reg[13]_0[0].  Re-placed instance u_game/u_FlagGame/game_score_reg[12]
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[13]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.498 | TNS=-1.900 |
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[12]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry__0_i_8_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.496 | TNS=-1.894 |
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/hundreds0__50_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.467 | TNS=-1.807 |
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__1_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[9]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[8]_0[1].  Did not re-place instance u_game/u_FlagGame/hundreds0__1_carry__1_i_3
INFO: [Physopt 32-572] Net u_game/u_FlagGame/game_score_reg[8]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[8]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0.  Did not re-place instance u_game/u_FlagGame/hundreds0__1_carry__1_i_11
INFO: [Physopt 32-242] Processed net u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0. Rewired (signal push) u_game/u_FlagGame/S[0] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-1.804 |
INFO: [Physopt 32-663] Processed net u_game/u_FlagGame/game_score_reg[11]_0[0].  Re-placed instance u_game/u_FlagGame/game_score_reg[8]
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[11]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.462 | TNS=-1.792 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0].  Did not re-place instance u_game/u_FlagGame/game_score_reg[4]
INFO: [Physopt 32-81] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.458 | TNS=-1.780 |
INFO: [Physopt 32-663] Processed net u_game/u_FlagGame/h_counter_reg[6][0].  Re-placed instance u_game/u_FlagGame/data_reg_i_3
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/h_counter_reg[6][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.448 | TNS=-1.749 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_54_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_54
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0.  Re-placed instance u_Text_display/u_Text_score/u_font/data_reg_i_47
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-1.737 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_2.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_17
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.436 | TNS=-1.715 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/h_counter_reg[6][2].  Did not re-place instance u_game/u_FlagGame/data_reg_i_1
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/h_counter_reg[6][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_game/u_FlagGame/S[0].  Re-placed instance u_game/u_FlagGame/game_score_reg[1]
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/S[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.431 | TNS=-1.700 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[7]_0[1].  Did not re-place instance u_game/u_FlagGame/game_score_reg[5]
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[7]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_1.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_12
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_37_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_37
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.428 | TNS=-1.634 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[11]_0[3].  Did not re-place instance u_game/u_FlagGame/game_score_reg[11]
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[11]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[0].  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_23
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.419 | TNS=-1.449 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_2.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_17
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_36_n_0.  Re-placed instance u_Text_display/u_Text_score/u_font/data_reg_i_36
INFO: [Physopt 32-735] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.408 | TNS=-1.428 |
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_33
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_34
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__75_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[12]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry__0_i_8_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__1_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[13]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[6]_0[1].  Did not re-place instance u_game/u_FlagGame/hundreds0__1_carry__2_i_3
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[6]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/hundreds0__1_carry__2_i_10_n_0.  Did not re-place instance u_game/u_FlagGame/hundreds0__1_carry__2_i_10
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/hundreds0__1_carry__2_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/h_counter_reg[6][2].  Did not re-place instance u_game/u_FlagGame/data_reg_i_1
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/h_counter_reg[6][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.408 | TNS=-1.428 |
Phase 3 Critical Path Optimization | Checksum: 14d9475b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1658.508 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.408 | TNS=-1.428 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_Text_display/u_Text_score/u_font/data_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[7]_0[1].  Did not re-place instance u_game/u_FlagGame/game_score_reg[5]
INFO: [Physopt 32-81] Processed net u_game/u_FlagGame/game_score_reg[7]_0[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[7]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.405 | TNS=-1.419 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[11]_0[0].  Did not re-place instance u_game/u_FlagGame/game_score_reg[8]
INFO: [Physopt 32-81] Processed net u_game/u_FlagGame/game_score_reg[11]_0[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[11]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.403 | TNS=-1.413 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/S[1].  Did not re-place instance u_game/u_FlagGame/game_score_reg[2]
INFO: [Physopt 32-81] Processed net u_game/u_FlagGame/S[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/S[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.401 | TNS=-1.407 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0]_repN.  Did not re-place instance u_game/u_FlagGame/game_score_reg[4]_replica
INFO: [Physopt 32-81] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.384 | TNS=-1.356 |
INFO: [Physopt 32-81] Processed net u_game/u_FlagGame/game_score_reg[11]_0[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_game/u_FlagGame/game_score_reg[11]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-1.450 |
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0]_repN.  Did not re-place instance u_game/u_FlagGame/game_score_reg[4]_replica
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_1.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_12
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_33
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_34
INFO: [Physopt 32-572] Net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__75_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[12]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry__0_i_8_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__1_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[8]_0[2].  Did not re-place instance u_game/u_FlagGame/hundreds0__1_carry__1_i_2
INFO: [Physopt 32-572] Net u_game/u_FlagGame/game_score_reg[8]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[8]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0.  Did not re-place instance u_game/u_FlagGame/hundreds0__1_carry__1_i_10
INFO: [Physopt 32-134] Processed net u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/h_counter_reg[6][2].  Did not re-place instance u_game/u_FlagGame/data_reg_i_1
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/h_counter_reg[6][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0]_repN.  Did not re-place instance u_game/u_FlagGame/game_score_reg[4]_replica
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[7]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_1.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_12
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/game_score_reg[13]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_33
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0.  Did not re-place instance u_Text_display/u_Text_score/u_font/data_reg_i_34
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/u_font/data_reg_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__75_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[12]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry__0_i_8_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_Text_display/u_Text_score/hundreds0__1_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/game_score_reg[8]_0[2].  Did not re-place instance u_game/u_FlagGame/hundreds0__1_carry__1_i_2
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/game_score_reg[8]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0.  Did not re-place instance u_game/u_FlagGame/hundreds0__1_carry__1_i_10
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_game/u_FlagGame/h_counter_reg[6][2].  Did not re-place instance u_game/u_FlagGame/data_reg_i_1
INFO: [Physopt 32-702] Processed net u_game/u_FlagGame/h_counter_reg[6][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-1.450 |
Phase 4 Critical Path Optimization | Checksum: 14d9475b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1658.508 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.381 | TNS=-1.450 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.865  |          2.879  |           11  |              0  |                    35  |           0  |           2  |  00:00:05  |
|  Total          |          0.865  |          2.879  |           11  |              0  |                    35  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1658.508 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 22878f8a7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
339 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1658.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1/top_FlagGame_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b4abdd71 ConstDB: 0 ShapeSum: 7c229a50 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 181110f0e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.383 ; gain = 31.875
Post Restoration Checksum: NetGraph: baf395df NumContArr: c61d792f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 181110f0e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.383 ; gain = 31.875

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 181110f0e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.406 ; gain = 37.898

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 181110f0e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.406 ; gain = 37.898
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 244917d00

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1710.242 ; gain = 51.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.283 | TNS=-1.092 | WHS=-0.115 | THS=-6.575 |

Phase 2 Router Initialization | Checksum: 265fc825b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1711.434 ; gain = 52.926

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0024715 %
  Global Horizontal Routing Utilization  = 0.00663717 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1830
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1818
  Number of Partially Routed Nets     = 12
  Number of Node Overlaps             = 7


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 265fc825b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.695 ; gain = 56.188
Phase 3 Initial Routing | Checksum: 2ab121d93

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.640 | TNS=-5.524 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 141f47a97

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.457 | TNS=-4.814 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 199999aac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.357 | TNS=-4.238 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d00b42c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.435 | TNS=-4.347 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1381ade75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848
Phase 4 Rip-up And Reroute | Checksum: 1381ade75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 53eae7b0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.278 | TNS=-3.922 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 16fb72aea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16fb72aea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848
Phase 5 Delay and Skew Optimization | Checksum: 16fb72aea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f736d614

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.260 | TNS=-3.850 | WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f736d614

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848
Phase 6 Post Hold Fix | Checksum: 1f736d614

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.809934 %
  Global Horizontal Routing Utilization  = 0.967335 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 24028e2a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24028e2a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28dbcaaa0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.260 | TNS=-3.850 | WHS=0.075  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 28dbcaaa0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1717.355 ; gain = 58.848

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
359 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1717.355 ; gain = 58.848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1724.074 ; gain = 6.719
INFO: [Common 17-1381] The checkpoint 'C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1/top_FlagGame_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FlagGame_drc_routed.rpt -pb top_FlagGame_drc_routed.pb -rpx top_FlagGame_drc_routed.rpx
Command: report_drc -file top_FlagGame_drc_routed.rpt -pb top_FlagGame_drc_routed.pb -rpx top_FlagGame_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1/top_FlagGame_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FlagGame_methodology_drc_routed.rpt -pb top_FlagGame_methodology_drc_routed.pb -rpx top_FlagGame_methodology_drc_routed.rpx
Command: report_methodology -file top_FlagGame_methodology_drc_routed.rpt -pb top_FlagGame_methodology_drc_routed.pb -rpx top_FlagGame_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/harman/HarmanSA_June_TeamPJ/FlagGame/FlagGame.runs/impl_1/top_FlagGame_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FlagGame_power_routed.rpt -pb top_FlagGame_power_summary_routed.pb -rpx top_FlagGame_power_routed.rpx
Command: report_power -file top_FlagGame_power_routed.rpt -pb top_FlagGame_power_summary_routed.pb -rpx top_FlagGame_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
371 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FlagGame_route_status.rpt -pb top_FlagGame_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FlagGame_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FlagGame_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FlagGame_bus_skew_routed.rpt -pb top_FlagGame_bus_skew_routed.pb -rpx top_FlagGame_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_FlagGame.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[12]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/h_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1 has an input control pin u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[15] (net: u_OV7670_VGA_Display/U_Frame_Buffer/wAddr[13]) which is driven by a register (u_OV7670_VGA_Display/U_OV7670_MemController/v_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[10] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[6]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[11] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[7]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[4] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[0]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[5] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[1]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[6] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[2]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[7] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[3]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[8] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[4]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg has an input control pin u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/dout_reg/ADDRARDADDR[9] (net: u_OV7670_SCCB_core/U_SCCB_Controller/U_OV7670_config_rom/Q[5]) which is driven by a register (u_OV7670_SCCB_core/U_SCCB_Controller/rom_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[10] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[6]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[4] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[0]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[5] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[1]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[6] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[2]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[7] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[3]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[8] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[4]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_CNT_DISPLAY/u_font/data_reg has an input control pin u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[9] (net: u_Text_display/U_CNT_DISPLAY/u_font/Q[5]) which is driven by a register (u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_Text_display/U_FONT_ROM/data_cmd_reg has an input control pin u_Text_display/U_FONT_ROM/data_cmd_reg/ADDRARDADDR[13] (net: u_Text_display/U_FONT_ROM/ADDRARDADDR[9]) which is driven by a register (u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/h_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10820928 bits.
Writing bitstream ./top_FlagGame.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.297 ; gain = 445.023
INFO: [Common 17-206] Exiting Vivado at Wed Jun 11 10:28:24 2025...
