

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s'
================================================================
* Date:           Thu Jan 11 03:42:24 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.432 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_49 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read24" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_50 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read23" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_51 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read22" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_52 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read21" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_53 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read20" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_54 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read19" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_55 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_56 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read17" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_57 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read16" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_58 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_59 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_60 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_61 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_62 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_63 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_64 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_65 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_66 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_67 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_68 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_69 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_70 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_71 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_72 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read329 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i9 %p_read329"   --->   Operation 29 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i9 %p_read329"   --->   Operation 30 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read329, i4 0"   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i13 %shl_ln"   --->   Operation 32 'zext' 'zext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i13 %shl_ln"   --->   Operation 33 'zext' 'zext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read329, i5 0"   --->   Operation 34 'bitconcatenate' 'shl_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i14 %shl_ln1319_1"   --->   Operation 35 'zext' 'zext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read329, i2 0"   --->   Operation 36 'bitconcatenate' 'shl_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1319_5 = zext i11 %shl_ln1319_2"   --->   Operation 37 'zext' 'zext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1319_6 = zext i11 %shl_ln1319_2"   --->   Operation 38 'zext' 'zext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V = add i15 %zext_ln1319_4, i15 %zext_ln1319_6"   --->   Operation 39 'add' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.75ns)   --->   "%r_V_1 = sub i14 %zext_ln1319_5, i14 %zext_ln1319_3"   --->   Operation 40 'sub' 'r_V_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.75ns)   --->   "%r_V_2 = add i14 %zext_ln1319_3, i14 %zext_ln1319_5"   --->   Operation 41 'add' 'r_V_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.75ns)   --->   "%r_V_3 = sub i14 %zext_ln1319_3, i14 %zext_ln1319"   --->   Operation 42 'sub' 'r_V_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1319_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read329, i3 0"   --->   Operation 43 'bitconcatenate' 'shl_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i12 %shl_ln1319_3"   --->   Operation 44 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.74ns)   --->   "%r_V_4 = add i13 %zext_ln1319_7, i13 %zext_ln1319_1"   --->   Operation 45 'add' 'r_V_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.46ns)   --->   "%r_V_5 = mul i14 %zext_ln1319, i14 16371"   --->   Operation 46 'mul' 'r_V_5' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1319_8 = zext i9 %p_read_72"   --->   Operation 47 'zext' 'zext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1319_9 = zext i9 %p_read_72"   --->   Operation 48 'zext' 'zext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1319_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_72, i4 0"   --->   Operation 49 'bitconcatenate' 'shl_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1319_10 = zext i13 %shl_ln1319_4"   --->   Operation 50 'zext' 'zext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1319_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_72, i1 0"   --->   Operation 51 'bitconcatenate' 'shl_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1319_11 = zext i10 %shl_ln1319_5"   --->   Operation 52 'zext' 'zext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1319_12 = zext i10 %shl_ln1319_5"   --->   Operation 53 'zext' 'zext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.75ns)   --->   "%r_V_6 = sub i14 %zext_ln1319_12, i14 %zext_ln1319_10"   --->   Operation 54 'sub' 'r_V_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.75ns)   --->   "%sub_ln1319 = sub i14 0, i14 %zext_ln1319_10"   --->   Operation 55 'sub' 'sub_ln1319' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i14 %sub_ln1319"   --->   Operation 56 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.76ns)   --->   "%r_V_7 = sub i15 %sext_ln1319, i15 %zext_ln1319_11"   --->   Operation 57 'sub' 'r_V_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i15 %r_V_7"   --->   Operation 58 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln1319_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_72, i2 0"   --->   Operation 59 'bitconcatenate' 'shl_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1319_13 = zext i11 %shl_ln1319_6"   --->   Operation 60 'zext' 'zext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.75ns)   --->   "%r_V_8 = sub i14 %zext_ln1319_10, i14 %zext_ln1319_13"   --->   Operation 61 'sub' 'r_V_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.46ns)   --->   "%r_V_9 = mul i14 %zext_ln1319_9, i14 19"   --->   Operation 62 'mul' 'r_V_9' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.46ns)   --->   "%r_V_10 = mul i15 %zext_ln1319_8, i15 32749"   --->   Operation 63 'mul' 'r_V_10' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.46ns)   --->   "%r_V_11 = mul i14 %zext_ln1319_9, i14 16371"   --->   Operation 64 'mul' 'r_V_11' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.46ns)   --->   "%r_V_12 = mul i14 %zext_ln1319_9, i14 21"   --->   Operation 65 'mul' 'r_V_12' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.46ns)   --->   "%r_V_13 = mul i15 %zext_ln1319_8, i15 32743"   --->   Operation 66 'mul' 'r_V_13' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1319_14 = zext i9 %p_read_71"   --->   Operation 67 'zext' 'zext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1319_15 = zext i9 %p_read_71"   --->   Operation 68 'zext' 'zext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.46ns)   --->   "%r_V_14 = mul i15 %zext_ln1319_15, i15 38"   --->   Operation 69 'mul' 'r_V_14' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_71, i4 0"   --->   Operation 70 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1319_16 = zext i13 %tmp_2"   --->   Operation 71 'zext' 'zext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.75ns)   --->   "%r_V_15 = sub i14 %zext_ln1319_14, i14 %zext_ln1319_16"   --->   Operation 72 'sub' 'r_V_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1319_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_71, i5 0"   --->   Operation 73 'bitconcatenate' 'shl_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1319_17 = zext i14 %shl_ln1319_7"   --->   Operation 74 'zext' 'zext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln1319_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_71, i3 0"   --->   Operation 75 'bitconcatenate' 'shl_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1319_18 = zext i12 %shl_ln1319_8"   --->   Operation 76 'zext' 'zext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_16 = sub i15 %zext_ln1319_18, i15 %zext_ln1319_17"   --->   Operation 77 'sub' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.75ns)   --->   "%r_V_17 = add i14 %zext_ln1319_16, i14 %zext_ln1319_14"   --->   Operation 78 'add' 'r_V_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1319_19 = zext i9 %p_read_70"   --->   Operation 79 'zext' 'zext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1319_20 = zext i9 %p_read_70"   --->   Operation 80 'zext' 'zext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.46ns)   --->   "%r_V_18 = mul i15 %zext_ln1319_20, i15 32746"   --->   Operation 81 'mul' 'r_V_18' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_70, i2 0"   --->   Operation 82 'bitconcatenate' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1316 = zext i11 %r_V_19"   --->   Operation 83 'zext' 'zext_ln1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1319_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_70, i4 0"   --->   Operation 84 'bitconcatenate' 'shl_ln1319_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1319_21 = zext i13 %shl_ln1319_s"   --->   Operation 85 'zext' 'zext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.75ns)   --->   "%r_V_20 = add i14 %zext_ln1319_21, i14 %zext_ln1316"   --->   Operation 86 'add' 'r_V_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.46ns)   --->   "%r_V_21 = mul i14 %zext_ln1319_19, i14 26"   --->   Operation 87 'mul' 'r_V_21' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.75ns)   --->   "%sub_ln1319_4 = sub i14 0, i14 %zext_ln1319_21"   --->   Operation 88 'sub' 'sub_ln1319_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i14 %sub_ln1319_4"   --->   Operation 89 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.76ns)   --->   "%r_V_22 = sub i15 %sext_ln1319_1, i15 %zext_ln1319_20"   --->   Operation 90 'sub' 'r_V_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (1.46ns)   --->   "%r_V_23 = mul i15 %zext_ln1319_20, i15 32741"   --->   Operation 91 'mul' 'r_V_23' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1319_22 = zext i9 %p_read_69"   --->   Operation 92 'zext' 'zext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1319_23 = zext i9 %p_read_69"   --->   Operation 93 'zext' 'zext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1319_24 = zext i9 %p_read_69"   --->   Operation 94 'zext' 'zext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.46ns)   --->   "%r_V_24 = mul i13 %zext_ln1319_24, i13 11"   --->   Operation 95 'mul' 'r_V_24' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.46ns)   --->   "%r_V_25 = mul i15 %zext_ln1319_23, i15 32747"   --->   Operation 96 'mul' 'r_V_25' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1319_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_69, i5 0"   --->   Operation 97 'bitconcatenate' 'shl_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1319_25 = zext i14 %shl_ln1319_9"   --->   Operation 98 'zext' 'zext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1319_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_69, i1 0"   --->   Operation 99 'bitconcatenate' 'shl_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1319_26 = zext i10 %shl_ln1319_10"   --->   Operation 100 'zext' 'zext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.76ns)   --->   "%r_V_26 = sub i15 %zext_ln1319_26, i15 %zext_ln1319_25"   --->   Operation 101 'sub' 'r_V_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1316_1 = sext i15 %r_V_26"   --->   Operation 102 'sext' 'sext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln1319_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_69, i2 0"   --->   Operation 103 'bitconcatenate' 'shl_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1319_27 = zext i11 %shl_ln1319_11"   --->   Operation 104 'zext' 'zext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.76ns)   --->   "%r_V_27 = add i15 %zext_ln1319_25, i15 %zext_ln1319_27"   --->   Operation 105 'add' 'r_V_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.46ns)   --->   "%r_V_28 = mul i14 %zext_ln1319_22, i14 29"   --->   Operation 106 'mul' 'r_V_28' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1319_28 = zext i9 %p_read_68"   --->   Operation 107 'zext' 'zext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1319_29 = zext i9 %p_read_68"   --->   Operation 108 'zext' 'zext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.46ns)   --->   "%r_V_29 = mul i14 %zext_ln1319_29, i14 29"   --->   Operation 109 'mul' 'r_V_29' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (1.46ns)   --->   "%r_V_30 = mul i14 %zext_ln1319_29, i14 27"   --->   Operation 110 'mul' 'r_V_30' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln1319_12 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_68, i5 0"   --->   Operation 111 'bitconcatenate' 'shl_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1319_30 = zext i14 %shl_ln1319_12"   --->   Operation 112 'zext' 'zext_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1319_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_68, i2 0"   --->   Operation 113 'bitconcatenate' 'shl_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1319_31 = zext i11 %shl_ln1319_13"   --->   Operation 114 'zext' 'zext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.76ns)   --->   "%r_V_31 = sub i15 %zext_ln1319_31, i15 %zext_ln1319_30"   --->   Operation 115 'sub' 'r_V_31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.46ns)   --->   "%r_V_32 = mul i15 %zext_ln1319_28, i15 32749"   --->   Operation 116 'mul' 'r_V_32' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1319_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_68, i4 0"   --->   Operation 117 'bitconcatenate' 'shl_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1319_32 = zext i13 %shl_ln1319_14"   --->   Operation 118 'zext' 'zext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.75ns)   --->   "%r_V_33 = sub i14 0, i14 %zext_ln1319_32"   --->   Operation 119 'sub' 'r_V_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.46ns)   --->   "%r_V_34 = mul i15 %zext_ln1319_28, i15 32745"   --->   Operation 120 'mul' 'r_V_34' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.75ns)   --->   "%r_V_35 = sub i14 %zext_ln1319_29, i14 %zext_ln1319_32"   --->   Operation 121 'sub' 'r_V_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.76ns)   --->   "%sub_ln1319_9 = sub i15 0, i15 %zext_ln1319_30"   --->   Operation 122 'sub' 'sub_ln1319_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i15 %sub_ln1319_9"   --->   Operation 123 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1319_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_68, i3 0"   --->   Operation 124 'bitconcatenate' 'shl_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1319_33 = zext i12 %shl_ln1319_15"   --->   Operation 125 'zext' 'zext_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.77ns)   --->   "%r_V_36 = sub i16 %sext_ln1319_2, i16 %zext_ln1319_33"   --->   Operation 126 'sub' 'r_V_36' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (1.46ns)   --->   "%r_V_37 = mul i15 %zext_ln1319_28, i15 32747"   --->   Operation 127 'mul' 'r_V_37' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1319_34 = zext i9 %p_read_67"   --->   Operation 128 'zext' 'zext_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1319_35 = zext i9 %p_read_67"   --->   Operation 129 'zext' 'zext_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.46ns)   --->   "%r_V_38 = mul i15 %zext_ln1319_35, i15 32746"   --->   Operation 130 'mul' 'r_V_38' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (1.46ns)   --->   "%r_V_39 = mul i16 %zext_ln1319_34, i16 65481"   --->   Operation 131 'mul' 'r_V_39' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1319_36 = zext i9 %p_read_66"   --->   Operation 132 'zext' 'zext_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1319_37 = zext i9 %p_read_66"   --->   Operation 133 'zext' 'zext_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1319_38 = zext i9 %p_read_66"   --->   Operation 134 'zext' 'zext_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.46ns)   --->   "%r_V_40 = mul i15 %zext_ln1319_38, i15 43"   --->   Operation 135 'mul' 'r_V_40' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (1.46ns)   --->   "%r_V_41 = mul i13 %zext_ln1319_37, i13 13"   --->   Operation 136 'mul' 'r_V_41' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1319_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_66, i4 0"   --->   Operation 137 'bitconcatenate' 'shl_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1319_39 = zext i13 %shl_ln1319_16"   --->   Operation 138 'zext' 'zext_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln1319_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_66, i1 0"   --->   Operation 139 'bitconcatenate' 'shl_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1319_40 = zext i10 %shl_ln1319_17"   --->   Operation 140 'zext' 'zext_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1319_41 = zext i10 %shl_ln1319_17"   --->   Operation 141 'zext' 'zext_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.75ns)   --->   "%r_V_42 = sub i14 %zext_ln1319_39, i14 %zext_ln1319_41"   --->   Operation 142 'sub' 'r_V_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1319_18 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_66, i5 0"   --->   Operation 143 'bitconcatenate' 'shl_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1319_42 = zext i14 %shl_ln1319_18"   --->   Operation 144 'zext' 'zext_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.76ns)   --->   "%r_V_43 = sub i15 %zext_ln1319_42, i15 %zext_ln1319_40"   --->   Operation 145 'sub' 'r_V_43' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.75ns)   --->   "%r_V_44 = sub i14 %zext_ln1319_36, i14 %zext_ln1319_39"   --->   Operation 146 'sub' 'r_V_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (1.46ns)   --->   "%r_V_45 = mul i14 %zext_ln1319_36, i14 19"   --->   Operation 147 'mul' 'r_V_45' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1319_43 = zext i9 %p_read_65"   --->   Operation 148 'zext' 'zext_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1319_44 = zext i9 %p_read_65"   --->   Operation 149 'zext' 'zext_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1319_45 = zext i9 %p_read_65"   --->   Operation 150 'zext' 'zext_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1319_46 = zext i9 %p_read_65"   --->   Operation 151 'zext' 'zext_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.46ns)   --->   "%r_V_46 = mul i16 %zext_ln1319_46, i16 65495"   --->   Operation 152 'mul' 'r_V_46' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (1.46ns)   --->   "%r_V_47 = mul i14 %zext_ln1319_45, i14 23"   --->   Operation 153 'mul' 'r_V_47' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (1.46ns)   --->   "%r_V_48 = mul i15 %zext_ln1319_44, i15 32746"   --->   Operation 154 'mul' 'r_V_48' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (1.46ns)   --->   "%r_V_49 = mul i13 %zext_ln1319_43, i13 13"   --->   Operation 155 'mul' 'r_V_49' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%r_V_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_65, i4 0"   --->   Operation 156 'bitconcatenate' 'r_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1319_47 = zext i13 %r_V_52"   --->   Operation 157 'zext' 'zext_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.75ns)   --->   "%sub_ln1319_13 = sub i14 0, i14 %zext_ln1319_47"   --->   Operation 158 'sub' 'sub_ln1319_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i14 %sub_ln1319_13"   --->   Operation 159 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln1319_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_65, i2 0"   --->   Operation 160 'bitconcatenate' 'shl_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1319_48 = zext i11 %shl_ln1319_19"   --->   Operation 161 'zext' 'zext_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1319_49 = zext i11 %shl_ln1319_19"   --->   Operation 162 'zext' 'zext_ln1319_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.76ns)   --->   "%r_V_50 = sub i15 %sext_ln1319_3, i15 %zext_ln1319_49"   --->   Operation 163 'sub' 'r_V_50' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1316_2 = sext i15 %r_V_50"   --->   Operation 164 'sext' 'sext_ln1316_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.75ns)   --->   "%r_V_51 = sub i14 %zext_ln1319_45, i14 %zext_ln1319_47"   --->   Operation 165 'sub' 'r_V_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.75ns)   --->   "%r_V_53 = sub i14 %zext_ln1319_47, i14 %zext_ln1319_48"   --->   Operation 166 'sub' 'r_V_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln1319_20 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_64, i5 0"   --->   Operation 167 'bitconcatenate' 'shl_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1319_50 = zext i14 %shl_ln1319_20"   --->   Operation 168 'zext' 'zext_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1319_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_64, i1 0"   --->   Operation 169 'bitconcatenate' 'shl_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1319_51 = zext i10 %shl_ln1319_21"   --->   Operation 170 'zext' 'zext_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.76ns)   --->   "%r_V_54 = add i15 %zext_ln1319_50, i15 %zext_ln1319_51"   --->   Operation 171 'add' 'r_V_54' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln1319_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_64, i4 0"   --->   Operation 172 'bitconcatenate' 'shl_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1319_52 = zext i13 %shl_ln1319_22"   --->   Operation 173 'zext' 'zext_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.75ns)   --->   "%r_V_55 = sub i14 0, i14 %zext_ln1319_52"   --->   Operation 174 'sub' 'r_V_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1319_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_64, i2 0"   --->   Operation 175 'bitconcatenate' 'shl_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1319_53 = zext i11 %shl_ln1319_23"   --->   Operation 176 'zext' 'zext_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.75ns)   --->   "%r_V_56 = sub i14 %zext_ln1319_53, i14 %zext_ln1319_52"   --->   Operation 177 'sub' 'r_V_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1319_54 = zext i9 %p_read_63"   --->   Operation 178 'zext' 'zext_ln1319_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1319_55 = zext i9 %p_read_63"   --->   Operation 179 'zext' 'zext_ln1319_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln1319_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_63, i5 0"   --->   Operation 180 'bitconcatenate' 'shl_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1319_56 = zext i14 %shl_ln1319_24"   --->   Operation 181 'zext' 'zext_ln1319_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1319_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_63, i1 0"   --->   Operation 182 'bitconcatenate' 'shl_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1319_57 = zext i10 %shl_ln1319_25"   --->   Operation 183 'zext' 'zext_ln1319_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1319_58 = zext i10 %shl_ln1319_25"   --->   Operation 184 'zext' 'zext_ln1319_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.76ns)   --->   "%r_V_57 = sub i15 %zext_ln1319_56, i15 %zext_ln1319_58"   --->   Operation 185 'sub' 'r_V_57' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln1319_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_63, i4 0"   --->   Operation 186 'bitconcatenate' 'shl_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1319_59 = zext i13 %shl_ln1319_26"   --->   Operation 187 'zext' 'zext_ln1319_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.75ns)   --->   "%r_V_58 = sub i14 %zext_ln1319_57, i14 %zext_ln1319_59"   --->   Operation 188 'sub' 'r_V_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1319_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_63, i3 0"   --->   Operation 189 'bitconcatenate' 'shl_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1319_60 = zext i12 %shl_ln1319_27"   --->   Operation 190 'zext' 'zext_ln1319_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.76ns)   --->   "%r_V_59 = sub i15 %zext_ln1319_56, i15 %zext_ln1319_60"   --->   Operation 191 'sub' 'r_V_59' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.75ns)   --->   "%sub_ln1319_21 = sub i14 0, i14 %zext_ln1319_59"   --->   Operation 192 'sub' 'sub_ln1319_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i14 %sub_ln1319_21"   --->   Operation 193 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.76ns)   --->   "%r_V_60 = sub i15 %sext_ln1319_4, i15 %zext_ln1319_54"   --->   Operation 194 'sub' 'r_V_60' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (1.46ns)   --->   "%r_V_61 = mul i15 %zext_ln1319_54, i15 32749"   --->   Operation 195 'mul' 'r_V_61' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.75ns)   --->   "%r_V_62 = add i14 %zext_ln1319_59, i14 %zext_ln1319_55"   --->   Operation 196 'add' 'r_V_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.76ns)   --->   "%sub_ln1319_23 = sub i15 0, i15 %zext_ln1319_56"   --->   Operation 197 'sub' 'sub_ln1319_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i15 %sub_ln1319_23"   --->   Operation 198 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1319_28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_63, i2 0"   --->   Operation 199 'bitconcatenate' 'shl_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1319_61 = zext i11 %shl_ln1319_28"   --->   Operation 200 'zext' 'zext_ln1319_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1319_62 = zext i11 %shl_ln1319_28"   --->   Operation 201 'zext' 'zext_ln1319_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_63 = sub i16 %sext_ln1319_5, i16 %zext_ln1319_62"   --->   Operation 202 'sub' 'r_V_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 203 [1/1] (0.75ns)   --->   "%r_V_64 = add i14 %zext_ln1319_59, i14 %zext_ln1319_57"   --->   Operation 203 'add' 'r_V_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (1.46ns)   --->   "%r_V_65 = mul i14 %zext_ln1319_55, i14 25"   --->   Operation 204 'mul' 'r_V_65' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.76ns)   --->   "%r_V_66 = sub i15 %zext_ln1319_56, i15 %zext_ln1319_61"   --->   Operation 205 'sub' 'r_V_66' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1319_63 = zext i9 %p_read_62"   --->   Operation 206 'zext' 'zext_ln1319_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln1319_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_62, i4 0"   --->   Operation 207 'bitconcatenate' 'shl_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1319_64 = zext i13 %shl_ln1319_29"   --->   Operation 208 'zext' 'zext_ln1319_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1319_65 = zext i13 %shl_ln1319_29"   --->   Operation 209 'zext' 'zext_ln1319_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln1319_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_62, i1 0"   --->   Operation 210 'bitconcatenate' 'shl_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1319_66 = zext i10 %shl_ln1319_30"   --->   Operation 211 'zext' 'zext_ln1319_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.75ns)   --->   "%r_V_67 = sub i14 %zext_ln1319_65, i14 %zext_ln1319_66"   --->   Operation 212 'sub' 'r_V_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln1319_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_62, i5 0"   --->   Operation 213 'bitconcatenate' 'shl_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1319_67 = zext i14 %shl_ln1319_31"   --->   Operation 214 'zext' 'zext_ln1319_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1319_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_62, i3 0"   --->   Operation 215 'bitconcatenate' 'shl_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1319_68 = zext i12 %shl_ln1319_32"   --->   Operation 216 'zext' 'zext_ln1319_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_68 = add i15 %zext_ln1319_67, i15 %zext_ln1319_68"   --->   Operation 217 'add' 'r_V_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 218 [1/1] (1.46ns)   --->   "%r_V_69 = mul i13 %zext_ln1319_63, i13 13"   --->   Operation 218 'mul' 'r_V_69' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln1319_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read_62, i6 0"   --->   Operation 219 'bitconcatenate' 'shl_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1319_69 = zext i15 %shl_ln1319_33"   --->   Operation 220 'zext' 'zext_ln1319_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.77ns)   --->   "%r_V_70 = sub i16 %zext_ln1319_69, i16 %zext_ln1319_64"   --->   Operation 221 'sub' 'r_V_70' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1319_70 = zext i9 %p_read_61"   --->   Operation 222 'zext' 'zext_ln1319_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1319_71 = zext i9 %p_read_61"   --->   Operation 223 'zext' 'zext_ln1319_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1319_72 = zext i9 %p_read_61"   --->   Operation 224 'zext' 'zext_ln1319_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln1319_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_61, i4 0"   --->   Operation 225 'bitconcatenate' 'shl_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1319_73 = zext i13 %shl_ln1319_34"   --->   Operation 226 'zext' 'zext_ln1319_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln1319_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_61, i2 0"   --->   Operation 227 'bitconcatenate' 'shl_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1319_74 = zext i11 %shl_ln1319_35"   --->   Operation 228 'zext' 'zext_ln1319_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.75ns)   --->   "%r_V_71 = sub i14 %zext_ln1319_73, i14 %zext_ln1319_74"   --->   Operation 229 'sub' 'r_V_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.75ns)   --->   "%r_V_72 = sub i14 %zext_ln1319_71, i14 %zext_ln1319_73"   --->   Operation 230 'sub' 'r_V_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.75ns)   --->   "%r_V_73 = add i14 %zext_ln1319_73, i14 %zext_ln1319_71"   --->   Operation 231 'add' 'r_V_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (1.46ns)   --->   "%r_V_74 = mul i13 %zext_ln1319_72, i13 11"   --->   Operation 232 'mul' 'r_V_74' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (1.46ns)   --->   "%r_V_75 = mul i15 %zext_ln1319_70, i15 32747"   --->   Operation 233 'mul' 'r_V_75' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (1.46ns)   --->   "%r_V_76 = mul i14 %zext_ln1319_71, i14 21"   --->   Operation 234 'mul' 'r_V_76' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%r_V_77 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_60, i4 0"   --->   Operation 235 'bitconcatenate' 'r_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1316_1 = zext i13 %r_V_77"   --->   Operation 236 'zext' 'zext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln1319_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_60, i1 0"   --->   Operation 237 'bitconcatenate' 'shl_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1319_75 = zext i10 %shl_ln1319_36"   --->   Operation 238 'zext' 'zext_ln1319_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1319_76 = zext i10 %shl_ln1319_36"   --->   Operation 239 'zext' 'zext_ln1319_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.75ns)   --->   "%r_V_78 = sub i14 %zext_ln1319_76, i14 %zext_ln1316_1"   --->   Operation 240 'sub' 'r_V_78' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.75ns)   --->   "%sub_ln1319_30 = sub i14 0, i14 %zext_ln1316_1"   --->   Operation 241 'sub' 'sub_ln1319_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1319_6 = sext i14 %sub_ln1319_30"   --->   Operation 242 'sext' 'sext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.76ns)   --->   "%r_V_79 = sub i15 %sext_ln1319_6, i15 %zext_ln1319_75"   --->   Operation 243 'sub' 'r_V_79' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln1319_37 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_60, i2 0"   --->   Operation 244 'bitconcatenate' 'shl_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1319_77 = zext i11 %shl_ln1319_37"   --->   Operation 245 'zext' 'zext_ln1319_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.76ns)   --->   "%r_V_80 = sub i15 %sext_ln1319_6, i15 %zext_ln1319_77"   --->   Operation 246 'sub' 'r_V_80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1319_79 = zext i9 %p_read_59"   --->   Operation 247 'zext' 'zext_ln1319_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%r_V_82 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_59, i3 0"   --->   Operation 248 'bitconcatenate' 'r_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln1319_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_59, i4 0"   --->   Operation 249 'bitconcatenate' 'shl_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1319_80 = zext i13 %shl_ln1319_38"   --->   Operation 250 'zext' 'zext_ln1319_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.75ns)   --->   "%r_V_83 = add i14 %zext_ln1319_80, i14 %zext_ln1319_79"   --->   Operation 251 'add' 'r_V_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln1319_39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_59, i2 0"   --->   Operation 252 'bitconcatenate' 'shl_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1319_82 = zext i11 %shl_ln1319_39"   --->   Operation 253 'zext' 'zext_ln1319_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.75ns)   --->   "%r_V_84 = add i14 %zext_ln1319_80, i14 %zext_ln1319_82"   --->   Operation 254 'add' 'r_V_84' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.75ns)   --->   "%r_V_87 = sub i14 %zext_ln1319_79, i14 %zext_ln1319_80"   --->   Operation 255 'sub' 'r_V_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.75ns)   --->   "%r_V_88 = sub i14 %zext_ln1319_80, i14 %zext_ln1319_82"   --->   Operation 256 'sub' 'r_V_88' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1319_83 = zext i9 %p_read_58"   --->   Operation 257 'zext' 'zext_ln1319_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln1319_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_58, i3 0"   --->   Operation 258 'bitconcatenate' 'shl_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1319_84 = zext i12 %shl_ln1319_40"   --->   Operation 259 'zext' 'zext_ln1319_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.74ns)   --->   "%sub_ln1319_34 = sub i13 0, i13 %zext_ln1319_84"   --->   Operation 260 'sub' 'sub_ln1319_34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1319_7 = sext i13 %sub_ln1319_34"   --->   Operation 261 'sext' 'sext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1319_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_58, i1 0"   --->   Operation 262 'bitconcatenate' 'shl_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1319_85 = zext i10 %shl_ln1319_41"   --->   Operation 263 'zext' 'zext_ln1319_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1319_86 = zext i10 %shl_ln1319_41"   --->   Operation 264 'zext' 'zext_ln1319_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.75ns)   --->   "%r_V_89 = sub i14 %sext_ln1319_7, i14 %zext_ln1319_86"   --->   Operation 265 'sub' 'r_V_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1319_42 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_58, i5 0"   --->   Operation 266 'bitconcatenate' 'shl_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1319_87 = zext i14 %shl_ln1319_42"   --->   Operation 267 'zext' 'zext_ln1319_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.76ns)   --->   "%r_V_90 = add i15 %zext_ln1319_87, i15 %zext_ln1319_83"   --->   Operation 268 'add' 'r_V_90' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln1319_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_58, i4 0"   --->   Operation 269 'bitconcatenate' 'shl_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln1319_88 = zext i13 %shl_ln1319_43"   --->   Operation 270 'zext' 'zext_ln1319_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1319_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_58, i2 0"   --->   Operation 271 'bitconcatenate' 'shl_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1319_89 = zext i11 %shl_ln1319_44"   --->   Operation 272 'zext' 'zext_ln1319_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.75ns)   --->   "%r_V_91 = sub i14 %zext_ln1319_89, i14 %zext_ln1319_88"   --->   Operation 273 'sub' 'r_V_91' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.74ns)   --->   "%r_V_93 = sub i13 %zext_ln1319_85, i13 %zext_ln1319_84"   --->   Operation 274 'sub' 'r_V_93' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.76ns)   --->   "%r_V_94 = sub i15 %zext_ln1319_87, i15 %zext_ln1319_83"   --->   Operation 275 'sub' 'r_V_94' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln1319_90 = zext i9 %p_read_57"   --->   Operation 276 'zext' 'zext_ln1319_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1319_91 = zext i9 %p_read_57"   --->   Operation 277 'zext' 'zext_ln1319_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (1.46ns)   --->   "%r_V_95 = mul i14 %zext_ln1319_91, i14 29"   --->   Operation 278 'mul' 'r_V_95' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (1.46ns)   --->   "%r_V_96 = mul i14 %zext_ln1319_91, i14 16371"   --->   Operation 279 'mul' 'r_V_96' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (1.46ns)   --->   "%r_V_97 = mul i15 %zext_ln1319_90, i15 32742"   --->   Operation 280 'mul' 'r_V_97' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%r_V_99 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_57, i4 0"   --->   Operation 281 'bitconcatenate' 'r_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1319_92 = zext i13 %r_V_99"   --->   Operation 282 'zext' 'zext_ln1319_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln1319_45 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_57, i2 0"   --->   Operation 283 'bitconcatenate' 'shl_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1319_93 = zext i11 %shl_ln1319_45"   --->   Operation 284 'zext' 'zext_ln1319_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.75ns)   --->   "%r_V_98 = sub i14 %zext_ln1319_93, i14 %zext_ln1319_92"   --->   Operation 285 'sub' 'r_V_98' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1319_94 = zext i9 %p_read_56"   --->   Operation 286 'zext' 'zext_ln1319_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1319_95 = zext i9 %p_read_56"   --->   Operation 287 'zext' 'zext_ln1319_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (1.46ns)   --->   "%r_V_101 = mul i15 %zext_ln1319_95, i15 37"   --->   Operation 288 'mul' 'r_V_101' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%r_V_102 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_56, i4 0"   --->   Operation 289 'bitconcatenate' 'r_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1316_3 = zext i13 %r_V_102"   --->   Operation 290 'zext' 'zext_ln1316_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (1.46ns)   --->   "%r_V_103 = mul i13 %zext_ln1319_94, i13 11"   --->   Operation 291 'mul' 'r_V_103' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln1319_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_56, i1 0"   --->   Operation 292 'bitconcatenate' 'shl_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1319_96 = zext i10 %shl_ln1319_46"   --->   Operation 293 'zext' 'zext_ln1319_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.75ns)   --->   "%r_V_104 = sub i14 %zext_ln1316_3, i14 %zext_ln1319_96"   --->   Operation 294 'sub' 'r_V_104' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1319_97 = zext i9 %p_read_55"   --->   Operation 295 'zext' 'zext_ln1319_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1319_98 = zext i9 %p_read_55"   --->   Operation 296 'zext' 'zext_ln1319_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln1319_47 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_55, i4 0"   --->   Operation 297 'bitconcatenate' 'shl_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1319_99 = zext i13 %shl_ln1319_47"   --->   Operation 298 'zext' 'zext_ln1319_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.75ns)   --->   "%sub_ln1319_41 = sub i14 0, i14 %zext_ln1319_99"   --->   Operation 299 'sub' 'sub_ln1319_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1319_8 = sext i14 %sub_ln1319_41"   --->   Operation 300 'sext' 'sext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln1319_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_55, i1 0"   --->   Operation 301 'bitconcatenate' 'shl_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1319_100 = zext i10 %shl_ln1319_48"   --->   Operation 302 'zext' 'zext_ln1319_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.76ns)   --->   "%r_V_105 = sub i15 %sext_ln1319_8, i15 %zext_ln1319_100"   --->   Operation 303 'sub' 'r_V_105' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln1319_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_55, i5 0"   --->   Operation 304 'bitconcatenate' 'shl_ln1319_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1319_101 = zext i14 %shl_ln1319_49"   --->   Operation 305 'zext' 'zext_ln1319_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.76ns)   --->   "%r_V_106 = sub i15 %zext_ln1319_101, i15 %zext_ln1319_100"   --->   Operation 306 'sub' 'r_V_106' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1319_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_55, i3 0"   --->   Operation 307 'bitconcatenate' 'shl_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln1319_102 = zext i12 %shl_ln1319_50"   --->   Operation 308 'zext' 'zext_ln1319_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_107 = sub i15 %zext_ln1319_102, i15 %zext_ln1319_101"   --->   Operation 309 'sub' 'r_V_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 310 [1/1] (1.46ns)   --->   "%r_V_108 = mul i15 %zext_ln1319_97, i15 32746"   --->   Operation 310 'mul' 'r_V_108' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (1.46ns)   --->   "%r_V_109 = mul i14 %zext_ln1319_98, i14 29"   --->   Operation 311 'mul' 'r_V_109' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1319_103 = zext i9 %p_read_54"   --->   Operation 312 'zext' 'zext_ln1319_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1319_51 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_54, i4 0"   --->   Operation 313 'bitconcatenate' 'shl_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1319_104 = zext i13 %shl_ln1319_51"   --->   Operation 314 'zext' 'zext_ln1319_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln1319_52 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_54, i1 0"   --->   Operation 315 'bitconcatenate' 'shl_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln1319_105 = zext i10 %shl_ln1319_52"   --->   Operation 316 'zext' 'zext_ln1319_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.75ns)   --->   "%r_V_110 = add i14 %zext_ln1319_104, i14 %zext_ln1319_105"   --->   Operation 317 'add' 'r_V_110' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (1.46ns)   --->   "%r_V_111 = mul i15 %zext_ln1319_103, i15 39"   --->   Operation 318 'mul' 'r_V_111' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.75ns)   --->   "%r_V_112 = sub i14 %zext_ln1319_105, i14 %zext_ln1319_104"   --->   Operation 319 'sub' 'r_V_112' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (1.46ns)   --->   "%r_V_113 = mul i15 %zext_ln1319_103, i15 32742"   --->   Operation 320 'mul' 'r_V_113' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (1.46ns)   --->   "%r_V_114 = mul i15 %zext_ln1319_103, i15 32747"   --->   Operation 321 'mul' 'r_V_114' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1319_106 = zext i9 %p_read_53"   --->   Operation 322 'zext' 'zext_ln1319_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1319_107 = zext i9 %p_read_53"   --->   Operation 323 'zext' 'zext_ln1319_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (1.46ns)   --->   "%r_V_115 = mul i16 %zext_ln1319_107, i16 65489"   --->   Operation 324 'mul' 'r_V_115' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%r_V_116 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_53, i4 0"   --->   Operation 325 'bitconcatenate' 'r_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (1.46ns)   --->   "%r_V_117 = mul i15 %zext_ln1319_106, i15 32747"   --->   Operation 326 'mul' 'r_V_117' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (1.46ns)   --->   "%r_V_118 = mul i15 %zext_ln1319_106, i15 41"   --->   Operation 327 'mul' 'r_V_118' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln1319_108 = zext i9 %p_read_52"   --->   Operation 328 'zext' 'zext_ln1319_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.46ns)   --->   "%r_V_119 = mul i16 %zext_ln1319_108, i16 65498"   --->   Operation 329 'mul' 'r_V_119' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln1319_53 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_52, i5 0"   --->   Operation 330 'bitconcatenate' 'shl_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1319_109 = zext i14 %shl_ln1319_53"   --->   Operation 331 'zext' 'zext_ln1319_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln1319_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_52, i3 0"   --->   Operation 332 'bitconcatenate' 'shl_ln1319_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln1319_110 = zext i12 %shl_ln1319_54"   --->   Operation 333 'zext' 'zext_ln1319_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.76ns)   --->   "%r_V_120 = sub i15 %zext_ln1319_110, i15 %zext_ln1319_109"   --->   Operation 334 'sub' 'r_V_120' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln1319_55 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_52, i4 0"   --->   Operation 335 'bitconcatenate' 'shl_ln1319_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln1319_111 = zext i13 %shl_ln1319_55"   --->   Operation 336 'zext' 'zext_ln1319_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln1319_56 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_52, i2 0"   --->   Operation 337 'bitconcatenate' 'shl_ln1319_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1319_112 = zext i11 %shl_ln1319_56"   --->   Operation 338 'zext' 'zext_ln1319_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln1319_113 = zext i11 %shl_ln1319_56"   --->   Operation 339 'zext' 'zext_ln1319_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.75ns)   --->   "%r_V_121 = add i14 %zext_ln1319_111, i14 %zext_ln1319_113"   --->   Operation 340 'add' 'r_V_121' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.76ns)   --->   "%r_V_122 = add i15 %zext_ln1319_109, i15 %zext_ln1319_112"   --->   Operation 341 'add' 'r_V_122' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln1319_115 = zext i9 %p_read_51"   --->   Operation 342 'zext' 'zext_ln1319_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln1319_116 = zext i9 %p_read_51"   --->   Operation 343 'zext' 'zext_ln1319_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (1.46ns)   --->   "%r_V_123 = mul i16 %zext_ln1319_116, i16 65498"   --->   Operation 344 'mul' 'r_V_123' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln1319_57 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_51, i4 0"   --->   Operation 345 'bitconcatenate' 'shl_ln1319_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1319_117 = zext i13 %shl_ln1319_57"   --->   Operation 346 'zext' 'zext_ln1319_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln1319_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_51, i1 0"   --->   Operation 347 'bitconcatenate' 'shl_ln1319_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln1319_118 = zext i10 %shl_ln1319_58"   --->   Operation 348 'zext' 'zext_ln1319_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.75ns)   --->   "%r_V_124 = add i14 %zext_ln1319_117, i14 %zext_ln1319_118"   --->   Operation 349 'add' 'r_V_124' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.75ns)   --->   "%r_V_125 = sub i14 %zext_ln1319_117, i14 %zext_ln1319_118"   --->   Operation 350 'sub' 'r_V_125' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (1.46ns)   --->   "%r_V_126 = mul i14 %zext_ln1319_115, i14 23"   --->   Operation 351 'mul' 'r_V_126' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.75ns)   --->   "%r_V_128 = sub i14 0, i14 %zext_ln1319_117"   --->   Operation 352 'sub' 'r_V_128' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln1319_119 = zext i9 %p_read_50"   --->   Operation 353 'zext' 'zext_ln1319_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln1319_59 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_50, i5 0"   --->   Operation 354 'bitconcatenate' 'shl_ln1319_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1319_120 = zext i14 %shl_ln1319_59"   --->   Operation 355 'zext' 'zext_ln1319_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.76ns)   --->   "%r_V_129 = sub i15 0, i15 %zext_ln1319_120"   --->   Operation 356 'sub' 'r_V_129' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (1.46ns)   --->   "%r_V_130 = mul i15 %zext_ln1319_119, i15 38"   --->   Operation 357 'mul' 'r_V_130' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (1.46ns)   --->   "%r_V_131 = mul i15 %zext_ln1319_119, i15 32747"   --->   Operation 358 'mul' 'r_V_131' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (1.46ns)   --->   "%r_V_132 = mul i15 %zext_ln1319_119, i15 32746"   --->   Operation 359 'mul' 'r_V_132' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln1319_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_50, i1 0"   --->   Operation 360 'bitconcatenate' 'shl_ln1319_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1319_121 = zext i10 %shl_ln1319_60"   --->   Operation 361 'zext' 'zext_ln1319_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_133 = add i15 %zext_ln1319_120, i15 %zext_ln1319_121"   --->   Operation 362 'add' 'r_V_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1319_122 = zext i9 %p_read_49"   --->   Operation 363 'zext' 'zext_ln1319_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln1319_123 = zext i9 %p_read_49"   --->   Operation 364 'zext' 'zext_ln1319_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_49, i4 0"   --->   Operation 365 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1319_124 = zext i13 %tmp_9"   --->   Operation 366 'zext' 'zext_ln1319_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.75ns)   --->   "%r_V_134 = sub i14 %zext_ln1319_123, i14 %zext_ln1319_124"   --->   Operation 367 'sub' 'r_V_134' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (1.46ns)   --->   "%r_V_135 = mul i15 %zext_ln1319_122, i15 32741"   --->   Operation 368 'mul' 'r_V_135' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.75ns)   --->   "%r_V_136 = sub i14 0, i14 %zext_ln1319_124"   --->   Operation 369 'sub' 'r_V_136' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln1319_61 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_49, i5 0"   --->   Operation 370 'bitconcatenate' 'shl_ln1319_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln1319_125 = zext i14 %shl_ln1319_61"   --->   Operation 371 'zext' 'zext_ln1319_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln1319_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_49, i3 0"   --->   Operation 372 'bitconcatenate' 'shl_ln1319_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1319_126 = zext i12 %shl_ln1319_62"   --->   Operation 373 'zext' 'zext_ln1319_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.76ns)   --->   "%r_V_137 = sub i15 %zext_ln1319_126, i15 %zext_ln1319_125"   --->   Operation 374 'sub' 'r_V_137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln1319_63 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_49, i2 0"   --->   Operation 375 'bitconcatenate' 'shl_ln1319_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1319_127 = zext i11 %shl_ln1319_63"   --->   Operation 376 'zext' 'zext_ln1319_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.76ns)   --->   "%r_V_138 = sub i15 %zext_ln1319_127, i15 %zext_ln1319_125"   --->   Operation 377 'sub' 'r_V_138' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%r_V_3_cast = sext i14 %r_V_1"   --->   Operation 378 'sext' 'r_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%r_V_51_cast = zext i13 %r_V_49"   --->   Operation 379 'zext' 'r_V_51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.76ns)   --->   "%tmp13 = add i15 %r_V_51_cast, i15 %r_V_3_cast"   --->   Operation 380 'add' 'tmp13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%r_V_17_cast = sext i14 %r_V_15"   --->   Operation 381 'sext' 'r_V_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%addconv = sub i16 %sext_ln1316, i16 %zext_ln1319_2"   --->   Operation 382 'sub' 'addconv' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%r_V_20_cast = sext i15 %r_V_18"   --->   Operation 383 'sext' 'r_V_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%r_V_49_cast = zext i14 %r_V_47"   --->   Operation 384 'zext' 'r_V_49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%r_V_59_cast_cast_cast_cast = sext i15 %r_V_57"   --->   Operation 385 'sext' 'r_V_59_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%r_V_59_cast_cast_cast_cast_cast = zext i18 %r_V_59_cast_cast_cast_cast"   --->   Operation 386 'zext' 'r_V_59_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%r_V_84_cast = zext i12 %r_V_82"   --->   Operation 387 'zext' 'r_V_84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%r_V_92_cast = zext i15 %r_V_90"   --->   Operation 388 'zext' 'r_V_92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%r_V_107_cast = sext i15 %r_V_105"   --->   Operation 389 'sext' 'r_V_107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%r_V_113_cast = zext i15 %r_V_111"   --->   Operation 390 'zext' 'r_V_113_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%r_V_117_cast = sext i16 %r_V_115"   --->   Operation 391 'sext' 'r_V_117_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp17 = add i16 %addconv, i16 %r_V_17_cast"   --->   Operation 392 'add' 'tmp17' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i17 %r_V_107_cast, i17 %r_V_117_cast"   --->   Operation 393 'add' 'tmp19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 394 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp18 = add i17 %tmp19, i17 %r_V_20_cast"   --->   Operation 394 'add' 'tmp18' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 395 [1/1] (0.79ns)   --->   "%tmp22 = add i19 %r_V_49_cast, i19 %r_V_59_cast_cast_cast_cast_cast"   --->   Operation 395 'add' 'tmp22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i16 %r_V_92_cast, i16 %r_V_113_cast"   --->   Operation 396 'add' 'tmp24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 397 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp23 = add i16 %tmp24, i16 %r_V_84_cast"   --->   Operation 397 'add' 'tmp23' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%r_V_6_cast = zext i13 %r_V_4"   --->   Operation 398 'zext' 'r_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%r_V_19_cast = zext i14 %r_V_17"   --->   Operation 399 'zext' 'r_V_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%r_V_23_cast = zext i14 %r_V_21"   --->   Operation 400 'zext' 'r_V_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%r_V_45_cast_cast_cast_cast = sext i15 %r_V_43"   --->   Operation 401 'sext' 'r_V_45_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%r_V_45_cast_cast_cast_cast_cast = zext i18 %r_V_45_cast_cast_cast_cast"   --->   Operation 402 'zext' 'r_V_45_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%r_V_54_cast225 = zext i13 %r_V_52"   --->   Operation 403 'zext' 'r_V_54_cast225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%r_V_66_cast = zext i14 %r_V_64"   --->   Operation 404 'zext' 'r_V_66_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%r_V_76_cast = zext i13 %r_V_74"   --->   Operation 405 'zext' 'r_V_76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%r_V_105_cast = zext i13 %r_V_103"   --->   Operation 406 'zext' 'r_V_105_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%r_V_111_cast = zext i14 %r_V_109"   --->   Operation 407 'zext' 'r_V_111_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.76ns)   --->   "%tmp26 = add i14 %r_V_12, i14 %r_V_6_cast"   --->   Operation 408 'add' 'tmp26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i19 %r_V_23_cast, i19 %r_V_45_cast_cast_cast_cast_cast"   --->   Operation 409 'add' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 410 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp27 = add i19 %tmp28, i19 %r_V_19_cast"   --->   Operation 410 'add' 'tmp27' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 411 [1/1] (0.76ns)   --->   "%tmp30 = add i15 %r_V_54_cast225, i15 %r_V_66_cast"   --->   Operation 411 'add' 'tmp30' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i15 %r_V_105_cast, i15 %r_V_111_cast"   --->   Operation 412 'add' 'tmp32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 413 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp31 = add i15 %tmp32, i15 %r_V_76_cast"   --->   Operation 413 'add' 'tmp31' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%r_V_56_cast = zext i15 %r_V_54"   --->   Operation 414 'zext' 'r_V_56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%r_V_98_cast = sext i14 %r_V_96"   --->   Operation 415 'sext' 'r_V_98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i16 %r_V_56_cast, i16 %r_V_123"   --->   Operation 416 'add' 'tmp35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 417 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp33262 = add i16 %tmp35, i16 %r_V_98_cast"   --->   Operation 417 'add' 'tmp33262' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%r_V_21_cast227 = zext i11 %r_V_19"   --->   Operation 418 'zext' 'r_V_21_cast227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%r_V_33_cast = sext i15 %r_V_31"   --->   Operation 419 'sext' 'r_V_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%r_V_43_cast = zext i13 %r_V_41"   --->   Operation 420 'zext' 'r_V_43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%r_V_86_cast = zext i14 %r_V_84"   --->   Operation 421 'zext' 'r_V_86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%r_V_126_cast = zext i14 %r_V_124"   --->   Operation 422 'zext' 'r_V_126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp39 = add i15 %r_V_107, i15 %r_V_21_cast227"   --->   Operation 423 'add' 'tmp39' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i15 %tmp39"   --->   Operation 424 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.77ns)   --->   "%tmp38 = add i16 %tmp39_cast, i16 %r_V_33_cast"   --->   Operation 425 'add' 'tmp38' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp41 = add i15 %r_V_16, i15 %r_V_43_cast"   --->   Operation 426 'add' 'tmp41' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 427 [1/1] (0.76ns)   --->   "%tmp42 = add i15 %r_V_86_cast, i15 %r_V_126_cast"   --->   Operation 427 'add' 'tmp42' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%r_V_34_cast = sext i15 %r_V_32"   --->   Operation 428 'sext' 'r_V_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%r_V_40_cast = sext i15 %r_V_38"   --->   Operation 429 'sext' 'r_V_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%r_V_44_cast_cast_cast_cast = sext i14 %r_V_42"   --->   Operation 430 'sext' 'r_V_44_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%r_V_44_cast_cast_cast_cast_cast = zext i18 %r_V_44_cast_cast_cast_cast"   --->   Operation 431 'zext' 'r_V_44_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%r_V_57_cast = sext i14 %r_V_55"   --->   Operation 432 'sext' 'r_V_57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%r_V_62_cast = sext i15 %r_V_60"   --->   Operation 433 'sext' 'r_V_62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%r_V_93_cast = sext i14 %r_V_91"   --->   Operation 434 'sext' 'r_V_93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%r_V_99_cast = sext i15 %r_V_97"   --->   Operation 435 'sext' 'r_V_99_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%r_V_114_cast = sext i14 %r_V_112"   --->   Operation 436 'sext' 'r_V_114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%r_V_127_cast_cast_cast_cast = sext i14 %r_V_125"   --->   Operation 437 'sext' 'r_V_127_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%r_V_127_cast_cast_cast_cast_cast = zext i18 %r_V_127_cast_cast_cast_cast"   --->   Operation 438 'zext' 'r_V_127_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i16 %r_V_40_cast, i16 %r_V_57_cast"   --->   Operation 439 'add' 'tmp46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 440 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp45 = add i16 %tmp46, i16 %r_V_34_cast"   --->   Operation 440 'add' 'tmp45' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i16 %r_V_93_cast, i16 %r_V_99_cast"   --->   Operation 441 'add' 'tmp49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 442 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp48 = add i16 %tmp49, i16 %r_V_62_cast"   --->   Operation 442 'add' 'tmp48' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 443 [1/1] (0.79ns)   --->   "%tmp51 = add i19 %r_V_44_cast_cast_cast_cast_cast, i19 %r_V_127_cast_cast_cast_cast_cast"   --->   Operation 443 'add' 'tmp51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%tmp51_cast = zext i19 %tmp51"   --->   Operation 444 'zext' 'tmp51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.80ns)   --->   "%tmp50 = add i21 %tmp51_cast, i21 %r_V_114_cast"   --->   Operation 445 'add' 'tmp50' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%r_V_11_cast = zext i14 %r_V_9"   --->   Operation 446 'zext' 'r_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%r_V_35_cast = sext i14 %r_V_33"   --->   Operation 447 'sext' 'r_V_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%r_V_50_cast = sext i15 %r_V_48"   --->   Operation 448 'sext' 'r_V_50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%r_V_81_cast = sext i15 %r_V_79"   --->   Operation 449 'sext' 'r_V_81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp54 = add i16 %r_V_50_cast, i16 %r_V_81_cast"   --->   Operation 450 'add' 'tmp54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 451 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp53 = add i16 %tmp54, i16 %r_V_35_cast"   --->   Operation 451 'add' 'tmp53' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 452 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp56 = add i15 %r_V_11_cast, i15 %r_V"   --->   Operation 452 'add' 'tmp56' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%r_V_8_cast = sext i14 %r_V_6"   --->   Operation 453 'sext' 'r_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%r_V_16_cast = zext i15 %r_V_14"   --->   Operation 454 'zext' 'r_V_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%r_V_26_cast = zext i13 %r_V_24"   --->   Operation 455 'zext' 'r_V_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%r_V_31_cast = zext i14 %r_V_29"   --->   Operation 456 'zext' 'r_V_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%r_V_79_cast229 = zext i13 %r_V_77"   --->   Operation 457 'zext' 'r_V_79_cast229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%r_V_91_cast = sext i14 %r_V_89"   --->   Operation 458 'sext' 'r_V_91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%r_V_97_cast = zext i14 %r_V_95"   --->   Operation 459 'zext' 'r_V_97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%r_V_112_cast = zext i14 %r_V_110"   --->   Operation 460 'zext' 'r_V_112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%r_V_131_cast = sext i15 %r_V_129"   --->   Operation 461 'sext' 'r_V_131_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.78ns)   --->   "%tmp60 = add i16 %r_V_46, i16 %r_V_91_cast"   --->   Operation 462 'add' 'tmp60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i16 %r_V_16_cast, i16 %r_V_8_cast"   --->   Operation 463 'add' 'tmp62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 464 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp61 = add i16 %tmp62, i16 %r_V_131_cast"   --->   Operation 464 'add' 'tmp61' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp65 = add i15 %r_V_31_cast, i15 %r_V_79_cast229"   --->   Operation 465 'add' 'tmp65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 466 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp64 = add i15 %tmp65, i15 %r_V_26_cast"   --->   Operation 466 'add' 'tmp64' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 467 [1/1] (0.76ns)   --->   "%tmp67 = add i15 %r_V_97_cast, i15 %r_V_112_cast"   --->   Operation 467 'add' 'tmp67' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%r_V_13_cast = sext i14 %r_V_11"   --->   Operation 468 'sext' 'r_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%r_V_75_cast = zext i14 %r_V_73"   --->   Operation 469 'zext' 'r_V_75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%r_V_95_cast = sext i13 %r_V_93"   --->   Operation 470 'sext' 'r_V_95_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp69 = add i16 %r_V_13_cast, i16 %r_V_63"   --->   Operation 471 'add' 'tmp69' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 472 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp71 = add i15 %r_V_75_cast, i15 %r_V_133"   --->   Operation 472 'add' 'tmp71' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%tmp71_cast = zext i15 %tmp71"   --->   Operation 473 'zext' 'tmp71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.77ns)   --->   "%tmp70 = add i16 %tmp71_cast, i16 %r_V_95_cast"   --->   Operation 474 'add' 'tmp70' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%r_V_32_cast = zext i14 %r_V_30"   --->   Operation 475 'zext' 'r_V_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%r_V_61_cast_cast_cast_cast = sext i15 %r_V_59"   --->   Operation 476 'sext' 'r_V_61_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%r_V_61_cast_cast_cast_cast_cast = zext i18 %r_V_61_cast_cast_cast_cast"   --->   Operation 477 'zext' 'r_V_61_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%r_V_80_cast = sext i14 %r_V_78"   --->   Operation 478 'sext' 'r_V_80_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%r_V_85_cast = zext i14 %r_V_83"   --->   Operation 479 'zext' 'r_V_85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%r_V_108_cast_cast_cast_cast = sext i15 %r_V_106"   --->   Operation 480 'sext' 'r_V_108_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%r_V_108_cast_cast_cast_cast_cast = zext i18 %r_V_108_cast_cast_cast_cast"   --->   Operation 481 'zext' 'r_V_108_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%r_V_132_cast = zext i15 %r_V_130"   --->   Operation 482 'zext' 'r_V_132_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%r_V_136_cast = sext i14 %r_V_134"   --->   Operation 483 'sext' 'r_V_136_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.76ns)   --->   "%tmp74 = add i15 %r_V_80_cast, i15 %r_V_136_cast"   --->   Operation 484 'add' 'tmp74' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.79ns)   --->   "%tmp75 = add i19 %r_V_61_cast_cast_cast_cast_cast, i19 %r_V_32_cast"   --->   Operation 485 'add' 'tmp75' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp77 = add i15 %r_V_68, i15 %r_V_85_cast"   --->   Operation 486 'add' 'tmp77' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 487 [1/1] (0.79ns)   --->   "%tmp79 = add i19 %r_V_108_cast_cast_cast_cast_cast, i19 %r_V_132_cast"   --->   Operation 487 'add' 'tmp79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%r_V_4_cast = zext i14 %r_V_2"   --->   Operation 488 'zext' 'r_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%r_V_22_cast = zext i14 %r_V_20"   --->   Operation 489 'zext' 'r_V_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%r_V_58_cast = sext i14 %r_V_56"   --->   Operation 490 'sext' 'r_V_58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%r_V_63_cast = sext i15 %r_V_61"   --->   Operation 491 'sext' 'r_V_63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%r_V_73_cast_cast_cast_cast = sext i14 %r_V_71"   --->   Operation 492 'sext' 'r_V_73_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%r_V_73_cast_cast_cast_cast_cast = zext i18 %r_V_73_cast_cast_cast_cast"   --->   Operation 493 'zext' 'r_V_73_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%r_V_82_cast = sext i15 %r_V_80"   --->   Operation 494 'sext' 'r_V_82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%r_V_89_cast = sext i14 %r_V_87"   --->   Operation 495 'sext' 'r_V_89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%r_V_101_cast231 = zext i13 %r_V_99"   --->   Operation 496 'zext' 'r_V_101_cast231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%r_V_118_cast = zext i13 %r_V_116"   --->   Operation 497 'zext' 'r_V_118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%r_V_133_cast = sext i15 %r_V_131"   --->   Operation 498 'sext' 'r_V_133_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.77ns)   --->   "%tmp82 = add i15 %r_V_10, i15 %r_V_4_cast"   --->   Operation 499 'add' 'tmp82' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.77ns)   --->   "%addconv131 = add i16 %sext_ln1316_1, i16 %sext_ln1316_2"   --->   Operation 500 'add' 'addconv131' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.77ns)   --->   "%tmp85 = add i16 %r_V_58_cast, i16 %r_V_63_cast"   --->   Operation 501 'add' 'tmp85' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.77ns)   --->   "%tmp86 = add i16 %r_V_82_cast, i16 %r_V_89_cast"   --->   Operation 502 'add' 'tmp86' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.78ns)   --->   "%tmp89 = add i16 %r_V_119, i16 %r_V_133_cast"   --->   Operation 503 'add' 'tmp89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.77ns)   --->   "%tmp90 = add i15 %r_V_135, i15 %r_V_22_cast"   --->   Operation 504 'add' 'tmp90' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp92 = add i19 %r_V_73_cast_cast_cast_cast_cast, i19 %r_V_101_cast231"   --->   Operation 505 'add' 'tmp92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 506 [1/1] (0.75ns)   --->   "%tmp93 = add i14 %zext_ln1316_3, i14 %r_V_118_cast"   --->   Operation 506 'add' 'tmp93' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%tmp93_cast = zext i14 %tmp93"   --->   Operation 507 'zext' 'tmp93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp91 = add i19 %tmp93_cast, i19 %tmp92"   --->   Operation 508 'add' 'tmp91' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%r_V_37_cast = sext i14 %r_V_35"   --->   Operation 509 'sext' 'r_V_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%r_V_53_cast = sext i14 %r_V_51"   --->   Operation 510 'sext' 'r_V_53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%r_V_64_cast = zext i14 %r_V_62"   --->   Operation 511 'zext' 'r_V_64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%r_V_74_cast = sext i14 %r_V_72"   --->   Operation 512 'sext' 'r_V_74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%r_V_90_cast_cast_cast_cast = sext i14 %r_V_88"   --->   Operation 513 'sext' 'r_V_90_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%r_V_90_cast_cast_cast_cast_cast = zext i18 %r_V_90_cast_cast_cast_cast"   --->   Operation 514 'zext' 'r_V_90_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%r_V_110_cast = sext i15 %r_V_108"   --->   Operation 515 'sext' 'r_V_110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%r_V_116_cast = sext i15 %r_V_114"   --->   Operation 516 'sext' 'r_V_116_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%r_V_122_cast = sext i15 %r_V_120"   --->   Operation 517 'sext' 'r_V_122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%r_V_134_cast = sext i15 %r_V_132"   --->   Operation 518 'sext' 'r_V_134_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%r_V_138_cast = sext i14 %r_V_136"   --->   Operation 519 'sext' 'r_V_138_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.76ns)   --->   "%tmp96 = add i15 %r_V_53_cast, i15 %r_V_37_cast"   --->   Operation 520 'add' 'tmp96' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp98 = add i16 %r_V_110_cast, i16 %r_V_116_cast"   --->   Operation 521 'add' 'tmp98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 522 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp97 = add i16 %tmp98, i16 %r_V_74_cast"   --->   Operation 522 'add' 'tmp97' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 523 [1/1] (0.77ns)   --->   "%tmp100 = add i16 %r_V_122_cast, i16 %r_V_134_cast"   --->   Operation 523 'add' 'tmp100' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.79ns)   --->   "%tmp102 = add i19 %r_V_64_cast, i19 %r_V_90_cast_cast_cast_cast_cast"   --->   Operation 524 'add' 'tmp102' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%tmp102_cast = zext i19 %tmp102"   --->   Operation 525 'zext' 'tmp102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.80ns)   --->   "%tmp101 = add i20 %tmp102_cast, i20 %r_V_138_cast"   --->   Operation 526 'add' 'tmp101' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%r_V_7_cast = sext i14 %r_V_5"   --->   Operation 527 'sext' 'r_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%r_V_15_cast = sext i15 %r_V_13"   --->   Operation 528 'sext' 'r_V_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%r_V_24_cast = sext i15 %r_V_22"   --->   Operation 529 'sext' 'r_V_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%r_V_39_cast = sext i15 %r_V_37"   --->   Operation 530 'sext' 'r_V_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%r_V_46_cast = sext i14 %r_V_44"   --->   Operation 531 'sext' 'r_V_46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%r_V_71_cast = zext i13 %r_V_69"   --->   Operation 532 'zext' 'r_V_71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%r_V_106_cast_cast_cast_cast = sext i14 %r_V_104"   --->   Operation 533 'sext' 'r_V_106_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%r_V_106_cast_cast_cast_cast_cast = zext i18 %r_V_106_cast_cast_cast_cast"   --->   Operation 534 'zext' 'r_V_106_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%r_V_119_cast = sext i15 %r_V_117"   --->   Operation 535 'sext' 'r_V_119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%r_V_139_cast = sext i15 %r_V_137"   --->   Operation 536 'sext' 'r_V_139_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.77ns)   --->   "%tmp107 = add i16 %r_V_15_cast, i16 %r_V_7_cast"   --->   Operation 537 'add' 'tmp107' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp109 = add i16 %r_V_39_cast, i16 %r_V_46_cast"   --->   Operation 538 'add' 'tmp109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 539 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp108 = add i16 %tmp109, i16 %r_V_24_cast"   --->   Operation 539 'add' 'tmp108' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 540 [1/1] (0.77ns)   --->   "%tmp112 = add i16 %r_V_119_cast, i16 %r_V_139_cast"   --->   Operation 540 'add' 'tmp112' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.79ns)   --->   "%tmp114 = add i19 %r_V_71_cast, i19 %r_V_106_cast_cast_cast_cast_cast"   --->   Operation 541 'add' 'tmp114' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%r_V_25_cast = sext i15 %r_V_23"   --->   Operation 542 'sext' 'r_V_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%r_V_29_cast = zext i15 %r_V_27"   --->   Operation 543 'zext' 'r_V_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%r_V_47_cast = zext i14 %r_V_45"   --->   Operation 544 'zext' 'r_V_47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%r_V_67_cast = zext i14 %r_V_65"   --->   Operation 545 'zext' 'r_V_67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.77ns)   --->   "%tmp120 = add i16 %r_V_29_cast, i16 %r_V_25_cast"   --->   Operation 546 'add' 'tmp120' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.76ns)   --->   "%tmp122 = add i15 %r_V_47_cast, i15 %r_V_67_cast"   --->   Operation 547 'add' 'tmp122' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%r_V_30_cast = zext i14 %r_V_28"   --->   Operation 548 'zext' 'r_V_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%r_V_68_cast_cast_cast_cast = sext i15 %r_V_66"   --->   Operation 549 'sext' 'r_V_68_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%r_V_68_cast_cast_cast_cast_cast = zext i18 %r_V_68_cast_cast_cast_cast"   --->   Operation 550 'zext' 'r_V_68_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%r_V_120_cast = zext i15 %r_V_118"   --->   Operation 551 'zext' 'r_V_120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%r_V_124_cast = zext i15 %r_V_122"   --->   Operation 552 'zext' 'r_V_124_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.79ns)   --->   "%tmp126 = add i19 %r_V_68_cast_cast_cast_cast_cast, i19 %r_V_30_cast"   --->   Operation 553 'add' 'tmp126' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.77ns)   --->   "%tmp128 = add i16 %r_V_120_cast, i16 %r_V_124_cast"   --->   Operation 554 'add' 'tmp128' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%mult_V = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_3, i1 0"   --->   Operation 555 'bitconcatenate' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i15 %mult_V" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 556 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i19 %sext_ln17_10" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 557 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i19 %sext_ln17_10" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 558 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%mult_V_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_34, i1 0"   --->   Operation 559 'bitconcatenate' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i16 %mult_V_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 560 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i16 %mult_V_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 561 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%mult_V_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_58, i1 0"   --->   Operation 562 'bitconcatenate' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i15 %mult_V_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 563 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i15 %mult_V_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 564 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%mult_V_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_67, i1 0"   --->   Operation 565 'bitconcatenate' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i15 %mult_V_3" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 566 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i19 %sext_ln17_11" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 567 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1319_78 = zext i9 %p_read_59"   --->   Operation 568 'zext' 'zext_ln1319_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%r_V_81 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_59, i5 0"   --->   Operation 569 'bitconcatenate' 'r_V_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln1316_2 = zext i14 %r_V_81"   --->   Operation 570 'zext' 'zext_ln1316_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln1319_81 = zext i11 %shl_ln1319_39"   --->   Operation 571 'zext' 'zext_ln1319_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (1.46ns)   --->   "%r_V_85 = mul i13 %zext_ln1319_78, i13 13"   --->   Operation 572 'mul' 'r_V_85' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%mult_V_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %r_V_85, i1 0"   --->   Operation 573 'bitconcatenate' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i14 %mult_V_4" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 574 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i14 %mult_V_4" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 575 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_86 = add i15 %zext_ln1316_2, i15 %zext_ln1319_81"   --->   Operation 576 'add' 'r_V_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 577 [1/1] (1.46ns)   --->   "%r_V_92 = mul i15 %zext_ln1319_83, i15 32749"   --->   Operation 577 'mul' 'r_V_92' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%mult_V_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_92, i1 0"   --->   Operation 578 'bitconcatenate' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i16 %mult_V_5" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 579 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (1.46ns)   --->   "%r_V_100 = mul i15 %zext_ln1319_90, i15 32746"   --->   Operation 580 'mul' 'r_V_100' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%mult_V_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_100, i1 0"   --->   Operation 581 'bitconcatenate' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i16 %mult_V_6" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 582 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i16 %mult_V_6" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 583 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%mult_V_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %r_V_121, i1 0"   --->   Operation 584 'bitconcatenate' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i15 %mult_V_7" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 585 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%mult_V_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_138, i1 0"   --->   Operation 586 'bitconcatenate' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i16 %mult_V_9" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 587 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%r_V_100_cast = sext i14 %r_V_98"   --->   Operation 588 'sext' 'r_V_100_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%r_V_115_cast = sext i15 %r_V_113"   --->   Operation 589 'sext' 'r_V_115_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i16 %r_V_100_cast, i16 %r_V_115_cast"   --->   Operation 590 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i15 %tmp13"   --->   Operation 591 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp30768 = add i16 %tmp13_cast, i16 %tmp"   --->   Operation 592 'add' 'tmp30768' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp30768, i1 0"   --->   Operation 593 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i17 %tmp_10"   --->   Operation 594 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.78ns)   --->   "%add_ln859 = add i17 %sext_ln17_1, i17 %sext_ln17_3"   --->   Operation 595 'add' 'add_ln859' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i17 %add_ln859"   --->   Operation 596 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_1 = add i18 %sext_ln859, i18 258048"   --->   Operation 597 'add' 'add_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 598 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_V_7 = add i18 %add_ln859_1, i18 %sext_ln859_1"   --->   Operation 598 'add' 'x_V_7' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%r_V_42_cast = zext i15 %r_V_40"   --->   Operation 599 'zext' 'r_V_42_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i16 %tmp17"   --->   Operation 600 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i17 %tmp18"   --->   Operation 601 'sext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.79ns)   --->   "%tmp16 = add i18 %tmp18_cast, i18 %tmp17_cast"   --->   Operation 602 'add' 'tmp16' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%tmp16_cast = sext i18 %tmp16"   --->   Operation 603 'sext' 'tmp16_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i19 %tmp22, i19 %r_V_42_cast"   --->   Operation 604 'add' 'tmp21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%tmp23_cast = zext i16 %tmp23"   --->   Operation 605 'zext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp20 = add i19 %tmp23_cast, i19 %tmp21"   --->   Operation 606 'add' 'tmp20' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i19 %tmp20"   --->   Operation 607 'zext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.80ns)   --->   "%tmp31966 = add i20 %tmp20_cast, i20 %tmp16_cast"   --->   Operation 608 'add' 'tmp31966' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp31966, i1 0"   --->   Operation 609 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%tmp320 = sext i21 %tmp_11"   --->   Operation 610 'sext' 'tmp320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.81ns)   --->   "%x_V_1 = add i22 %tmp320, i22 3072"   --->   Operation 611 'add' 'x_V_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%tmp26_cast = zext i14 %tmp26"   --->   Operation 612 'zext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i19 %tmp27, i19 %tmp26_cast"   --->   Operation 613 'add' 'tmp25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%tmp30_cast = zext i15 %tmp30"   --->   Operation 614 'zext' 'tmp30_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp31_cast = zext i15 %tmp31"   --->   Operation 615 'zext' 'tmp31_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.77ns)   --->   "%tmp29 = add i16 %tmp31_cast, i16 %tmp30_cast"   --->   Operation 616 'add' 'tmp29' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%tmp29_cast = zext i16 %tmp29"   --->   Operation 617 'zext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp32964 = add i19 %tmp29_cast, i19 %tmp25"   --->   Operation 618 'add' 'tmp32964' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%tmp12 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp32964, i1 0"   --->   Operation 619 'bitconcatenate' 'tmp12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i20 %tmp12"   --->   Operation 620 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_4 = add i21 %sext_ln17_5, i21 %zext_ln859"   --->   Operation 621 'add' 'add_ln859_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 622 [1/1] (0.77ns)   --->   "%add_ln859_5 = add i15 %mult_V_7, i15 4096"   --->   Operation 622 'add' 'add_ln859_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln859_1 = zext i15 %add_ln859_5"   --->   Operation 623 'zext' 'zext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_11 = add i21 %zext_ln859_1, i21 %add_ln859_4"   --->   Operation 624 'add' 'x_V_11' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp33262, i1 0"   --->   Operation 625 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln859_5 = sext i17 %tmp_13"   --->   Operation 626 'sext' 'sext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_7 = add i21 %sext_ln17_2, i21 %zext_ln17_2"   --->   Operation 627 'add' 'add_ln859_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 628 [1/1] (0.79ns)   --->   "%add_ln859_8 = add i18 %sext_ln859_5, i18 261120"   --->   Operation 628 'add' 'add_ln859_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln859_6 = sext i18 %add_ln859_8"   --->   Operation 629 'sext' 'sext_ln859_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_2 = add i21 %sext_ln859_6, i21 %add_ln859_7"   --->   Operation 630 'add' 'x_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%tmp38_cast = sext i16 %tmp38"   --->   Operation 631 'sext' 'tmp38_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp41_cast = sext i15 %tmp41"   --->   Operation 632 'sext' 'tmp41_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%tmp42_cast = zext i15 %tmp42"   --->   Operation 633 'zext' 'tmp42_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.77ns)   --->   "%tmp40 = add i16 %tmp42_cast, i16 %tmp41_cast"   --->   Operation 634 'add' 'tmp40' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%tmp40_cast = sext i16 %tmp40"   --->   Operation 635 'sext' 'tmp40_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.78ns)   --->   "%tmp33960 = add i17 %tmp40_cast, i17 %tmp38_cast"   --->   Operation 636 'add' 'tmp33960' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp33960, i1 0"   --->   Operation 637 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln859_7 = sext i18 %tmp_14"   --->   Operation 638 'sext' 'sext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.79ns)   --->   "%x_V_4 = add i19 %sext_ln859_7, i19 3072"   --->   Operation 639 'add' 'x_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%r_V_10_cast_cast_cast_cast = sext i14 %r_V_8"   --->   Operation 640 'sext' 'r_V_10_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%r_V_10_cast_cast_cast_cast_cast = zext i18 %r_V_10_cast_cast_cast_cast"   --->   Operation 641 'zext' 'r_V_10_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%r_V_27_cast = sext i15 %r_V_25"   --->   Operation 642 'sext' 'r_V_27_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp44 = add i19 %r_V_27_cast, i19 %r_V_10_cast_cast_cast_cast_cast"   --->   Operation 643 'add' 'tmp44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%tmp45_cast = sext i16 %tmp45"   --->   Operation 644 'sext' 'tmp45_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp43 = add i19 %tmp45_cast, i19 %tmp44"   --->   Operation 645 'add' 'tmp43' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%tmp43_cast = sext i19 %tmp43"   --->   Operation 646 'sext' 'tmp43_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp48_cast = sext i16 %tmp48"   --->   Operation 647 'sext' 'tmp48_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp47 = add i21 %tmp50, i21 %tmp48_cast"   --->   Operation 648 'add' 'tmp47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 649 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp35059 = add i21 %tmp47, i21 %tmp43_cast"   --->   Operation 649 'add' 'tmp35059' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%tmp15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp35059, i1 0"   --->   Operation 650 'bitconcatenate' 'tmp15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_11 = add i22 %tmp15, i22 4189184"   --->   Operation 651 'add' 'add_ln859_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 652 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_5 = add i22 %add_ln859_11, i22 %zext_ln17_4"   --->   Operation 652 'add' 'x_V_5' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%r_V_128_cast = zext i14 %r_V_126"   --->   Operation 653 'zext' 'r_V_128_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp53_cast = sext i16 %tmp53"   --->   Operation 654 'sext' 'tmp53_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%tmp56_cast = zext i15 %tmp56"   --->   Operation 655 'zext' 'tmp56_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp57 = add i15 %r_V_86, i15 %r_V_128_cast"   --->   Operation 656 'add' 'tmp57' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp57_cast = zext i15 %tmp57"   --->   Operation 657 'zext' 'tmp57_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.77ns)   --->   "%tmp55 = add i16 %tmp57_cast, i16 %tmp56_cast"   --->   Operation 658 'add' 'tmp55' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%tmp55_cast = zext i16 %tmp55"   --->   Operation 659 'zext' 'tmp55_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.78ns)   --->   "%tmp35756 = add i17 %tmp55_cast, i17 %tmp53_cast"   --->   Operation 660 'add' 'tmp35756' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%r_V_83_cast230 = zext i14 %r_V_81"   --->   Operation 661 'zext' 'r_V_83_cast230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%tmp60_cast = sext i16 %tmp60"   --->   Operation 662 'sext' 'tmp60_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%tmp61_cast = sext i16 %tmp61"   --->   Operation 663 'sext' 'tmp61_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.78ns)   --->   "%tmp59 = add i17 %tmp61_cast, i17 %tmp60_cast"   --->   Operation 664 'add' 'tmp59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%tmp59_cast = sext i17 %tmp59"   --->   Operation 665 'sext' 'tmp59_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%tmp64_cast = zext i15 %tmp64"   --->   Operation 666 'zext' 'tmp64_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%tmp67_cast = zext i15 %tmp67"   --->   Operation 667 'zext' 'tmp67_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.77ns)   --->   "%tmp66 = add i16 %tmp67_cast, i16 %r_V_83_cast230"   --->   Operation 668 'add' 'tmp66' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%tmp66_cast = zext i16 %tmp66"   --->   Operation 669 'zext' 'tmp66_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.78ns)   --->   "%tmp63 = add i17 %tmp66_cast, i17 %tmp64_cast"   --->   Operation 670 'add' 'tmp63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%tmp63_cast = zext i17 %tmp63"   --->   Operation 671 'zext' 'tmp63_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.79ns)   --->   "%tmp36854 = add i18 %tmp63_cast, i18 %tmp59_cast"   --->   Operation 672 'add' 'tmp36854' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%r_V_38_cast = sext i16 %r_V_36"   --->   Operation 673 'sext' 'r_V_38_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%tmp69_cast = sext i16 %tmp69"   --->   Operation 674 'sext' 'tmp69_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp68 = add i17 %tmp69_cast, i17 %r_V_38_cast"   --->   Operation 675 'add' 'tmp68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%tmp70_cast = sext i16 %tmp70"   --->   Operation 676 'sext' 'tmp70_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp37452 = add i17 %tmp70_cast, i17 %tmp68"   --->   Operation 677 'add' 'tmp37452' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp37452, i1 0"   --->   Operation 678 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln859_11 = sext i18 %tmp_18"   --->   Operation 679 'sext' 'sext_ln859_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.79ns)   --->   "%add_ln859_16 = add i19 %sext_ln859_11, i19 4096"   --->   Operation 680 'add' 'add_ln859_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln859_12 = sext i19 %add_ln859_16"   --->   Operation 681 'sext' 'sext_ln859_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.80ns)   --->   "%x_V_10 = add i21 %sext_ln859_12, i21 %zext_ln17_1"   --->   Operation 682 'add' 'x_V_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%r_V_103_cast = zext i15 %r_V_101"   --->   Operation 683 'zext' 'r_V_103_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%tmp74_cast = sext i15 %tmp74"   --->   Operation 684 'sext' 'tmp74_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%tmp75_cast = zext i19 %tmp75"   --->   Operation 685 'zext' 'tmp75_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.80ns)   --->   "%tmp73 = add i20 %tmp75_cast, i20 %tmp74_cast"   --->   Operation 686 'add' 'tmp73' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%tmp73_cast = sext i20 %tmp73"   --->   Operation 687 'sext' 'tmp73_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%tmp77_cast = zext i15 %tmp77"   --->   Operation 688 'zext' 'tmp77_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp78 = add i19 %tmp79, i19 %r_V_103_cast"   --->   Operation 689 'add' 'tmp78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 690 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp76 = add i19 %tmp78, i19 %tmp77_cast"   --->   Operation 690 'add' 'tmp76' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%tmp76_cast = zext i19 %tmp76"   --->   Operation 691 'zext' 'tmp76_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.80ns)   --->   "%tmp38351 = add i21 %tmp76_cast, i21 %tmp73_cast"   --->   Operation 692 'add' 'tmp38351' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%tmp33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp38351, i1 0"   --->   Operation 693 'bitconcatenate' 'tmp33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.82ns)   --->   "%x_V_3 = add i22 %tmp33, i22 17408"   --->   Operation 694 'add' 'x_V_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%tmp82_cast = sext i15 %tmp82"   --->   Operation 695 'sext' 'tmp82_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%addconv131_cast = sext i16 %addconv131"   --->   Operation 696 'sext' 'addconv131_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.78ns)   --->   "%tmp81 = add i17 %addconv131_cast, i17 %tmp82_cast"   --->   Operation 697 'add' 'tmp81' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%tmp81_cast = sext i17 %tmp81"   --->   Operation 698 'sext' 'tmp81_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%tmp85_cast = sext i16 %tmp85"   --->   Operation 699 'sext' 'tmp85_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%tmp86_cast = sext i16 %tmp86"   --->   Operation 700 'sext' 'tmp86_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.78ns)   --->   "%tmp84 = add i17 %tmp86_cast, i17 %tmp85_cast"   --->   Operation 701 'add' 'tmp84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%tmp84_cast = sext i17 %tmp84"   --->   Operation 702 'sext' 'tmp84_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.79ns)   --->   "%tmp80 = add i18 %tmp84_cast, i18 %tmp81_cast"   --->   Operation 703 'add' 'tmp80' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%tmp80_cast = sext i18 %tmp80"   --->   Operation 704 'sext' 'tmp80_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%tmp89_cast = sext i16 %tmp89"   --->   Operation 705 'sext' 'tmp89_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%tmp90_cast = sext i15 %tmp90"   --->   Operation 706 'sext' 'tmp90_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.78ns)   --->   "%tmp88 = add i17 %tmp90_cast, i17 %tmp89_cast"   --->   Operation 707 'add' 'tmp88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%tmp88_cast = sext i17 %tmp88"   --->   Operation 708 'sext' 'tmp88_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%tmp91_cast = zext i19 %tmp91"   --->   Operation 709 'zext' 'tmp91_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp87 = add i20 %tmp91_cast, i20 %tmp88_cast"   --->   Operation 710 'add' 'tmp87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 711 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp39948 = add i20 %tmp87, i20 %tmp80_cast"   --->   Operation 711 'add' 'tmp39948' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%tmp96_cast = sext i15 %tmp96"   --->   Operation 712 'sext' 'tmp96_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%tmp97_cast = sext i16 %tmp97"   --->   Operation 713 'sext' 'tmp97_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.78ns)   --->   "%tmp95 = add i17 %tmp97_cast, i17 %tmp96_cast"   --->   Operation 714 'add' 'tmp95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%tmp95_cast = sext i17 %tmp95"   --->   Operation 715 'sext' 'tmp95_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%tmp100_cast = sext i16 %tmp100"   --->   Operation 716 'sext' 'tmp100_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp99 = add i20 %tmp101, i20 %tmp100_cast"   --->   Operation 717 'add' 'tmp99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 718 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp40946 = add i20 %tmp99, i20 %tmp95_cast"   --->   Operation 718 'add' 'tmp40946' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 719 [1/1] (0.80ns)   --->   "%add_ln859_21 = add i20 %zext_ln17, i20 %sext_ln17_7"   --->   Operation 719 'add' 'add_ln859_21' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%r_V_55_cast_cast_cast_cast = sext i14 %r_V_53"   --->   Operation 720 'sext' 'r_V_55_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%r_V_55_cast_cast_cast_cast_cast = zext i18 %r_V_55_cast_cast_cast_cast"   --->   Operation 721 'zext' 'r_V_55_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%r_V_77_cast = sext i15 %r_V_75"   --->   Operation 722 'sext' 'r_V_77_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%tmp107_cast = sext i16 %tmp107"   --->   Operation 723 'sext' 'tmp107_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%tmp108_cast = sext i16 %tmp108"   --->   Operation 724 'sext' 'tmp108_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.78ns)   --->   "%tmp106 = add i17 %tmp108_cast, i17 %tmp107_cast"   --->   Operation 725 'add' 'tmp106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%tmp106_cast = sext i17 %tmp106"   --->   Operation 726 'sext' 'tmp106_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp112_cast = sext i16 %tmp112"   --->   Operation 727 'sext' 'tmp112_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.78ns)   --->   "%tmp111 = add i17 %tmp112_cast, i17 %r_V_77_cast"   --->   Operation 728 'add' 'tmp111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%tmp111_cast = sext i17 %tmp111"   --->   Operation 729 'sext' 'tmp111_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%tmp114_cast = zext i19 %tmp114"   --->   Operation 730 'zext' 'tmp114_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.80ns)   --->   "%tmp113 = add i20 %tmp114_cast, i20 %r_V_55_cast_cast_cast_cast_cast"   --->   Operation 731 'add' 'tmp113' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%tmp113_cast = zext i20 %tmp113"   --->   Operation 732 'zext' 'tmp113_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp110 = add i21 %tmp113_cast, i21 %tmp111_cast"   --->   Operation 733 'add' 'tmp110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 734 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp42045 = add i21 %tmp110, i21 %tmp106_cast"   --->   Operation 734 'add' 'tmp42045' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 735 [1/1] (0.77ns)   --->   "%add_ln859_25 = add i16 %zext_ln17_3, i16 %zext_ln17_5"   --->   Operation 735 'add' 'add_ln859_25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%r_V_41_cast = sext i16 %r_V_39"   --->   Operation 736 'sext' 'r_V_41_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%r_V_78_cast = zext i14 %r_V_76"   --->   Operation 737 'zext' 'r_V_78_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%r_V_96_cast_cast_cast_cast = sext i15 %r_V_94"   --->   Operation 738 'sext' 'r_V_96_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%r_V_96_cast_cast_cast_cast_cast = zext i18 %r_V_96_cast_cast_cast_cast"   --->   Operation 739 'zext' 'r_V_96_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%r_V_130_cast = sext i14 %r_V_128"   --->   Operation 740 'sext' 'r_V_130_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp119 = add i17 %r_V_41_cast, i17 %r_V_130_cast"   --->   Operation 741 'add' 'tmp119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%tmp120_cast = sext i16 %tmp120"   --->   Operation 742 'sext' 'tmp120_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp118 = add i17 %tmp120_cast, i17 %tmp119"   --->   Operation 743 'add' 'tmp118' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp118_cast = sext i17 %tmp118"   --->   Operation 744 'sext' 'tmp118_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%tmp122_cast = zext i15 %tmp122"   --->   Operation 745 'zext' 'tmp122_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp123 = add i19 %r_V_78_cast, i19 %r_V_96_cast_cast_cast_cast_cast"   --->   Operation 746 'add' 'tmp123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 747 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp121 = add i19 %tmp123, i19 %tmp122_cast"   --->   Operation 747 'add' 'tmp121' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%tmp121_cast = zext i19 %tmp121"   --->   Operation 748 'zext' 'tmp121_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.80ns)   --->   "%tmp42842 = add i20 %tmp121_cast, i20 %tmp118_cast"   --->   Operation 749 'add' 'tmp42842' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp42842, i1 0"   --->   Operation 750 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%tmp429 = sext i21 %tmp_37"   --->   Operation 751 'sext' 'tmp429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_29 = add i22 %sext_ln17_6, i22 %tmp429"   --->   Operation 752 'add' 'add_ln859_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 753 [1/1] (0.78ns)   --->   "%add_ln859_30 = add i17 %sext_ln17_9, i17 128000"   --->   Operation 753 'add' 'add_ln859_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln859_3 = sext i17 %add_ln859_30"   --->   Operation 754 'sext' 'sext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_13 = add i22 %sext_ln859_3, i22 %add_ln859_29"   --->   Operation 755 'add' 'x_V_13' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%r_V_72_cast_cast_cast_cast = sext i16 %r_V_70"   --->   Operation 756 'sext' 'r_V_72_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%r_V_72_cast_cast_cast_cast_cast = zext i18 %r_V_72_cast_cast_cast_cast"   --->   Operation 757 'zext' 'r_V_72_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%tmp126_cast = zext i19 %tmp126"   --->   Operation 758 'zext' 'tmp126_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%tmp128_cast = zext i16 %tmp128"   --->   Operation 759 'zext' 'tmp128_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.79ns)   --->   "%tmp127 = add i19 %tmp128_cast, i19 %r_V_72_cast_cast_cast_cast_cast"   --->   Operation 760 'add' 'tmp127' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%tmp127_cast = zext i19 %tmp127"   --->   Operation 761 'zext' 'tmp127_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.80ns)   --->   "%tmp43340 = add i20 %tmp127_cast, i20 %tmp126_cast"   --->   Operation 762 'add' 'tmp43340' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%tmp52 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp43340, i1 0"   --->   Operation 763 'bitconcatenate' 'tmp52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln859_3 = zext i21 %tmp52"   --->   Operation 764 'zext' 'zext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_32 = add i22 %sext_ln17, i22 %zext_ln859_3"   --->   Operation 765 'add' 'add_ln859_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 766 [1/1] (0.78ns)   --->   "%add_ln859_33 = add i16 %mult_V_9, i16 9216"   --->   Operation 766 'add' 'add_ln859_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln859_4 = sext i16 %add_ln859_33"   --->   Operation 767 'sext' 'sext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_14 = add i22 %sext_ln859_4, i22 %add_ln859_32"   --->   Operation 768 'add' 'x_V_14' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_1, i32 6, i32 21"   --->   Operation 769 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %x_V_2, i32 6, i32 20"   --->   Operation 770 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_3, i32 6, i32 21"   --->   Operation 771 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %x_V_4, i32 6, i32 18"   --->   Operation 772 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_5, i32 6, i32 21"   --->   Operation 773 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %x_V_7, i32 6, i32 17"   --->   Operation 774 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %x_V_10, i32 6, i32 20"   --->   Operation 775 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %x_V_11, i32 6, i32 20"   --->   Operation 776 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_13, i32 6, i32 21"   --->   Operation 777 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_14, i32 6, i32 21"   --->   Operation 778 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 779 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 150, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 780 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i16 %mult_V_5" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 781 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln1319_114 = zext i9 %p_read_51"   --->   Operation 782 'zext' 'zext_ln1319_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (1.46ns)   --->   "%r_V_127 = mul i15 %zext_ln1319_114, i15 32749"   --->   Operation 783 'mul' 'r_V_127' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "%mult_V_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %r_V_127, i1 0"   --->   Operation 784 'bitconcatenate' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i16 %mult_V_8" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 785 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp35756, i1 0"   --->   Operation 786 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln859_8 = sext i18 %tmp_16"   --->   Operation 787 'sext' 'sext_ln859_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (0.79ns)   --->   "%add_ln859_13 = add i19 %sext_ln859_8, i19 2048"   --->   Operation 788 'add' 'add_ln859_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln859_9 = sext i19 %add_ln859_13"   --->   Operation 789 'sext' 'sext_ln859_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.80ns)   --->   "%x_V_6 = add i21 %sext_ln859_9, i21 %zext_ln17_2"   --->   Operation 790 'add' 'x_V_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp36854, i1 0"   --->   Operation 791 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln859_10 = sext i19 %tmp_17"   --->   Operation 792 'sext' 'sext_ln859_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.80ns)   --->   "%x_V = add i20 %sext_ln859_10, i20 6144"   --->   Operation 793 'add' 'x_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp39948, i1 0"   --->   Operation 794 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "%tmp400 = sext i21 %tmp_34"   --->   Operation 795 'sext' 'tmp400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_19 = add i22 %tmp400, i22 4193280"   --->   Operation 796 'add' 'add_ln859_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 797 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_8 = add i22 %add_ln859_19, i22 %sext_ln17_4"   --->   Operation 797 'add' 'x_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %tmp40946, i1 0"   --->   Operation 798 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%tmp410 = sext i21 %tmp_35"   --->   Operation 799 'sext' 'tmp410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i20 %add_ln859_21"   --->   Operation 800 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.81ns)   --->   "%add_ln859_22 = add i22 %tmp410, i22 1024"   --->   Operation 801 'add' 'add_ln859_22' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_23 = add i22 %add_ln859_22, i22 %sext_ln17_8"   --->   Operation 802 'add' 'add_ln859_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 803 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_9 = add i22 %add_ln859_23, i22 %sext_ln859_2"   --->   Operation 803 'add' 'x_V_9' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "%tmp36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp42045, i1 0"   --->   Operation 804 'bitconcatenate' 'tmp36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln859_2 = zext i16 %add_ln859_25"   --->   Operation 805 'zext' 'zext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.82ns)   --->   "%add_ln859_26 = add i22 %tmp36, i22 4187136"   --->   Operation 806 'add' 'add_ln859_26' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_27 = add i22 %add_ln859_26, i22 %sext_ln17_8"   --->   Operation 807 'add' 'add_ln859_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 808 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%x_V_12 = add i22 %add_ln859_27, i22 %zext_ln859_2"   --->   Operation 808 'add' 'x_V_12' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %x_V, i32 6, i32 19"   --->   Operation 809 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i14 %tmp_252"   --->   Operation 810 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln864_2 = sext i15 %tmp_253"   --->   Operation 811 'sext' 'sext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln864_3 = sext i13 %tmp_254"   --->   Operation 812 'sext' 'sext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %x_V_6, i32 6, i32 20"   --->   Operation 813 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln864_4 = sext i15 %tmp_255"   --->   Operation 814 'sext' 'sext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln864_5 = sext i12 %tmp_256"   --->   Operation 815 'sext' 'sext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln864_8 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_8, i32 6, i32 21"   --->   Operation 816 'partselect' 'trunc_ln864_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln864_9 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_9, i32 6, i32 21"   --->   Operation 817 'partselect' 'trunc_ln864_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln864_6 = sext i15 %tmp_257"   --->   Operation 818 'sext' 'sext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i15 %trunc_ln864_s"   --->   Operation 819 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %x_V_12, i32 6, i32 21"   --->   Operation 820 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "%mrv = insertvalue i240 <undef>, i16 %sext_ln864_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 821 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i240 %mrv, i16 %trunc_ln864_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 822 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i240 %mrv_1, i16 %sext_ln864_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 823 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i240 %mrv_2, i16 %trunc_ln864_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 824 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i240 %mrv_3, i16 %sext_ln864_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 825 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i240 %mrv_4, i16 %trunc_ln864_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 826 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i240 %mrv_5, i16 %sext_ln864_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 827 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i240 %mrv_6, i16 %sext_ln864_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 828 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 829 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i240 %mrv_7, i16 %trunc_ln864_8" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 829 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i240 %mrv_8, i16 %trunc_ln864_9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 830 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i240 %mrv_9, i16 %sext_ln864_6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 831 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i240 %mrv_10, i16 %sext_ln864" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 832 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i240 %mrv_11, i16 %trunc_ln864_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 833 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i240 %mrv_12, i16 %trunc_ln864_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 834 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i240 %mrv_13, i16 %trunc_ln864_6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 835 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i240 %mrv_14" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 836 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 2.35ns
The critical path consists of the following:
	wire read operation ('p_read_51', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read22' (firmware/nnet_utils/nnet_mult.h:70) [30]  (0 ns)
	'sub' operation ('r.V') [407]  (0.755 ns)
	'add' operation ('tmp51') [565]  (0.797 ns)
	'add' operation ('tmp50') [567]  (0.803 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'add' operation ('tmp73') [654]  (0.803 ns)
	'add' operation ('tmp38351') [662]  (0.809 ns)
	'add' operation ('x.V') [664]  (0.821 ns)

 <State 3>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V') [409]  (1.46 ns)
	'add' operation ('add_ln859_23') [737]  (0 ns)
	'add' operation ('x.V') [738]  (0.696 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
