SCHM0103

HEADER
{
 FREEID 43707
 VARIABLES
 {
  #ARCHITECTURE="rtl"
  #BLOCKTABLE_FILE="#BR.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="openmac_ethernet"
  #LANGUAGE="VHDL"
  AUTHOR="zelenkaj",BOTH
  COMPANY="B&R",BOTH
  CREATIONDATE="7/26/2011",BOTH
  PAGECOUNT="9"
  REVISION="0.1",BOTH
  TITLE="openMAC_Ethernet",BOTH
 }
 SYMBOL "#default" "OpenMAC_phyAct" "OpenMAC_phyAct"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="iBlinkFreq_g:INTEGER:=6"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1312374300"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,160,220)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,50,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (71,30,135,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,48,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,73,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,73,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="act_led"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tx_en"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rx_dv"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "OpenMAC" "OpenMAC"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="HighAdr:INTEGER:=16"
    #GENERIC1="Timer:BOOLEAN:=false"
    #GENERIC2="TxSyncOn:BOOLEAN:=false"
    #GENERIC3="TxDel:BOOLEAN:=false"
    #GENERIC4="Simulate:BOOLEAN:=false"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1322642095"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,360,620)
    FREEID 56
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,340,600)
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (219,30,335,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,54,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (270,70,335,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,83,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (268,110,335,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,106,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (235,150,335,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,106,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (246,190,335,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,124,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (255,230,335,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,131,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (145,270,335,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,129,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (192,310,335,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,110,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (227,350,335,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,156,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (272,390,335,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,135,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (205,430,335,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,97,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,134,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,56,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (200,470,335,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (200,510,335,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 54
    }
    PIN  4, 0, 0
    {
     COORD (360,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_Dout(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (360,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="nTx_Int"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_nWr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (360,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="nRx_Int"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sel_Ram"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (360,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="nTx_BegInt"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sel_Cont"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (360,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dma_Req"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_nBe(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (360,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dma_Rw"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_Adr(10:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (360,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dma_Addr(HighAdr:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_Din(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (360,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dma_Dout(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dma_Ack"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (360,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rTx_Dat(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dma_Din(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (360,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rTx_En"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rRx_Dat(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (360,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Mac_Zeit(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rCrs_Dv"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="\"00\""
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Hub_Rx(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Rst"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (360,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dma_Rd_Done"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (360,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dma_Wr_Done"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "rmii2mii" "rmii2mii"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1312374302"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,220,420)
    FREEID 30
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,400)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,72,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (141,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,48,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (96,70,195,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,77,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (145,110,195,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,122,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (133,150,195,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,91,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (88,190,195,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,89,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,85,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,134,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,93,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk50"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rRxDv"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rRxDat(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rTxEn"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (220,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rRxEr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rTxDat(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (220,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mTxEn"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mTxClk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (220,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mTxDat(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mRxDv"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mRxEr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mRxDat(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mRxClk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "OpenHUB" "OpenHUB"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="Ports:INTEGER:=3"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1322461786"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,320,320)
    FREEID 27
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-3,300,303)
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (176,30,295,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,54,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (159,70,295,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,146,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (159,110,295,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,163,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,150,295,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,163,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,108,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,217,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,56,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    PIN  4, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TxEn(Ports:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (320,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TxDat0(Ports:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxDv(Ports:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (320,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TxDat1(Ports:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxDat0(Ports:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (320,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ReceivePort"
      #NUMBER="0"
      #VHDL_TYPE="INTEGER range 0 to Ports"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxDat1(Ports:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #INITIAL_VALUE="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="internPort"
      #NUMBER="0"
      #VHDL_TYPE="INTEGER range 1 to Ports"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '1')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TransmitMask(Ports:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Rst"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "openFILTER" "openFILTER"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="bypassFilter:BOOLEAN:=false"
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1322461705"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,300,380)
    FREEID 29
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-2,280,361)
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (197,30,275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,54,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (152,70,275,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,201,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (199,110,275,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,89,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (154,150,275,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,134,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,87,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,132,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,75,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,56,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxDvOut"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxDatOut(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="nCheckShortFrames"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TxEnOut"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxDvIn"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (300,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TxDatOut(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxDatIn(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TxEnIn"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TxDatIn(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxErr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Rst"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "req_ack" "req_ack"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="ack_delay_g:INTEGER:=1"
    #GENERIC1="zero_delay_g:BOOLEAN:=false"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1312374302"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,160,180)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,50,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (104,30,135,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,48,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,84,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ack"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="enable"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "addr_decoder" "addr_decoder"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="addrWidth_g:INTEGER:=32"
    #GENERIC1="baseaddr_g:INTEGER:=4096"
    #GENERIC2="highaddr_g:INTEGER:=8191"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1312374300"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,260,140)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,66,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (182,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,219,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="selin"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="selout"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="addr(addrWidth_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "openMAC_cmp" "openMAC_cmp"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="mac_time_width_g:INTEGER:=32"
    #GENERIC1="gen2ndCmpTimer_g:BOOLEAN:=false"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1312374301"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,380,420)
    FREEID 28
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,360,400)
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (300,70,355,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,50,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,48,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,314,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,46,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,104,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,102,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (266,110,355,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (332,150,355,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 26
    }
    PIN  8, 0, 0
    {
     COORD (380,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="toggle"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_time(mac_time_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="addr(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="din(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (380,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dout(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (380,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="irq"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "OpenMAC_DPRpackets" "OpenMAC_DPRpackets"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="memSizeLOG2_g:INTEGER:=10"
    #GENERIC1="memSize_g:INTEGER:=1024"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1312374300"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,440,540)
    FREEID 30
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,520)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,316,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (331,30,415,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,317,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (330,70,415,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,154,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,155,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,92,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,93,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,134,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,135,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,86,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,87,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,88,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,89,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="address_a(memSizeLOG2_g-2:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="q_a(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="address_b(memSizeLOG2_g-3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="q_b(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '1')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="byteena_a(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '1')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="byteena_b(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clock_a"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clock_b"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="data_a(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="data_b(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rden_a"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rden_b"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wren_a"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wren_b"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "openMAC_DMAmaster" "openMAC_DMAmaster"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="simulate:boolean:=false"
    #GENERIC1="dma_highadr_g:integer:=31"
    #GENERIC10="fifo_data_width_g:integer:=16"
    #GENERIC11="endian_g:string:=\"little\""
    #GENERIC2="gen_tx_fifo_g:boolean:=true"
    #GENERIC3="gen_rx_fifo_g:boolean:=true"
    #GENERIC4="m_burstcount_width_g:integer:=4"
    #GENERIC5="m_burstcount_const_g:boolean:=true"
    #GENERIC6="m_tx_burst_size_g:integer:=16"
    #GENERIC7="m_rx_burst_size_g:integer:=16"
    #GENERIC8="tx_fifo_word_size_g:integer:=32"
    #GENERIC9="rx_fifo_word_size_g:integer:=32"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1322639424"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,580,700)
    FREEID 58
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-3,560,680)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,98,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,132,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,131,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,134,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,133,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (488,110,555,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (503,70,555,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (487,150,555,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (414,230,555,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
     ORIENTATION 2
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,150,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 2
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (430,190,555,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 2
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (297,270,555,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,123,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,310,555,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (222,350,555,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,122,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (260,388,559,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
     ORIENTATION 2
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,48,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,273,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,162,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (260,428,558,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (185,470,555,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (415,510,555,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (413,550,555,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 52
    }
    PIN  2, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_ack_rd"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_req_rd"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_ack_wr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_req_wr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (580,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (580,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (580,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (580,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdatavalid"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_din(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (580,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (580,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_address(dma_highadr_g:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_rx_off"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (580,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcount(m_burstcount_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (580,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_byteenable(fifo_data_width_g/8-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_tx_off"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (580,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_writedata(fifo_data_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_addr(dma_highadr_g:1)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_dout(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (580,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdata(fifo_data_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (580,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcounter(m_burstcount_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (580,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_rd_err(7:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (580,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_wr_err(7:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "OpenMAC_MII" "OpenMAC_MII"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1322461868"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,240,360)
    FREEID 31
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-3,220,342)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,54,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (83,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (152,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,107,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (154,110,215,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,55,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (143,150,215,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,100,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (122,190,215,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,62,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,143,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,79,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,56,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Data_Out(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Mii_Clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Addr(2:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Mii_Do"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Sel"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Mii_Doe"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="nBe(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (240,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="nResetOut"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="nWr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Data_In(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Mii_Di"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Rst"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE "MAC"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="1"
  }
 }
 
 BODY
 {
  GENERIC  36, 0, 0
  {
   LABEL "macGeneric"
   TEXT 
"simulate : boolean := false;\n"+
"dma_highadr_g : integer := 31;\n"+
"m_data_width_g : integer := 16;\n"+
"m_burstcount_width_g : integer := 4;\n"+
"m_burstcount_const_g : boolean := true;\n"+
"m_tx_fifo_size_g : integer := 16;\n"+
"m_rx_fifo_size_g : integer := 16;\n"+
"m_tx_burst_size_g : integer := 16;\n"+
"m_rx_burst_size_g : integer := 16;\n"+
"endian_g : string := \"little\";\n"+
"genPhyActLed_g : boolean := false;\n"+
""
   RECT (240,240,820,700)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  530, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="clk"
    #SYMBOL="Input"
   }
   COORD (360,740)
  }
  TEXT  531, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (271,723,309,758)
   ALIGN 6
   MARGINS (1,1)
   PARENT 530
  }
  INSTANCE  535, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="clkx2"
    #SYMBOL="Input"
   }
   COORD (360,780)
  }
  TEXT  536, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (242,763,309,798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 535
  }
  INSTANCE  540, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="rst"
    #SYMBOL="Input"
   }
   COORD (360,820)
  }
  TEXT  541, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (274,803,309,838)
   ALIGN 6
   MARGINS (1,1)
   PARENT 540
  }
  NET WIRE  642, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
   }
  }
  TEXT  666, 0, 0
  {
   TEXT "$#NAME"
   RECT (1284,671,1316,700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10778
  }
  NET BUS  893, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_rx_dat(1:0)"
   }
  }
  TEXT  894, 0, 0
  {
   TEXT "$#NAME"
   RECT (1213,1031,1388,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10780
  }
  NET BUS  898, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_tx_dat(1:0)"
   }
  }
  TEXT  899, 0, 0
  {
   TEXT "$#NAME"
   RECT (1773,951,1947,980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10793
  }
  NET WIRE  903, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_rx_dv"
   }
  }
  TEXT  904, 0, 0
  {
   TEXT "$#NAME"
   RECT (1242,1071,1359,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10779
  }
  NET WIRE  908, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_tx_en"
   }
  }
  TEXT  909, 0, 0
  {
   TEXT "$#NAME"
   RECT (1801,991,1919,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10792
  }
  VHDLDESIGNUNITHDR  4718, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"--\n"+
"-- This is the top level of openMAC. \n"+
"-- It instantiates openMAC, openHUB, openFILTER and other components for the\n"+
"--  MAC-layer.\n"+
"--\n"+
"-------------------------------------------------------------------------------\n"+
"--\n"+
"-- 2011-07-26\tV0.01\tzelenkaj\tFirst version\n"+
"-- 2011-10-11\tV0.02\tzelenkaj\tack for pkt was clocked by clk50\n"+
"-- 2011-10-13\tV0.03\tzelenkaj\tchanged names of instances\n"+
"-- 2011-11-07\tV0.04\tzelenkaj\tadded big/little endian consideration\n"+
"--\t\t\t\t\tminor changes in SMI core generation\n"+
"-- 2011-11-28\tV0.05\tzelenkaj\tAdded DMA observer\n"+
"-- 2011-11-29\tV0.06\tzelenkaj\twaitrequest for mac_reg is gen. once\n"+
"--\n"+
"-------------------------------------------------------------------------------\n"+
"\n"+
"LIBRARY ieee;\n"+
"USE ieee.std_logic_1164.ALL;\n"+
"USE ieee.std_logic_arith.ALL;\n"+
"USE ieee.std_logic_unsigned.ALL;"
   RECT (880,240,2360,460)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Courier New")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
  }
  NET BUS  4828, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="hub_rx(1:0)"
   }
  }
  TEXT  4829, 0, 0
  {
   TEXT "$#NAME"
   RECT (1238,1110,1363,1139)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10781
  }
  INSTANCE  4896, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U9"
    #SYMBOL="inv"
   }
   COORD (2000,680)
   VERTEXES ( (2,10726), (4,10708) )
  }
  INSTANCE  4902, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U10"
    #SYMBOL="inv"
   }
   COORD (2000,720)
   VERTEXES ( (2,10728), (4,10712) )
  }
  INSTANCE  4914, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="mac_tx_irq"
    #SYMBOL="Output"
   }
   COORD (2740,700)
   VERTEXES ( (2,14706) )
  }
  TEXT  4915, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,683,2936,718)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4914
  }
  INSTANCE  4919, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="mac_rx_irq"
    #SYMBOL="Output"
   }
   COORD (2740,740)
   VERTEXES ( (2,14707) )
  }
  TEXT  4920, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,723,2938,758)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4919
  }
  INSTANCE  5035, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or2"
    #LIBRARY="#builtin"
    #REFERENCE="U11"
    #SYMBOL="or2"
   }
   COORD (2540,600)
   VERTEXES ( (4,15331), (2,15334), (6,15342) )
  }
  INSTANCE  5044, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="s_irq"
    #SYMBOL="Output"
   }
   COORD (2740,640)
   VERTEXES ( (2,15332) )
  }
  TEXT  5045, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,623,2858,658)
   ALIGN 4
   MARGINS (1,1)
   PARENT 5044
  }
  NET WIRE  5068, 0, 0
  NET WIRE  5086, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_tx_irq_s"
   }
  }
  TEXT  5087, 0, 0
  {
   TEXT "$#NAME"
   RECT (2278,670,2421,699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 15340
  }
  NET WIRE  5091, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_rx_irq_s"
   }
  }
  TEXT  5092, 0, 0
  {
   TEXT "$#NAME"
   RECT (2276,710,2420,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 15348
  }
  NET WIRE  5140, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_tx_irq_s_n"
   }
  }
  TEXT  5141, 0, 0
  {
   TEXT "$#NAME"
   RECT (1795,670,1965,699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10782
  }
  NET WIRE  5145, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_rx_irq_s_n"
   }
  }
  TEXT  5146, 0, 0
  {
   TEXT "$#NAME"
   RECT (1795,710,1966,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10783
  }
  TEXT  5215, 0, 0
  {
   TEXT "$#NAME"
   RECT (1232,710,1369,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10784
  }
  TEXT  5220, 0, 0
  {
   TEXT "$#NAME"
   RECT (1234,750,1366,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10785
  }
  TEXT  5225, 0, 0
  {
   TEXT "$#NAME"
   RECT (1232,790,1369,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10786
  }
  TEXT  5230, 0, 0
  {
   TEXT "$#NAME"
   RECT (1219,830,1382,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10787
  }
  TEXT  5235, 0, 0
  {
   TEXT "$#NAME"
   RECT (1215,870,1386,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10788
  }
  TEXT  5240, 0, 0
  {
   TEXT "$#NAME"
   RECT (1223,910,1378,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10789
  }
  TEXT  5245, 0, 0
  {
   TEXT "$#NAME"
   RECT (1775,630,1945,659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10794
  }
  INSTANCE  5249, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U12"
    #SYMBOL="inv"
   }
   COORD (1080,720)
   VERTEXES ( (2,10742), (4,10731) )
  }
  INSTANCE  5250, 0, 0
  {
   VARIABLES
   {
    #ARRAY="2"
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U13"
    #SYMBOL="inv"
   }
   COORD (1080,840)
   VERTEXES ( (2,10744), (4,10737) )
  }
  TEXT  5259, 0, 0
  {
   TEXT "$#NAME"
   RECT (925,710,1035,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10790
  }
  TEXT  5267, 0, 0
  {
   TEXT "$#NAME"
   RECT (912,830,1048,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10791
  }
  TEXT  5289, 0, 0
  {
   TEXT "@INSTANCE_ARRAY"
   RECT (1080,881,1107,914)
   PARENT 5250
  }
  NET BUS  6235, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_time(31:0)"
   }
  }
  TEXT  6236, 0, 0
  {
   TEXT "$#NAME"
   RECT (1777,1030,1944,1059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10795
  }
  NET BUS  6447, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_dout(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  6470, 0, 0
  {
   TEXT "$#NAME"
   RECT (1762,871,2078,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10801
  }
  TEXT  6474, 0, 0
  {
   TEXT "$#NAME"
   RECT (1794,911,1966,940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10798
  }
  TEXT  6478, 0, 0
  {
   TEXT "$#NAME"
   RECT (1251,951,1350,980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14511
  }
  TEXT  6482, 0, 0
  {
   TEXT "$#NAME"
   RECT (1222,991,1379,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10800
  }
  NET BUS  6528, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_addr(dma_highadr_g:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET BUS  7825, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_din(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET WIRE  7826, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_ack"
   }
  }
  NET WIRE  7827, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_write_n"
   }
  }
  NET WIRE  7828, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_write"
   }
  }
  NET BUS  7829, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_be(1:0)"
   }
  }
  NET WIRE  7830, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_selram"
   }
  }
  NET WIRE  7831, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_selcont"
   }
  }
  NET BUS  7832, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_be_n(1:0)"
   }
  }
  NET BUS  7833, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_addr(10:1)"
   }
  }
  NET BUS  7834, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_din(15:0)"
   }
  }
  NET BUS  7835, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_dout(15:0)"
   }
  }
  INSTANCE  10697, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="OpenMAC_phyAct"
    #GENERIC0="iBlinkFreq_g : INTEGER := 6"
    #IMPL="rtl"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_PHY_ACT"
    #SYMBOL="OpenMAC_phyAct"
   }
   COORD (1460,1700)
   VERTEXES ( (2,43627), (6,43629), (8,43631), (10,43633), (4,43635) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  10698, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1460,1644,1671,1679)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10697
  }
  TEXT  10702, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1460,1920,1699,1955)
   MARGINS (1,1)
   PARENT 10697
  }
  VTX  10708, 0, 0
  {
   COORD (2120,700)
  }
  VTX  10712, 0, 0
  {
   COORD (2120,740)
  }
  VTX  10718, 0, 0
  {
   COORD (1200,700)
  }
  VTX  10719, 0, 0
  {
   COORD (1400,700)
  }
  VTX  10720, 0, 0
  {
   COORD (1200,1100)
  }
  VTX  10721, 0, 0
  {
   COORD (1400,1100)
  }
  VTX  10722, 0, 0
  {
   COORD (1200,1060)
  }
  VTX  10723, 0, 0
  {
   COORD (1400,1060)
  }
  VTX  10724, 0, 0
  {
   COORD (1400,1140)
  }
  VTX  10725, 0, 0
  {
   COORD (1200,1140)
  }
  VTX  10726, 0, 0
  {
   COORD (2000,700)
  }
  VTX  10727, 0, 0
  {
   COORD (1760,700)
  }
  VTX  10728, 0, 0
  {
   COORD (2000,740)
  }
  VTX  10729, 0, 0
  {
   COORD (1760,740)
  }
  VTX  10730, 0, 0
  {
   COORD (1400,740)
  }
  VTX  10731, 0, 0
  {
   COORD (1200,740)
  }
  VTX  10732, 0, 0
  {
   COORD (1400,780)
  }
  VTX  10733, 0, 0
  {
   COORD (1200,780)
  }
  VTX  10734, 0, 0
  {
   COORD (1400,820)
  }
  VTX  10735, 0, 0
  {
   COORD (1200,820)
  }
  VTX  10736, 0, 0
  {
   COORD (1400,860)
  }
  VTX  10737, 0, 0
  {
   COORD (1200,860)
  }
  VTX  10738, 0, 0
  {
   COORD (1400,900)
  }
  VTX  10739, 0, 0
  {
   COORD (1200,900)
  }
  VTX  10740, 0, 0
  {
   COORD (1400,940)
  }
  VTX  10741, 0, 0
  {
   COORD (1200,940)
  }
  VTX  10742, 0, 0
  {
   COORD (1080,740)
  }
  VTX  10743, 0, 0
  {
   COORD (880,740)
  }
  VTX  10744, 0, 0
  {
   COORD (1080,860)
  }
  VTX  10745, 0, 0
  {
   COORD (880,860)
  }
  VTX  10746, 0, 0
  {
   COORD (1760,1020)
  }
  VTX  10747, 0, 0
  {
   COORD (2020,1020)
  }
  VTX  10748, 0, 0
  {
   COORD (1760,980)
  }
  VTX  10749, 0, 0
  {
   COORD (2020,980)
  }
  VTX  10750, 0, 0
  {
   COORD (1760,660)
  }
  VTX  10751, 0, 0
  {
   COORD (2020,660)
  }
  VTX  10752, 0, 0
  {
   COORD (1760,1060)
  }
  VTX  10753, 0, 0
  {
   COORD (2020,1060)
  }
  VTX  10758, 0, 0
  {
   COORD (1760,940)
  }
  VTX  10759, 0, 0
  {
   COORD (2020,940)
  }
  VTX  10762, 0, 0
  {
   COORD (1200,1020)
  }
  VTX  10763, 0, 0
  {
   COORD (1400,1020)
  }
  VTX  10764, 0, 0
  {
   COORD (1760,900)
  }
  VTX  10765, 0, 0
  {
   COORD (2120,900)
  }
  WIRE  10778, 0, 0
  {
   NET 642
   VTX 10718, 10719
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10779, 0, 0
  {
   NET 903
   VTX 10720, 10721
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10780, 0, 0
  {
   NET 893
   VTX 10722, 10723
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10781, 0, 0
  {
   NET 4828
   VTX 10724, 10725
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10782, 0, 0
  {
   NET 5140
   VTX 10726, 10727
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10783, 0, 0
  {
   NET 5145
   VTX 10728, 10729
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10784, 0, 0
  {
   NET 7827
   VTX 10730, 10731
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10785, 0, 0
  {
   NET 7830
   VTX 10732, 10733
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10786, 0, 0
  {
   NET 7831
   VTX 10734, 10735
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10787, 0, 0
  {
   NET 7832
   VTX 10736, 10737
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10788, 0, 0
  {
   NET 7833
   VTX 10738, 10739
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10789, 0, 0
  {
   NET 7834
   VTX 10740, 10741
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10790, 0, 0
  {
   NET 7828
   VTX 10742, 10743
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10791, 0, 0
  {
   NET 7829
   VTX 10744, 10745
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10792, 0, 0
  {
   NET 908
   VTX 10746, 10747
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10793, 0, 0
  {
   NET 898
   VTX 10748, 10749
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10794, 0, 0
  {
   NET 7835
   VTX 10750, 10751
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10795, 0, 0
  {
   NET 6235
   VTX 10752, 10753
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10798, 0, 0
  {
   NET 6447
   VTX 10758, 10759
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10800, 0, 0
  {
   NET 7825
   VTX 10762, 10763
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10801, 0, 0
  {
   NET 6528
   VTX 10764, 10765
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  10816, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  TEXT  10827, 0, 0
  {
   TEXT "$#NAME"
   RECT (1374,1710,1406,1739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43637
  }
  TEXT  10835, 0, 0
  {
   TEXT "$#NAME"
   RECT (1376,1750,1405,1779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43638
  }
  TEXT  10839, 0, 0
  {
   TEXT "$#NAME"
   RECT (1331,1790,1449,1819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43639
  }
  TEXT  10843, 0, 0
  {
   TEXT "$#NAME"
   RECT (1332,1830,1449,1859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43640
  }
  NET WIRE  10895, 0, 0
  {
   VARIABLES
   {
    #NAME="act_led"
   }
  }
  INSTANCE  10896, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="act_led"
    #SYMBOL="Output"
   }
   COORD (1760,1740)
   VERTEXES ( (2,43636) )
  }
  TEXT  10897, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1812,1723,1908,1758)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10896
  }
  NET BUS  13026, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_be(1:0)"
   }
  }
  TEXT  13028, 0, 0
  {
   TEXT "$#NAME"
   RECT (1911,1350,2049,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43505
  }
  INSTANCE  13034, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
   }
   COORD (1880,1380)
   ORIENTATION 2
   VERTEXES ( (2,43504) )
  }
  TEXT  13035, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1806,1333,1869,1368)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13034
  }
  TEXT  13487, 0, 0
  {
   TEXT "$#NAME"
   RECT (870,930,1030,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14509
  }
  INSTANCE  13492, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or2"
    #LIBRARY="#builtin"
    #REFERENCE="U37"
    #SYMBOL="or2"
   }
   COORD (1040,940)
   VERTEXES ( (6,14504), (2,14505), (4,14508) )
  }
  TEXT  13502, 0, 0
  {
   TEXT "$#NAME"
   RECT (869,970,1031,999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14510
  }
  NET WIRE  13506, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_ack_read"
   }
  }
  NET WIRE  13507, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_ack_write"
   }
  }
  VTX  14503, 0, 0
  {
   COORD (860,960)
  }
  VTX  14504, 0, 0
  {
   COORD (1040,960)
  }
  VTX  14505, 0, 0
  {
   COORD (1040,1000)
  }
  VTX  14506, 0, 0
  {
   COORD (860,1000)
  }
  VTX  14507, 0, 0
  {
   COORD (1400,980)
  }
  VTX  14508, 0, 0
  {
   COORD (1200,980)
  }
  WIRE  14509, 0, 0
  {
   NET 13506
   VTX 14503, 14504
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14510, 0, 0
  {
   NET 13507
   VTX 14505, 14506
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14511, 0, 0
  {
   NET 7826
   VTX 14507, 14508
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  14706, 0, 0
  {
   COORD (2740,700)
  }
  VTX  14707, 0, 0
  {
   COORD (2740,740)
  }
  INSTANCE  15113, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U40"
    #SYMBOL="and2"
   }
   COORD (2540,800)
   VERTEXES ( (4,15352), (6,15355), (2,15357) )
  }
  VTX  15114, 0, 0
  {
   COORD (1760,820)
  }
  VTX  15117, 0, 0
  {
   COORD (2480,820)
  }
  WIRE  15118, 0, 0
  {
   NET 16306
   VTX 15114, 15117
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  15123, 0, 0
  {
   COORD (1760,860)
  }
  VTX  15126, 0, 0
  {
   COORD (2460,860)
  }
  WIRE  15127, 0, 0
  {
   NET 16307
   VTX 15123, 15126
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  15132, 0, 0
  {
   TEXT "$#NAME"
   RECT (2072,790,2169,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 15118
  }
  TEXT  15136, 0, 0
  {
   TEXT "$#NAME"
   RECT (2077,831,2164,860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 15127
  }
  NET WIRE  15145, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_req_read"
   }
  }
  TEXT  15146, 0, 0
  {
   TEXT "$#NAME"
   RECT (2741,810,2899,839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 15354
  }
  INSTANCE  15150, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2b1"
    #LIBRARY="#builtin"
    #REFERENCE="U36"
    #SYMBOL="and2b1"
   }
   COORD (2540,900)
   VERTEXES ( (6,15362), (2,15361), (4,15359) )
  }
  TEXT  15162, 0, 0
  {
   TEXT "$#NAME"
   RECT (2740,910,2900,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 15363
  }
  NET WIRE  15166, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_req_write"
   }
  }
  VTX  15331, 0, 0
  {
   COORD (2700,640)
  }
  VTX  15332, 0, 0
  {
   COORD (2740,640)
  }
  WIRE  15333, 0, 0
  {
   NET 5068
   VTX 15331, 15332
  }
  VTX  15334, 0, 0
  {
   COORD (2540,660)
  }
  VTX  15335, 0, 0
  {
   COORD (2520,700)
  }
  VTX  15337, 0, 0
  {
   COORD (2520,660)
  }
  WIRE  15338, 0, 0
  {
   NET 5086
   VTX 15334, 15337
  }
  WIRE  15339, 0, 0
  {
   NET 5086
   VTX 15337, 15335
  }
  WIRE  15340, 0, 0
  {
   NET 5086
   VTX 10708, 15335
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  15341, 0, 0
  {
   NET 5086
   VTX 15335, 14706
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  15342, 0, 0
  {
   COORD (2540,620)
  }
  VTX  15343, 0, 0
  {
   COORD (2500,740)
  }
  VTX  15345, 0, 0
  {
   COORD (2500,620)
  }
  WIRE  15346, 0, 0
  {
   NET 5091
   VTX 15342, 15345
  }
  WIRE  15347, 0, 0
  {
   NET 5091
   VTX 15345, 15343
  }
  WIRE  15348, 0, 0
  {
   NET 5091
   VTX 10712, 15343
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  15349, 0, 0
  {
   NET 5091
   VTX 15343, 14707
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  15352, 0, 0
  {
   COORD (2700,840)
  }
  VTX  15353, 0, 0
  {
   COORD (2940,840)
  }
  WIRE  15354, 0, 0
  {
   NET 15145
   VTX 15352, 15353
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  15355, 0, 0
  {
   COORD (2540,820)
  }
  WIRE  15356, 0, 0
  {
   NET 16306
   VTX 15355, 15117
  }
  VTX  15357, 0, 0
  {
   COORD (2540,860)
  }
  WIRE  15358, 0, 0
  {
   NET 16307
   VTX 15357, 15126
  }
  VTX  15359, 0, 0
  {
   COORD (2700,940)
  }
  VTX  15360, 0, 0
  {
   COORD (2940,940)
  }
  VTX  15361, 0, 0
  {
   COORD (2540,960)
  }
  VTX  15362, 0, 0
  {
   COORD (2540,920)
  }
  WIRE  15363, 0, 0
  {
   NET 15166
   VTX 15359, 15360
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  15364, 0, 0
  {
   COORD (2460,960)
  }
  WIRE  15365, 0, 0
  {
   NET 16307
   VTX 15126, 15364
  }
  WIRE  15366, 0, 0
  {
   NET 16307
   VTX 15364, 15361
  }
  VTX  15367, 0, 0
  {
   COORD (2480,920)
  }
  WIRE  15368, 0, 0
  {
   NET 16306
   VTX 15117, 15367
  }
  WIRE  15369, 0, 0
  {
   NET 16306
   VTX 15367, 15362
  }
  NET WIRE  16306, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_req"
   }
  }
  NET WIRE  16307, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_rw"
   }
  }
  INSTANCE  24174, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="OpenMAC"
    #GENERIC0="Timer : BOOLEAN := true"
    #GENERIC1="Simulate : BOOLEAN := simulate"
    #GENERIC2="HighAdr : INTEGER := dma_highadr_g"
    #GENERIC3="TxDel : BOOLEAN := true"
    #GENERIC4="TxSyncOn : BOOLEAN := true"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_OPENMAC"
    #SYMBOL="OpenMAC"
   }
   COORD (1400,620)
   VERTEXES ( (4,10750), (6,10719), (8,10727), (10,10730), (12,10729), (14,10732), (18,10734), (20,15114), (22,10736), (24,15123), (26,10738), (28,10764), (30,10740), (32,10758), (34,14507), (36,10748), (38,10763), (40,10746), (42,10723), (44,10752), (46,10721), (48,10724), (50,41168), (52,43684), (54,43686) )
   PINPROP 54,"#PIN_STATE","0"
  }
  TEXT  24175, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1400,564,1622,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 24174
  }
  TEXT  24179, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1400,1240,1536,1275)
   MARGINS (1,1)
   PARENT 24174
  }
  TEXT  24183, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1400,1276,1757,1441)
   PARENT 24174
  }
  TEXT  24770, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1460,1956,1688,1989)
   PARENT 10697
  }
  VTX  41168, 0, 0
  {
   COORD (1400,660)
  }
  VTX  41169, 0, 0
  {
   COORD (1200,660)
  }
  WIRE  41171, 0, 0
  {
   NET 10816
   VTX 41168, 41169
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  41173, 0, 0
  {
   TEXT "$#NAME"
   RECT (1286,630,1315,659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41171
  }
  GENERATE  42215, 0, 0
  {
   VARIABLES
   {
    #CONDITION="genPhyActLed_g"
    #GENERATE_KIND="IF"
    #LABEL="genPhyActLed"
   }
   AREA (1260,1620,1920,2000)
   INSTANCES 10697
  }
  TEXT  42216, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1260,1584,1883,1619)
   ALIGN 8
   MARGINS (1,1)
   PARENT 42215
  }
  VTX  43503, 0, 0
  {
   COORD (2080,1380)
  }
  VTX  43504, 0, 0
  {
   COORD (1880,1380)
  }
  BUS  43505, 0, 0
  {
   NET 13026
   VTX 43503, 43504
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  43508, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_tx_off"
   }
  }
  TEXT  43510, 0, 0
  {
   TEXT "$#NAME"
   RECT (1811,1070,1929,1099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43688
  }
  TEXT  43553, 0, 0
  {
   TEXT "$#NAME"
   RECT (1811,1110,1930,1139)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43689
  }
  NET WIRE  43555, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_rx_off"
   }
  }
  VTX  43627, 0, 0
  {
   COORD (1460,1740)
  }
  VTX  43628, 0, 0
  {
   COORD (1320,1740)
  }
  VTX  43629, 0, 0
  {
   COORD (1460,1780)
  }
  VTX  43630, 0, 0
  {
   COORD (1320,1780)
  }
  VTX  43631, 0, 0
  {
   COORD (1460,1820)
  }
  VTX  43632, 0, 0
  {
   COORD (1320,1820)
  }
  VTX  43633, 0, 0
  {
   COORD (1460,1860)
  }
  VTX  43634, 0, 0
  {
   COORD (1320,1860)
  }
  VTX  43635, 0, 0
  {
   COORD (1620,1740)
  }
  VTX  43636, 0, 0
  {
   COORD (1760,1740)
  }
  WIRE  43637, 0, 0
  {
   NET 642
   VTX 43627, 43628
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43638, 0, 0
  {
   NET 10816
   VTX 43629, 43630
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43639, 0, 0
  {
   NET 908
   VTX 43631, 43632
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43640, 0, 0
  {
   NET 903
   VTX 43633, 43634
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43641, 0, 0
  {
   NET 10895
   VTX 43635, 43636
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  43684, 0, 0
  {
   COORD (1760,1100)
  }
  VTX  43685, 0, 0
  {
   COORD (2020,1100)
  }
  VTX  43686, 0, 0
  {
   COORD (1760,1140)
  }
  VTX  43687, 0, 0
  {
   COORD (2020,1140)
  }
  WIRE  43688, 0, 0
  {
   NET 43508
   VTX 43684, 43685
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43689, 0, 0
  {
   NET 43555
   VTX 43686, 43687
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE "MII / HUB / FILTER"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="1"
  }
 }
 
 BODY
 {
  GENERATE  956, 0, 0
  {
   VARIABLES
   {
    #CONDITION="genHub_g"
    #GENERATE_KIND="IF"
    #LABEL="genHub"
   }
   AREA (260,261,1620,2120)
   INSTANCES 24265, 24434, 24443
   ASSIGNMENTS 1760, 1974, 2000, 4844
  }
  TEXT  957, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (260,225,713,260)
   ALIGN 8
   MARGINS (1,1)
   PARENT 956
  }
  NET WIRE  975, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
   }
  }
  TEXT  1020, 0, 0
  {
   TEXT "$#NAME"
   RECT (1405,850,1569,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25323
  }
  TEXT  1024, 0, 0
  {
   TEXT "$#NAME"
   RECT (931,890,963,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25324
  }
  TEXT  1028, 0, 0
  {
   TEXT "$#NAME"
   RECT (1395,890,1579,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25325
  }
  TEXT  1032, 0, 0
  {
   TEXT "$#NAME"
   RECT (866,930,1029,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25326
  }
  TEXT  1036, 0, 0
  {
   TEXT "$#NAME"
   RECT (1395,930,1579,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25327
  }
  TEXT  1040, 0, 0
  {
   TEXT "$#NAME"
   RECT (855,970,1040,999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25328
  }
  TEXT  1048, 0, 0
  {
   TEXT "$#NAME"
   RECT (855,1010,1040,1039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25330
  }
  NET BUS  1066, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="hub_rx_dv(3:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET BUS  1067, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="hub_rx_dat0(3:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET BUS  1083, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="hub_rx_dat1(3:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET BUS  1108, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="hub_tx_en(3:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET BUS  1109, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="hub_tx_dat0(3:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET BUS  1110, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="hub_tx_dat1(3:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  1144, 0, 0
  {
   TEXT "$#NAME"
   RECT (1413,971,1544,1000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25329
  }
  TEXT  1148, 0, 0
  {
   TEXT "$#NAME"
   RECT (862,1050,1035,1079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25331
  }
  TEXT  1152, 0, 0
  {
   TEXT "$#NAME"
   RECT (857,1090,1038,1119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25332
  }
  NET WIRE  1192, 0, 0
  {
   VARIABLES
   {
    #NAME="hub_rx_port"
    #VHDL_TYPE="integer"
   }
  }
  NET WIRE  1193, 0, 0
  {
   VARIABLES
   {
    #NAME="hub_intern_port"
    #VHDL_TYPE="integer"
   }
  }
  NET BUS  1194, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="hub_tx_msk(3:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  1242, 0, 0
  {
   TEXT "$#NAME"
   RECT (932,430,964,459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25103
  }
  TEXT  1354, 0, 0
  {
   TEXT "$#NAME"
   RECT (873,670,1027,699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25112
  }
  NET BUS  1700, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="flt0_tx_dat(1:0)"
   }
  }
  NET WIRE  1701, 0, 0
  {
   VARIABLES
   {
    #NAME="flt0_tx_en"
   }
  }
  NET BUS  1702, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="flt0_rx_dat(1:0)"
   }
  }
  NET WIRE  1703, 0, 0
  {
   VARIABLES
   {
    #NAME="flt0_rx_dv"
   }
  }
  NET BUS  1756, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="flt1_tx_dat(1:0)"
   }
  }
  NET WIRE  1757, 0, 0
  {
   VARIABLES
   {
    #NAME="flt1_tx_en"
   }
  }
  NET BUS  1758, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="flt1_rx_dat(1:0)"
   }
  }
  NET WIRE  1759, 0, 0
  {
   VARIABLES
   {
    #NAME="flt1_rx_dv"
   }
  }
  SIGNALASSIGN  1760, -1, 0
  {
   LABEL "SignalAssignments_1"
   TEXT 
"--mac tx to hub rx\n"+
"hub_rx_dv(1) <= mac_tx_en;\n"+
"hub_rx_dat0(1) <= mac_tx_dat(0);\n"+
"hub_rx_dat1(1) <= mac_tx_dat(1);\n"+
"\n"+
"--hub tx to mac rx\n"+
"mac_rx_dv <= hub_tx_en(1);\n"+
"mac_rx_dat(0) <= hub_tx_dat0(1);\n"+
"mac_rx_dat(1) <= hub_tx_dat1(1);"
   RECT (300,400,820,740)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  1974, -2, 0
  {
   LABEL "SignalAssignments_2"
   TEXT 
"--filter 0 to hub rx\n"+
"hub_rx_dv(2) <= flt0_rx_dv;\n"+
"hub_rx_dat0(2) <= flt0_rx_dat(0);\n"+
"hub_rx_dat1(2) <= flt0_rx_dat(1);\n"+
"\n"+
"--hub tx to filter 0\n"+
"flt0_tx_en <= hub_tx_en(2);\n"+
"flt0_tx_dat(0) <= hub_tx_dat0(2);\n"+
"flt0_tx_dat(1) <= hub_tx_dat1(2);"
   RECT (300,820,820,1160)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  2000, -2, 0
  {
   LABEL "SignalAssignments_3"
   TEXT 
"--filter 1 to hub rx\n"+
"hub_rx_dv(3) <= flt1_rx_dv;\n"+
"hub_rx_dat0(3) <= flt1_rx_dat(0);\n"+
"hub_rx_dat1(3) <= flt1_rx_dat(1);\n"+
"\n"+
"--hub tx to filter 1\n"+
"flt1_tx_en <= hub_tx_en(3);\n"+
"flt1_tx_dat(0) <= hub_tx_dat0(3);\n"+
"flt1_tx_dat(1) <= hub_tx_dat1(3);"
   RECT (300,1240,820,1580)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  TEXT  2018, 0, 0
  {
   TEXT "$#NAME"
   RECT (1406,391,1511,420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25102
  }
  TEXT  2020, 0, 0
  {
   TEXT "$#NAME"
   RECT (885,591,991,620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25110
  }
  TEXT  2022, 0, 0
  {
   TEXT "$#NAME"
   RECT (877,631,1039,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25111
  }
  TEXT  2024, 0, 0
  {
   TEXT "$#NAME"
   RECT (1377,431,1540,460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25104
  }
  TEXT  2091, 0, 0
  {
   TEXT "$#NAME"
   RECT (1383,471,1534,500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25106
  }
  TEXT  2095, 0, 0
  {
   TEXT "$#NAME"
   RECT (863,511,1013,540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25107
  }
  TEXT  2099, 0, 0
  {
   TEXT "$#NAME"
   RECT (1357,511,1564,540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25108
  }
  TEXT  2103, 0, 0
  {
   TEXT "$#NAME"
   RECT (836,551,1044,580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25109
  }
  TEXT  2140, 0, 0
  {
   TEXT "$#NAME"
   RECT (932,1350,964,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25731
  }
  TEXT  2145, 0, 0
  {
   TEXT "$#NAME"
   RECT (872,1590,1026,1619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25740
  }
  TEXT  2151, 0, 0
  {
   TEXT "$#NAME"
   RECT (1406,1311,1511,1340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25730
  }
  TEXT  2153, 0, 0
  {
   TEXT "$#NAME"
   RECT (885,1511,991,1540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25738
  }
  TEXT  2155, 0, 0
  {
   TEXT "$#NAME"
   RECT (877,1551,1039,1580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25739
  }
  TEXT  2157, 0, 0
  {
   TEXT "$#NAME"
   RECT (1377,1351,1540,1380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25732
  }
  TEXT  2163, 0, 0
  {
   TEXT "$#NAME"
   RECT (1383,1391,1534,1420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25734
  }
  TEXT  2165, 0, 0
  {
   TEXT "$#NAME"
   RECT (863,1431,1013,1460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25735
  }
  TEXT  2167, 0, 0
  {
   TEXT "$#NAME"
   RECT (1357,1431,1564,1460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25736
  }
  TEXT  2169, 0, 0
  {
   TEXT "$#NAME"
   RECT (836,1471,1044,1500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25737
  }
  GENERATE  2375, 0, 0
  {
   VARIABLES
   {
    #CONDITION="not useRmii_g"
    #GENERATE_KIND="IF"
    #LABEL="genRmii2Mii0"
   }
   AREA (1660,261,3080,840)
   INSTANCES 2380
  }
  TEXT  2376, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1660,225,2243,260)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2375
  }
  INSTANCE  2380, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="rmii2mii"
    #LIBRARY="#default"
    #REFERENCE="THE_MII2RMII0"
    #SYMBOL="rmii2mii"
   }
   COORD (2240,380)
   VERTEXES ( (2,22770), (4,22772), (6,22774), (8,22776), (10,22778), (12,22780), (14,22782), (16,22795), (18,22977), (20,22791), (22,22971), (24,22979), (26,22973), (28,22975) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  2381, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2240,324,2444,359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2380
  }
  TEXT  2385, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2240,800,2346,835)
   MARGINS (1,1)
   PARENT 2380
  }
  TEXT  2389, 0, 0
  {
   TEXT "$#NAME"
   RECT (2092,390,2124,419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22783
  }
  TEXT  2396, 0, 0
  {
   TEXT "$#NAME"
   RECT (2094,430,2123,459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22785
  }
  NET WIRE  2403, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  GENERATE  2404, 0, 0
  {
   VARIABLES
   {
    #CONDITION="not useRmii_g and genHub_g"
    #GENERATE_KIND="IF"
    #LABEL="genRmii2Mii1"
   }
   AREA (1660,900,3080,1480)
   INSTANCES 3453
  }
  TEXT  2405, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1660,864,2440,899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2404
  }
  TEXT  3078, 0, 0
  {
   TEXT "$#NAME"
   RECT (2023,471,2174,500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22787
  }
  TEXT  3085, 0, 0
  {
   TEXT "$#NAME"
   RECT (1995,511,2202,540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22789
  }
  TEXT  3092, 0, 0
  {
   TEXT "$#NAME"
   RECT (2503,391,2653,420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22784
  }
  TEXT  3107, 0, 0
  {
   TEXT "$#NAME"
   RECT (2474,431,2682,460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22786
  }
  TEXT  3126, 0, 0
  {
   TEXT "$#NAME"
   RECT (2511,470,2665,499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22788
  }
  NET WIRE  3410, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_rx_dv_s"
   }
  }
  NET BUS  3411, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="phy0_rx_dat_s(1:0)"
   }
  }
  NET WIRE  3412, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_rx_err_s"
   }
  }
  NET WIRE  3413, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_tx_en_s"
   }
  }
  NET BUS  3414, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_tx_dat_s(1:0)"
   }
  }
  NET WIRE  3415, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_rx_dv_s"
   }
  }
  NET BUS  3416, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="phy1_rx_dat_s(1:0)"
   }
  }
  NET WIRE  3417, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_tx_en_s"
   }
  }
  NET BUS  3418, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="phy1_tx_dat_s(1:0)"
   }
  }
  INSTANCE  3453, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="rmii2mii"
    #LIBRARY="#default"
    #REFERENCE="THE_MII2RMII1"
    #SYMBOL="rmii2mii"
   }
   COORD (2240,980)
   VERTEXES ( (2,23785), (4,23806), (6,23787), (8,23808), (10,23803), (12,23810), (14,23805), (16,24100), (18,24004), (20,24102), (22,23998), (24,24006), (26,24000), (28,24002) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  3468, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2240,924,2444,959)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3453
  }
  TEXT  3469, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2240,1400,2346,1435)
   MARGINS (1,1)
   PARENT 3453
  }
  TEXT  3470, 0, 0
  {
   TEXT "$#NAME"
   RECT (2114,990,2146,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23812
  }
  TEXT  3474, 0, 0
  {
   TEXT "$#NAME"
   RECT (2116,1030,2145,1059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23813
  }
  TEXT  3498, 0, 0
  {
   TEXT "$#NAME"
   RECT (2045,1071,2196,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23821
  }
  TEXT  3501, 0, 0
  {
   TEXT "$#NAME"
   RECT (2017,1111,2224,1140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23822
  }
  TEXT  3504, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,991,2635,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23823
  }
  TEXT  3507, 0, 0
  {
   TEXT "$#NAME"
   RECT (2456,1031,2664,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23824
  }
  TEXT  3510, 0, 0
  {
   TEXT "$#NAME"
   RECT (2493,1070,2647,1099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23825
  }
  NET WIRE  3602, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_rx_err_s"
   }
  }
  INSTANCE  4085, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_rx_dv"
    #SYMBOL="Input"
   }
   COORD (2020,1220)
   VERTEXES ( (2,23999) )
  }
  TEXT  4087, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1785,1203,1969,1238)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4085
  }
  INSTANCE  4088, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii1_rx_dat(3:0)"
    #SYMBOL="BusInput"
   }
   COORD (2020,1300)
   VERTEXES ( (2,24001) )
  }
  TEXT  4090, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1714,1283,1969,1318)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4088
  }
  INSTANCE  4102, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_tx_en"
    #SYMBOL="Output"
   }
   COORD (2740,1140)
   VERTEXES ( (2,24101) )
  }
  TEXT  4104, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,1123,2977,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4102
  }
  INSTANCE  4108, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii1_tx_dat(3:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2740,1180)
   VERTEXES ( (2,24103) )
  }
  TEXT  4110, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,1163,3045,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4108
  }
  INSTANCE  4129, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_rx_clk"
    #SYMBOL="Input"
   }
   COORD (2020,1340)
   VERTEXES ( (2,24003) )
  }
  TEXT  4131, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1778,1323,1969,1358)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4129
  }
  INSTANCE  4134, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_tx_clk"
    #SYMBOL="Input"
   }
   COORD (2020,1180)
   VERTEXES ( (2,24005) )
  }
  TEXT  4136, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1780,1163,1969,1198)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4134
  }
  INSTANCE  4144, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_rx_err"
    #SYMBOL="Input"
   }
   COORD (2020,1260)
   VERTEXES ( (2,24007) )
  }
  TEXT  4146, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1778,1243,1969,1278)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4144
  }
  SIGNALASSIGN  4844, 0, 0
  {
   LABEL "SignalAssignments_4"
   TEXT 
"--convert to std_logic_vector\n"+
"hub_rx <= conv_std_logic_vector(hub_rx_port,hub_rx'length);\n"+
"\n"+
"--set intern port\n"+
"hub_intern_port <= 1;\n"+
"\n"+
"--set tx mask\n"+
"hub_tx_msk <= (others => '1');"
   RECT (300,1760,1600,2080)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERIC  10920, 0, 0
  {
   LABEL "macRmiiGeneric"
   TEXT 
"genHub_g : boolean := false;\n"+
"useRmii_g : boolean := true;\n"+
""
   RECT (1660,1680,2220,1960)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  20158, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
   }
   COORD (960,500)
   ORIENTATION 8
   VERTEXES ( (2,25085) )
  }
  TEXT  20159, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (837,463,900,498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20158
   ORIENTATION 4
  }
  NET WIRE  20163, 0, 0
  INSTANCE  20167, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
   }
   COORD (960,1420)
   ORIENTATION 8
   VERTEXES ( (2,25713) )
  }
  TEXT  20168, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (837,1383,900,1418)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20167
   ORIENTATION 4
  }
  NET WIRE  20169, 0, 0
  INSTANCE  20271, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_rx_dv"
    #SYMBOL="Input"
   }
   COORD (2020,620)
   VERTEXES ( (2,22972) )
  }
  TEXT  20273, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1785,603,1969,638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20271
  }
  INSTANCE  20274, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii0_rx_dat(3:0)"
    #SYMBOL="BusInput"
   }
   COORD (2020,700)
   VERTEXES ( (2,22974) )
  }
  TEXT  20276, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1714,683,1969,718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20274
  }
  INSTANCE  20281, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_rx_clk"
    #SYMBOL="Input"
   }
   COORD (2020,740)
   VERTEXES ( (2,22976) )
  }
  TEXT  20283, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1778,723,1969,758)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20281
  }
  INSTANCE  20286, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_tx_clk"
    #SYMBOL="Input"
   }
   COORD (2020,580)
   VERTEXES ( (2,22978) )
  }
  TEXT  20288, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1780,563,1969,598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20286
  }
  INSTANCE  20291, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_rx_err"
    #SYMBOL="Input"
   }
   COORD (2020,660)
   VERTEXES ( (2,22980) )
  }
  TEXT  20293, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1778,643,1969,678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20291
  }
  INSTANCE  20302, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_tx_en"
    #SYMBOL="Output"
   }
   COORD (2740,540)
   VERTEXES ( (2,22796) )
  }
  TEXT  20304, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,523,2977,558)
   ALIGN 4
   MARGINS (1,1)
   PARENT 20302
  }
  INSTANCE  20305, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii0_tx_dat(3:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2740,580)
   VERTEXES ( (2,22790) )
  }
  TEXT  20307, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,563,3045,598)
   ALIGN 4
   MARGINS (1,1)
   PARENT 20305
  }
  VTX  22769, 0, 0
  {
   COORD (1980,420)
  }
  VTX  22770, 0, 0
  {
   COORD (2240,420)
  }
  VTX  22771, 0, 0
  {
   COORD (2700,420)
  }
  VTX  22772, 0, 0
  {
   COORD (2460,420)
  }
  VTX  22773, 0, 0
  {
   COORD (1980,460)
  }
  VTX  22774, 0, 0
  {
   COORD (2240,460)
  }
  VTX  22775, 0, 0
  {
   COORD (2700,460)
  }
  VTX  22776, 0, 0
  {
   COORD (2460,460)
  }
  VTX  22777, 0, 0
  {
   COORD (1980,500)
  }
  VTX  22778, 0, 0
  {
   COORD (2240,500)
  }
  VTX  22779, 0, 0
  {
   COORD (2700,500)
  }
  VTX  22780, 0, 0
  {
   COORD (2460,500)
  }
  VTX  22781, 0, 0
  {
   COORD (1980,540)
  }
  VTX  22782, 0, 0
  {
   COORD (2240,540)
  }
  WIRE  22783, 0, 0
  {
   NET 975
   VTX 22769, 22770
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  22784, 0, 0
  {
   NET 3410
   VTX 22771, 22772
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  22785, 0, 0
  {
   NET 2403
   VTX 22773, 22774
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  22786, 0, 0
  {
   NET 3411
   VTX 22775, 22776
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  22787, 0, 0
  {
   NET 3413
   VTX 22777, 22778
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  22788, 0, 0
  {
   NET 3412
   VTX 22779, 22780
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  22789, 0, 0
  {
   NET 3414
   VTX 22781, 22782
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22790, 0, 0
  {
   COORD (2740,580)
  }
  VTX  22791, 0, 0
  {
   COORD (2460,580)
  }
  BUS  22793, 0, 0
  {
   NET 22794
   VTX 22790, 22791
  }
  NET BUS  22794, 0, 0
  VTX  22795, 0, 0
  {
   COORD (2460,540)
  }
  VTX  22796, 0, 0
  {
   COORD (2740,540)
  }
  WIRE  22798, 0, 0
  {
   NET 22799
   VTX 22795, 22796
  }
  NET WIRE  22799, 0, 0
  NET WIRE  22800, 0, 0
  NET WIRE  22808, 0, 0
  NET WIRE  22812, 0, 0
  NET WIRE  22816, 0, 0
  NET BUS  22820, 0, 0
  VTX  22971, 0, 0
  {
   COORD (2240,620)
  }
  VTX  22972, 0, 0
  {
   COORD (2020,620)
  }
  VTX  22973, 0, 0
  {
   COORD (2240,700)
  }
  VTX  22974, 0, 0
  {
   COORD (2020,700)
  }
  VTX  22975, 0, 0
  {
   COORD (2240,740)
  }
  VTX  22976, 0, 0
  {
   COORD (2020,740)
  }
  VTX  22977, 0, 0
  {
   COORD (2240,580)
  }
  VTX  22978, 0, 0
  {
   COORD (2020,580)
  }
  VTX  22979, 0, 0
  {
   COORD (2240,660)
  }
  VTX  22980, 0, 0
  {
   COORD (2020,660)
  }
  WIRE  22981, 0, 0
  {
   NET 22800
   VTX 22971, 22972
  }
  BUS  22982, 0, 0
  {
   NET 22820
   VTX 22973, 22974
  }
  WIRE  22983, 0, 0
  {
   NET 22808
   VTX 22975, 22976
  }
  WIRE  22984, 0, 0
  {
   NET 22812
   VTX 22977, 22978
  }
  WIRE  22985, 0, 0
  {
   NET 22816
   VTX 22979, 22980
  }
  VTX  23784, 0, 0
  {
   COORD (2020,1020)
  }
  VTX  23785, 0, 0
  {
   COORD (2240,1020)
  }
  VTX  23786, 0, 0
  {
   COORD (2020,1060)
  }
  VTX  23787, 0, 0
  {
   COORD (2240,1060)
  }
  VTX  23802, 0, 0
  {
   COORD (2020,1100)
  }
  VTX  23803, 0, 0
  {
   COORD (2240,1100)
  }
  VTX  23804, 0, 0
  {
   COORD (2020,1140)
  }
  VTX  23805, 0, 0
  {
   COORD (2240,1140)
  }
  VTX  23806, 0, 0
  {
   COORD (2460,1020)
  }
  VTX  23807, 0, 0
  {
   COORD (2680,1020)
  }
  VTX  23808, 0, 0
  {
   COORD (2460,1060)
  }
  VTX  23809, 0, 0
  {
   COORD (2680,1060)
  }
  VTX  23810, 0, 0
  {
   COORD (2460,1100)
  }
  VTX  23811, 0, 0
  {
   COORD (2680,1100)
  }
  WIRE  23812, 0, 0
  {
   NET 975
   VTX 23784, 23785
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  23813, 0, 0
  {
   NET 2403
   VTX 23786, 23787
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  23821, 0, 0
  {
   NET 3417
   VTX 23802, 23803
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  23822, 0, 0
  {
   NET 3418
   VTX 23804, 23805
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  23823, 0, 0
  {
   NET 3415
   VTX 23806, 23807
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  23824, 0, 0
  {
   NET 3416
   VTX 23808, 23809
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  23825, 0, 0
  {
   NET 3602
   VTX 23810, 23811
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  23827, 0, 0
  NET WIRE  23835, 0, 0
  NET WIRE  23839, 0, 0
  NET WIRE  23843, 0, 0
  NET BUS  23847, 0, 0
  VTX  23998, 0, 0
  {
   COORD (2240,1220)
  }
  VTX  23999, 0, 0
  {
   COORD (2020,1220)
  }
  VTX  24000, 0, 0
  {
   COORD (2240,1300)
  }
  VTX  24001, 0, 0
  {
   COORD (2020,1300)
  }
  VTX  24002, 0, 0
  {
   COORD (2240,1340)
  }
  VTX  24003, 0, 0
  {
   COORD (2020,1340)
  }
  VTX  24004, 0, 0
  {
   COORD (2240,1180)
  }
  VTX  24005, 0, 0
  {
   COORD (2020,1180)
  }
  VTX  24006, 0, 0
  {
   COORD (2240,1260)
  }
  VTX  24007, 0, 0
  {
   COORD (2020,1260)
  }
  WIRE  24008, 0, 0
  {
   NET 23827
   VTX 23998, 23999
  }
  BUS  24009, 0, 0
  {
   NET 23847
   VTX 24000, 24001
  }
  WIRE  24010, 0, 0
  {
   NET 23835
   VTX 24002, 24003
  }
  WIRE  24011, 0, 0
  {
   NET 23839
   VTX 24004, 24005
  }
  WIRE  24012, 0, 0
  {
   NET 23843
   VTX 24006, 24007
  }
  NET WIRE  24013, 0, 0
  NET BUS  24021, 0, 0
  VTX  24100, 0, 0
  {
   COORD (2460,1140)
  }
  VTX  24101, 0, 0
  {
   COORD (2740,1140)
  }
  VTX  24102, 0, 0
  {
   COORD (2460,1180)
  }
  VTX  24103, 0, 0
  {
   COORD (2740,1180)
  }
  WIRE  24104, 0, 0
  {
   NET 24013
   VTX 24100, 24101
  }
  BUS  24105, 0, 0
  {
   NET 24021
   VTX 24102, 24103
  }
  INSTANCE  24265, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="OpenHUB"
    #GENERIC0="Ports : INTEGER := 3"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_OPENHUB"
    #SYMBOL="OpenHUB"
   }
   COORD (1060,840)
   VERTEXES ( (4,25303), (6,25305), (8,25307), (10,25309), (12,25311), (14,25313), (16,25315), (18,25317), (20,25319), (22,25321), (24,41204) )
   PINPROP 24,"#PIN_STATE","0"
  }
  TEXT  24266, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1060,784,1280,819)
   ALIGN 8
   MARGINS (1,1)
   PARENT 24265
  }
  TEXT  24270, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1060,1160,1194,1195)
   MARGINS (1,1)
   PARENT 24265
  }
  TEXT  24413, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1060,1196,1194,1229)
   PARENT 24265
  }
  INSTANCE  24434, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="openFILTER"
    #GENERIC0="bypassFilter : BOOLEAN := not useRmii_g"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_OPENFILTER0"
    #SYMBOL="openFILTER"
   }
   COORD (1060,380)
   VERTEXES ( (4,25080), (6,25082), (8,25084), (10,25086), (12,25088), (14,25090), (16,25092), (18,25094), (20,25096), (22,25098), (24,25100), (26,41177) )
   PINPROP 26,"#PIN_STATE","0"
  }
  TEXT  24435, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1060,324,1335,359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 24434
  }
  TEXT  24439, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1060,760,1226,795)
   MARGINS (1,1)
   PARENT 24434
  }
  INSTANCE  24443, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="openFILTER"
    #GENERIC0="bypassFilter : BOOLEAN := not useRmii_g"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_OPENFILTER1"
    #SYMBOL="openFILTER"
   }
   COORD (1060,1300)
   VERTEXES ( (4,25708), (6,25710), (8,25712), (10,25714), (12,25716), (14,25718), (16,25720), (18,25722), (20,25724), (22,25726), (24,25728), (26,41186) )
   PINPROP 26,"#PIN_STATE","0"
  }
  TEXT  24444, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1060,1244,1335,1279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 24443
  }
  TEXT  24448, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1060,1680,1226,1715)
   MARGINS (1,1)
   PARENT 24443
  }
  VTX  25079, 0, 0
  {
   COORD (1580,420)
  }
  VTX  25080, 0, 0
  {
   COORD (1360,420)
  }
  VTX  25081, 0, 0
  {
   COORD (840,460)
  }
  VTX  25082, 0, 0
  {
   COORD (1060,460)
  }
  VTX  25083, 0, 0
  {
   COORD (1580,460)
  }
  VTX  25084, 0, 0
  {
   COORD (1360,460)
  }
  VTX  25085, 0, 0
  {
   COORD (960,500)
  }
  VTX  25086, 0, 0
  {
   COORD (1060,500)
  }
  VTX  25087, 0, 0
  {
   COORD (1580,500)
  }
  VTX  25088, 0, 0
  {
   COORD (1360,500)
  }
  VTX  25089, 0, 0
  {
   COORD (840,540)
  }
  VTX  25090, 0, 0
  {
   COORD (1060,540)
  }
  VTX  25091, 0, 0
  {
   COORD (1580,540)
  }
  VTX  25092, 0, 0
  {
   COORD (1360,540)
  }
  VTX  25093, 0, 0
  {
   COORD (840,580)
  }
  VTX  25094, 0, 0
  {
   COORD (1060,580)
  }
  VTX  25095, 0, 0
  {
   COORD (840,620)
  }
  VTX  25096, 0, 0
  {
   COORD (1060,620)
  }
  VTX  25097, 0, 0
  {
   COORD (840,660)
  }
  VTX  25098, 0, 0
  {
   COORD (1060,660)
  }
  VTX  25099, 0, 0
  {
   COORD (840,700)
  }
  VTX  25100, 0, 0
  {
   COORD (1060,700)
  }
  WIRE  25102, 0, 0
  {
   NET 1703
   VTX 25079, 25080
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25103, 0, 0
  {
   NET 975
   VTX 25081, 25082
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25104, 0, 0
  {
   NET 1702
   VTX 25083, 25084
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25105, 0, 0
  {
   NET 20163
   VTX 25085, 25086
  }
  WIRE  25106, 0, 0
  {
   NET 3413
   VTX 25087, 25088
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25107, 0, 0
  {
   NET 3410
   VTX 25089, 25090
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25108, 0, 0
  {
   NET 3414
   VTX 25091, 25092
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25109, 0, 0
  {
   NET 3411
   VTX 25093, 25094
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25110, 0, 0
  {
   NET 1701
   VTX 25095, 25096
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25111, 0, 0
  {
   NET 1700
   VTX 25097, 25098
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25112, 0, 0
  {
   NET 3412
   VTX 25099, 25100
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  25302, 0, 0
  {
   COORD (1600,880)
  }
  VTX  25303, 0, 0
  {
   COORD (1380,880)
  }
  VTX  25304, 0, 0
  {
   COORD (840,920)
  }
  VTX  25305, 0, 0
  {
   COORD (1060,920)
  }
  VTX  25306, 0, 0
  {
   COORD (1600,920)
  }
  VTX  25307, 0, 0
  {
   COORD (1380,920)
  }
  VTX  25308, 0, 0
  {
   COORD (840,960)
  }
  VTX  25309, 0, 0
  {
   COORD (1060,960)
  }
  VTX  25310, 0, 0
  {
   COORD (1600,960)
  }
  VTX  25311, 0, 0
  {
   COORD (1380,960)
  }
  VTX  25312, 0, 0
  {
   COORD (840,1000)
  }
  VTX  25313, 0, 0
  {
   COORD (1060,1000)
  }
  VTX  25314, 0, 0
  {
   COORD (1600,1000)
  }
  VTX  25315, 0, 0
  {
   COORD (1380,1000)
  }
  VTX  25316, 0, 0
  {
   COORD (840,1040)
  }
  VTX  25317, 0, 0
  {
   COORD (1060,1040)
  }
  VTX  25318, 0, 0
  {
   COORD (840,1080)
  }
  VTX  25319, 0, 0
  {
   COORD (1060,1080)
  }
  VTX  25320, 0, 0
  {
   COORD (840,1120)
  }
  VTX  25321, 0, 0
  {
   COORD (1060,1120)
  }
  BUS  25323, 0, 0
  {
   NET 1108
   VTX 25302, 25303
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25324, 0, 0
  {
   NET 975
   VTX 25304, 25305
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25325, 0, 0
  {
   NET 1109
   VTX 25306, 25307
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25326, 0, 0
  {
   NET 1066
   VTX 25308, 25309
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25327, 0, 0
  {
   NET 1110
   VTX 25310, 25311
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25328, 0, 0
  {
   NET 1067
   VTX 25312, 25313
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25329, 0, 0
  {
   NET 1192
   VTX 25314, 25315
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25330, 0, 0
  {
   NET 1083
   VTX 25316, 25317
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25331, 0, 0
  {
   NET 1193
   VTX 25318, 25319
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25332, 0, 0
  {
   NET 1194
   VTX 25320, 25321
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  25707, 0, 0
  {
   COORD (1580,1340)
  }
  VTX  25708, 0, 0
  {
   COORD (1360,1340)
  }
  VTX  25709, 0, 0
  {
   COORD (840,1380)
  }
  VTX  25710, 0, 0
  {
   COORD (1060,1380)
  }
  VTX  25711, 0, 0
  {
   COORD (1580,1380)
  }
  VTX  25712, 0, 0
  {
   COORD (1360,1380)
  }
  VTX  25713, 0, 0
  {
   COORD (960,1420)
  }
  VTX  25714, 0, 0
  {
   COORD (1060,1420)
  }
  VTX  25715, 0, 0
  {
   COORD (1580,1420)
  }
  VTX  25716, 0, 0
  {
   COORD (1360,1420)
  }
  VTX  25717, 0, 0
  {
   COORD (840,1460)
  }
  VTX  25718, 0, 0
  {
   COORD (1060,1460)
  }
  VTX  25719, 0, 0
  {
   COORD (1580,1460)
  }
  VTX  25720, 0, 0
  {
   COORD (1360,1460)
  }
  VTX  25721, 0, 0
  {
   COORD (840,1500)
  }
  VTX  25722, 0, 0
  {
   COORD (1060,1500)
  }
  VTX  25723, 0, 0
  {
   COORD (840,1540)
  }
  VTX  25724, 0, 0
  {
   COORD (1060,1540)
  }
  VTX  25725, 0, 0
  {
   COORD (840,1580)
  }
  VTX  25726, 0, 0
  {
   COORD (1060,1580)
  }
  VTX  25727, 0, 0
  {
   COORD (840,1620)
  }
  VTX  25728, 0, 0
  {
   COORD (1060,1620)
  }
  WIRE  25730, 0, 0
  {
   NET 1759
   VTX 25707, 25708
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25731, 0, 0
  {
   NET 975
   VTX 25709, 25710
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25732, 0, 0
  {
   NET 1758
   VTX 25711, 25712
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25733, 0, 0
  {
   NET 20169
   VTX 25713, 25714
  }
  WIRE  25734, 0, 0
  {
   NET 3417
   VTX 25715, 25716
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25735, 0, 0
  {
   NET 3415
   VTX 25717, 25718
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25736, 0, 0
  {
   NET 3418
   VTX 25719, 25720
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25737, 0, 0
  {
   NET 3416
   VTX 25721, 25722
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25738, 0, 0
  {
   NET 1757
   VTX 25723, 25724
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25739, 0, 0
  {
   NET 1756
   VTX 25725, 25726
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25740, 0, 0
  {
   NET 3602
   VTX 25727, 25728
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  41177, 0, 0
  {
   COORD (1060,420)
  }
  VTX  41178, 0, 0
  {
   COORD (840,420)
  }
  WIRE  41180, 0, 0
  {
   NET 2403
   VTX 41177, 41178
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  41182, 0, 0
  {
   TEXT "$#NAME"
   RECT (936,390,965,419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41180
  }
  VTX  41186, 0, 0
  {
   COORD (1060,1340)
  }
  VTX  41187, 0, 0
  {
   COORD (840,1340)
  }
  WIRE  41189, 0, 0
  {
   NET 2403
   VTX 41186, 41187
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  41191, 0, 0
  {
   TEXT "$#NAME"
   RECT (936,1310,965,1339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41189
  }
  VTX  41204, 0, 0
  {
   COORD (1060,880)
  }
  VTX  41205, 0, 0
  {
   COORD (840,880)
  }
  WIRE  41207, 0, 0
  {
   NET 2403
   VTX 41204, 41205
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  41209, 0, 0
  {
   TEXT "$#NAME"
   RECT (936,850,965,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41207
  }
 }
 
}

PAGE "SLAVEACK / RMII"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  NET WIRE  6553, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_rx_dv_s"
   }
  }
  NET BUS  6555, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="phy0_rx_dat_s(1:0)"
   }
  }
  NET WIRE  6557, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_rx_err_s"
   }
  }
  NET WIRE  6559, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_rx_dv_s"
   }
  }
  NET BUS  6561, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="phy1_rx_dat_s(1:0)"
   }
  }
  NET WIRE  6563, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_tx_en_s"
   }
  }
  NET BUS  6566, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="phy1_tx_dat_s(1:0)"
   }
  }
  NET WIRE  6569, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_rx_err_s"
   }
  }
  INSTANCE  6583, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_tx_en"
    #SYMBOL="Output"
   }
   COORD (2740,500)
   VERTEXES ( (2,41908) )
  }
  TEXT  6585, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,483,2940,518)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6583
  }
  INSTANCE  6586, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_tx_en"
    #SYMBOL="Output"
   }
   COORD (2740,600)
   VERTEXES ( (2,41910) )
  }
  TEXT  6588, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,583,2940,618)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6586
  }
  INSTANCE  6589, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_tx_dat(1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2740,540)
   VERTEXES ( (2,41912) )
  }
  TEXT  6591, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,523,3008,558)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6589
  }
  INSTANCE  6592, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_tx_dat(1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2740,640)
   VERTEXES ( (2,41914) )
  }
  TEXT  6594, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2792,623,3008,658)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6592
  }
  TEXT  6601, 0, 0
  {
   TEXT "$#NAME"
   RECT (1865,471,2015,500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41883
   ORIENTATION 2
  }
  TEXT  6602, 0, 0
  {
   TEXT "$#NAME"
   RECT (1836,511,2044,540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41884
   ORIENTATION 2
  }
  TEXT  6603, 0, 0
  {
   TEXT "$#NAME"
   RECT (1863,551,2017,580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41885
   ORIENTATION 2
  }
  TEXT  6604, 0, 0
  {
   TEXT "$#NAME"
   RECT (1865,611,2015,640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41886
   ORIENTATION 2
  }
  TEXT  6605, 0, 0
  {
   TEXT "$#NAME"
   RECT (1836,651,2044,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41887
   ORIENTATION 2
  }
  TEXT  6606, 0, 0
  {
   TEXT "$#NAME"
   RECT (1863,691,2017,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41888
   ORIENTATION 2
  }
  INSTANCE  6655, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_rx_dv"
    #SYMBOL="Input"
   }
   COORD (1500,500)
   VERTEXES ( (2,41870) )
  }
  TEXT  6657, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1302,483,1449,518)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6655
  }
  INSTANCE  6658, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_rx_dat(1:0)"
    #SYMBOL="BusInput"
   }
   COORD (1500,540)
   VERTEXES ( (2,41872) )
  }
  TEXT  6660, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1231,523,1449,558)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6658
  }
  INSTANCE  6661, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_rx_dv"
    #SYMBOL="Input"
   }
   COORD (1500,640)
   VERTEXES ( (2,41874) )
  }
  TEXT  6663, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1302,623,1449,658)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6661
  }
  INSTANCE  6664, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_rx_dat(1:0)"
    #SYMBOL="BusInput"
   }
   COORD (1500,680)
   VERTEXES ( (2,41876) )
  }
  TEXT  6666, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1231,663,1449,698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6664
  }
  INSTANCE  6667, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_rx_err"
    #SYMBOL="Input"
   }
   COORD (1500,580)
   VERTEXES ( (2,41878) )
  }
  TEXT  6669, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1295,563,1449,598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6667
  }
  INSTANCE  6670, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_rx_err"
    #SYMBOL="Input"
   }
   COORD (1500,720)
   VERTEXES ( (2,41880) )
  }
  TEXT  6672, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1295,703,1449,738)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6670
  }
  TEXT  6734, 0, 0
  {
   TEXT "$#NAME"
   RECT (2215,470,2366,499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41915
  }
  TEXT  6736, 0, 0
  {
   TEXT "$#NAME"
   RECT (2215,570,2366,599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41916
  }
  TEXT  6738, 0, 0
  {
   TEXT "$#NAME"
   RECT (2187,610,2394,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41917
  }
  TEXT  6740, 0, 0
  {
   TEXT "$#NAME"
   RECT (2187,510,2394,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41918
  }
  PROCESS  6871, 0, 0
  {
   LABEL "latchRxSignals"
   TEXT 
"latchRxSignals :\n"+
"process (clk, rst)\n"+
"-- Section above this comment may be overwritten according to\n"+
"-- \"Update sensitivity list automatically\" option status\n"+
"begin\n"+
"if rst = '1' then\n"+
"\tphy0_rx_dv_s <= '0';\n"+
"\tphy0_rx_err_s <= '0';\n"+
"\tphy0_rx_dat_s <= (others => '0');\n"+
"\tphy1_rx_dv_s <= '0';\n"+
"\tphy1_rx_err_s <= '0';\n"+
"\tphy1_rx_dat_s <= (others => '0');\n"+
"elsif clk = '1' and clk'event then\n"+
"\tphy0_rx_dv_s <= phy0_rx_dv;\n"+
"\tphy0_rx_err_s <= phy0_rx_err;\n"+
"\tphy0_rx_dat_s <= phy0_rx_dat;\n"+
"\tphy1_rx_dv_s <= phy1_rx_dv;\n"+
"\tphy1_rx_err_s <= phy1_rx_err;\n"+
"\tphy1_rx_dat_s <= phy1_rx_dat;\n"+
"end if;\n"+
"end process;\n"+
"\n"+
"\n"+
""
   RECT (1540,280,1800,420)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   CORNER 10
   VTX (  41854, 41856 )
   VARIABLES
   {
    #DIRECTION_LIST="41854 41856 "
    #UPDATE_SENS_LIST="1"
   }
   LIST (  41854, 41856 )
  }
  NET WIRE  6880, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
   }
  }
  TEXT  6881, 0, 0
  {
   TEXT "$#NAME"
   RECT (1433,290,1465,319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41881
  }
  NET WIRE  6885, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  TEXT  6886, 0, 0
  {
   TEXT "$#NAME"
   RECT (1435,350,1464,379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41882
  }
  NET WIRE  7151, 0, 0
  NET BUS  7156, 0, 0
  NET WIRE  7161, 0, 0
  NET WIRE  7166, 0, 0
  NET BUS  7171, 0, 0
  NET WIRE  7176, 0, 0
  RECT  7577, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (1540,420,1800,760)
   FILL (0,(255,150,198),0)
  }
  PROCESS  7644, 0, 0
  {
   LABEL "latchTxSignals"
   TEXT 
"latchTxSignals :\n"+
"process (clkx2, rst)\n"+
"-- Section above this comment may be overwritten according to\n"+
"-- \"Update sensitivity list automatically\" option status\n"+
"begin\n"+
"if rst = '1' then\n"+
"\tphy0_tx_en <= '0';\n"+
"\tphy0_tx_dat <= (others => '0');\n"+
"\tphy1_tx_en <= '0';\n"+
"\tphy1_tx_dat <= (others => '0');\n"+
"elsif clkx2 = '0' and clkx2'event then\n"+
"\tphy0_tx_en <= phy0_tx_en_s;\n"+
"\tphy0_tx_dat <= phy0_tx_dat_s;\n"+
"\tphy1_tx_en <= phy1_tx_en_s;\n"+
"\tphy1_tx_dat <= phy1_tx_dat_s;\n"+
"end if;\n"+
"end process;\n"+
"\n"+
"\n"+
"\n"+
""
   RECT (2420,280,2680,420)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   CORNER 10
   VTX (  41904, 41906 )
   VARIABLES
   {
    #DIRECTION_LIST="41904 41906 "
    #UPDATE_SENS_LIST="1"
   }
   LIST (  41904, 41906 )
  }
  TEXT  7647, 0, 0
  {
   TEXT "$#NAME"
   RECT (2301,290,2357,319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41919
  }
  TEXT  7649, 0, 0
  {
   TEXT "$#NAME"
   RECT (2315,350,2344,379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41920
  }
  RECT  7651, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (2420,420,2680,760)
   FILL (0,(255,150,198),0)
  }
  NET WIRE  7661, 0, 0
  {
   VARIABLES
   {
    #NAME="clkx2"
   }
  }
  NET WIRE  7696, 0, 0
  NET BUS  7701, 0, 0
  NET WIRE  7706, 0, 0
  NET BUS  7711, 0, 0
  GENERATE  7801, 0, 0
  {
   VARIABLES
   {
    #CONDITION="useRmii_g"
    #GENERATE_KIND="IF"
    #LABEL="genRmii100MegFFs"
   }
   AREA (1220,261,3060,800)
   PROCESSES 6871, 7644
  }
  TEXT  7802, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1220,225,1840,260)
   ALIGN 8
   MARGINS (1,1)
   PARENT 7801
  }
  INSTANCE  18105, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="s_waitrequest"
    #SYMBOL="Output"
   }
   COORD (1800,1320)
   VERTEXES ( (2,43398) )
  }
  TEXT  18106, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1852,1303,2034,1338)
   ALIGN 4
   MARGINS (1,1)
   PARENT 18105
  }
  INSTANCE  24469, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="req_ack"
    #GENERIC0="ack_delay_g : INTEGER := 1"
    #GENERIC1="zero_delay_g : BOOLEAN := true"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="regack0"
    #SYMBOL="req_ack"
   }
   COORD (1080,1120)
   VERTEXES ( (2,43381), (6,43385), (8,43387), (4,43383) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  24470, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1080,1064,1185,1099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 24469
  }
  TEXT  24474, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1080,1300,1185,1335)
   MARGINS (1,1)
   PARENT 24469
  }
  TEXT  24478, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1080,1336,1352,1402)
   PARENT 24469
  }
  GENERATE  25741, 0, 0
  {
   VARIABLES
   {
    #CONDITION="genHub_g = false"
    #GENERATE_KIND="IF"
    #LABEL="genOneFilter"
   }
   AREA (2240,900,3060,1660)
   INSTANCES 25928
  }
  TEXT  25742, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (2240,864,2856,899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 25741
  }
  NET WIRE  25877, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_tx_en_s"
   }
  }
  NET BUS  25878, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_tx_dat_s(1:0)"
   }
  }
  TEXT  25899, 0, 0
  {
   TEXT "$#NAME"
   RECT (2372,1070,2404,1099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41949
  }
  TEXT  25901, 0, 0
  {
   TEXT "$#NAME"
   RECT (2313,1310,2467,1339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41950
  }
  TEXT  25915, 0, 0
  {
   TEXT "$#NAME"
   RECT (2823,1111,2974,1140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41951
  }
  TEXT  25917, 0, 0
  {
   TEXT "$#NAME"
   RECT (2303,1151,2453,1180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41952
  }
  TEXT  25919, 0, 0
  {
   TEXT "$#NAME"
   RECT (2797,1151,3004,1180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41953
  }
  TEXT  25921, 0, 0
  {
   TEXT "$#NAME"
   RECT (2276,1191,2484,1220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41954
  }
  INSTANCE  25923, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
   }
   COORD (2400,1140)
   ORIENTATION 8
   VERTEXES ( (2,41937) )
  }
  TEXT  25925, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2277,1103,2340,1138)
   ALIGN 6
   MARGINS (1,1)
   PARENT 25923
   ORIENTATION 4
  }
  NET WIRE  25926, 0, 0
  INSTANCE  25928, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="openFILTER"
    #GENERIC0="bypassFilter : BOOLEAN := not useRmii_g"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_OPENFILTER"
    #SYMBOL="openFILTER"
   }
   COORD (2500,1020)
   VERTEXES ( (26,41947), (6,41926), (10,41938), (14,41932), (18,41936), (20,41942), (22,41940), (24,41928), (4,41945), (8,41943), (12,41930), (16,41934) )
   PINPROP 26,"#PIN_STATE","0"
  }
  TEXT  25941, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2500,964,2759,999)
   ALIGN 8
   MARGINS (1,1)
   PARENT 25928
  }
  TEXT  25942, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2500,1400,2666,1435)
   MARGINS (1,1)
   PARENT 25928
  }
  NET BUS  26603, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_rx_dat(1:0)"
   }
  }
  TEXT  26605, 0, 0
  {
   TEXT "$#NAME"
   RECT (2814,1071,2989,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41958
  }
  NET BUS  26606, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_tx_dat(1:0)"
   }
  }
  TEXT  26608, 0, 0
  {
   TEXT "$#NAME"
   RECT (2293,1271,2467,1300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41956
  }
  NET WIRE  26609, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_rx_dv"
   }
  }
  TEXT  26611, 0, 0
  {
   TEXT "$#NAME"
   RECT (2846,1031,2963,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41959
  }
  NET WIRE  26612, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_tx_en"
   }
  }
  TEXT  26614, 0, 0
  {
   TEXT "$#NAME"
   RECT (2301,1231,2419,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41957
  }
  TEXT  41200, 0, 0
  {
   TEXT "$#NAME"
   RECT (2376,1030,2405,1059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41960
  }
  VTX  41853, 0, 0
  {
   COORD (1360,320)
  }
  VTX  41854, 0, 0
  {
   COORD (1540,320)
  }
  VTX  41855, 0, 0
  {
   COORD (1360,380)
  }
  VTX  41856, 0, 0
  {
   COORD (1540,380)
  }
  VTX  41857, 0, 0
  {
   COORD (2060,500)
  }
  VTX  41858, 0, 0
  {
   COORD (1800,500)
  }
  VTX  41859, 0, 0
  {
   COORD (2060,540)
  }
  VTX  41860, 0, 0
  {
   COORD (1800,540)
  }
  VTX  41861, 0, 0
  {
   COORD (2060,580)
  }
  VTX  41862, 0, 0
  {
   COORD (1800,580)
  }
  VTX  41863, 0, 0
  {
   COORD (2060,640)
  }
  VTX  41864, 0, 0
  {
   COORD (1800,640)
  }
  VTX  41865, 0, 0
  {
   COORD (2060,680)
  }
  VTX  41866, 0, 0
  {
   COORD (1800,680)
  }
  VTX  41867, 0, 0
  {
   COORD (2060,720)
  }
  VTX  41868, 0, 0
  {
   COORD (1800,720)
  }
  VTX  41869, 0, 0
  {
   COORD (1540,500)
  }
  VTX  41870, 0, 0
  {
   COORD (1500,500)
  }
  VTX  41871, 0, 0
  {
   COORD (1540,540)
  }
  VTX  41872, 0, 0
  {
   COORD (1500,540)
  }
  VTX  41873, 0, 0
  {
   COORD (1540,640)
  }
  VTX  41874, 0, 0
  {
   COORD (1500,640)
  }
  VTX  41875, 0, 0
  {
   COORD (1540,680)
  }
  VTX  41876, 0, 0
  {
   COORD (1500,680)
  }
  VTX  41877, 0, 0
  {
   COORD (1540,580)
  }
  VTX  41878, 0, 0
  {
   COORD (1500,580)
  }
  VTX  41879, 0, 0
  {
   COORD (1540,720)
  }
  VTX  41880, 0, 0
  {
   COORD (1500,720)
  }
  WIRE  41881, 0, 0
  {
   NET 6880
   VTX 41853, 41854
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41882, 0, 0
  {
   NET 6885
   VTX 41855, 41856
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41883, 0, 0
  {
   NET 6553
   VTX 41857, 41858
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  41884, 0, 0
  {
   NET 6555
   VTX 41859, 41860
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41885, 0, 0
  {
   NET 6557
   VTX 41861, 41862
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41886, 0, 0
  {
   NET 6559
   VTX 41863, 41864
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  41887, 0, 0
  {
   NET 6561
   VTX 41865, 41866
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41888, 0, 0
  {
   NET 6569
   VTX 41867, 41868
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41889, 0, 0
  {
   NET 7176
   VTX 41869, 41870
  }
  BUS  41890, 0, 0
  {
   NET 7171
   VTX 41871, 41872
  }
  WIRE  41891, 0, 0
  {
   NET 7161
   VTX 41873, 41874
  }
  BUS  41892, 0, 0
  {
   NET 7156
   VTX 41875, 41876
  }
  WIRE  41893, 0, 0
  {
   NET 7166
   VTX 41877, 41878
  }
  WIRE  41894, 0, 0
  {
   NET 7151
   VTX 41879, 41880
  }
  VTX  41895, 0, 0
  {
   COORD (2160,500)
  }
  VTX  41896, 0, 0
  {
   COORD (2420,500)
  }
  VTX  41897, 0, 0
  {
   COORD (2160,600)
  }
  VTX  41898, 0, 0
  {
   COORD (2420,600)
  }
  VTX  41899, 0, 0
  {
   COORD (2160,640)
  }
  VTX  41900, 0, 0
  {
   COORD (2420,640)
  }
  VTX  41901, 0, 0
  {
   COORD (2160,540)
  }
  VTX  41902, 0, 0
  {
   COORD (2420,540)
  }
  VTX  41903, 0, 0
  {
   COORD (2240,320)
  }
  VTX  41904, 0, 0
  {
   COORD (2420,320)
  }
  VTX  41905, 0, 0
  {
   COORD (2240,380)
  }
  VTX  41906, 0, 0
  {
   COORD (2420,380)
  }
  VTX  41907, 0, 0
  {
   COORD (2680,500)
  }
  VTX  41908, 0, 0
  {
   COORD (2740,500)
  }
  VTX  41909, 0, 0
  {
   COORD (2680,600)
  }
  VTX  41910, 0, 0
  {
   COORD (2740,600)
  }
  VTX  41911, 0, 0
  {
   COORD (2680,540)
  }
  VTX  41912, 0, 0
  {
   COORD (2740,540)
  }
  VTX  41913, 0, 0
  {
   COORD (2680,640)
  }
  VTX  41914, 0, 0
  {
   COORD (2740,640)
  }
  WIRE  41915, 0, 0
  {
   NET 25877
   VTX 41895, 41896
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41916, 0, 0
  {
   NET 6563
   VTX 41897, 41898
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  41917, 0, 0
  {
   NET 6566
   VTX 41899, 41900
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  41918, 0, 0
  {
   NET 25878
   VTX 41901, 41902
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41919, 0, 0
  {
   NET 7661
   VTX 41903, 41904
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41920, 0, 0
  {
   NET 6885
   VTX 41905, 41906
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41921, 0, 0
  {
   NET 7696
   VTX 41907, 41908
  }
  WIRE  41922, 0, 0
  {
   NET 7706
   VTX 41909, 41910
  }
  BUS  41923, 0, 0
  {
   NET 7701
   VTX 41911, 41912
  }
  BUS  41924, 0, 0
  {
   NET 7711
   VTX 41913, 41914
  }
  VTX  41925, 0, 0
  {
   COORD (2280,1100)
  }
  VTX  41926, 0, 0
  {
   COORD (2500,1100)
  }
  VTX  41927, 0, 0
  {
   COORD (2280,1340)
  }
  VTX  41928, 0, 0
  {
   COORD (2500,1340)
  }
  VTX  41929, 0, 0
  {
   COORD (3020,1140)
  }
  VTX  41930, 0, 0
  {
   COORD (2800,1140)
  }
  VTX  41931, 0, 0
  {
   COORD (2280,1180)
  }
  VTX  41932, 0, 0
  {
   COORD (2500,1180)
  }
  VTX  41933, 0, 0
  {
   COORD (3020,1180)
  }
  VTX  41934, 0, 0
  {
   COORD (2800,1180)
  }
  VTX  41935, 0, 0
  {
   COORD (2280,1220)
  }
  VTX  41936, 0, 0
  {
   COORD (2500,1220)
  }
  VTX  41937, 0, 0
  {
   COORD (2400,1140)
  }
  VTX  41938, 0, 0
  {
   COORD (2500,1140)
  }
  VTX  41939, 0, 0
  {
   COORD (2280,1300)
  }
  VTX  41940, 0, 0
  {
   COORD (2500,1300)
  }
  VTX  41941, 0, 0
  {
   COORD (2280,1260)
  }
  VTX  41942, 0, 0
  {
   COORD (2500,1260)
  }
  VTX  41943, 0, 0
  {
   COORD (2800,1100)
  }
  VTX  41944, 0, 0
  {
   COORD (3020,1100)
  }
  VTX  41945, 0, 0
  {
   COORD (2800,1060)
  }
  VTX  41946, 0, 0
  {
   COORD (3020,1060)
  }
  VTX  41947, 0, 0
  {
   COORD (2500,1060)
  }
  VTX  41948, 0, 0
  {
   COORD (2280,1060)
  }
  WIRE  41949, 0, 0
  {
   NET 6880
   VTX 41925, 41926
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41950, 0, 0
  {
   NET 6557
   VTX 41927, 41928
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41951, 0, 0
  {
   NET 25877
   VTX 41929, 41930
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41952, 0, 0
  {
   NET 6553
   VTX 41931, 41932
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  41953, 0, 0
  {
   NET 25878
   VTX 41933, 41934
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  41954, 0, 0
  {
   NET 6555
   VTX 41935, 41936
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41955, 0, 0
  {
   NET 25926
   VTX 41937, 41938
  }
  BUS  41956, 0, 0
  {
   NET 26606
   VTX 41939, 41940
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41957, 0, 0
  {
   NET 26612
   VTX 41941, 41942
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  41958, 0, 0
  {
   NET 26603
   VTX 41943, 41944
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41959, 0, 0
  {
   NET 26609
   VTX 41945, 41946
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41960, 0, 0
  {
   NET 6885
   VTX 41947, 41948
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  42262, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="req_ack"
    #GENERIC0="ack_delay_g : INTEGER := 1"
    #GENERIC1="zero_delay_g : BOOLEAN := false"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="regack1"
    #SYMBOL="req_ack"
   }
   COORD (1080,1460)
   VERTEXES ( (2,43375), (6,43377), (8,43379), (4,43399) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  42265, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1080,1404,1185,1439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 42262
  }
  TEXT  42266, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1080,1640,1185,1675)
   MARGINS (1,1)
   PARENT 42262
  }
  TEXT  42267, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1080,1676,1364,1742)
   PARENT 42262
  }
  TEXT  43176, 0, 0
  {
   TEXT "$#NAME"
   RECT (994,1470,1026,1499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43401
  }
  TEXT  43184, 0, 0
  {
   TEXT "$#NAME"
   RECT (996,1510,1025,1539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43402
  }
  TEXT  43188, 0, 0
  {
   TEXT "$#NAME"
   RECT (986,1550,1035,1579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43403
  }
  TEXT  43212, 0, 0
  {
   TEXT "$#NAME"
   RECT (994,1130,1026,1159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43404
  }
  TEXT  43216, 0, 0
  {
   TEXT "$#NAME"
   RECT (1259,1130,1361,1159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43406
  }
  TEXT  43220, 0, 0
  {
   TEXT "$#NAME"
   RECT (996,1170,1025,1199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43410
  }
  TEXT  43224, 0, 0
  {
   TEXT "$#NAME"
   RECT (984,1210,1036,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43411
  }
  NET WIRE  43228, 0, 0
  {
   VARIABLES
   {
    #NAME="s_wr"
   }
  }
  NET WIRE  43229, 0, 0
  {
   VARIABLES
   {
    #NAME="s_rd"
   }
  }
  NET WIRE  43230, 0, 0
  {
   VARIABLES
   {
    #NAME="s_wr_ack"
   }
  }
  INSTANCE  43232, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U2"
    #SYMBOL="and2"
   }
   COORD (780,1200)
   VERTEXES ( (6,43393), (2,43389), (4,43388) )
  }
  INSTANCE  43233, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U4"
    #SYMBOL="and2"
   }
   COORD (780,1540)
   VERTEXES ( (6,43391), (2,43395), (4,43380) )
  }
  NET WIRE  43282, 0, 0
  {
   VARIABLES
   {
    #NAME="s_chipselect"
   }
  }
  TEXT  43283, 0, 0
  {
   TEXT "$#NAME"
   RECT (373,1210,508,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43417
  }
  NET WIRE  43287, 0, 0
  {
   VARIABLES
   {
    #NAME="s_write"
   }
  }
  TEXT  43288, 0, 0
  {
   TEXT "$#NAME"
   RECT (431,1250,508,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43412
  }
  NET WIRE  43292, 0, 0
  {
   VARIABLES
   {
    #NAME="s_read"
   }
  }
  TEXT  43293, 0, 0
  {
   TEXT "$#NAME"
   RECT (433,1590,508,1619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43418
  }
  INSTANCE  43297, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="nor2"
    #LIBRARY="#builtin"
    #REFERENCE="U5"
    #SYMBOL="nor2"
   }
   COORD (1560,1280)
   VERTEXES ( (6,43384), (2,43400), (20,43397) )
  }
  NET WIRE  43320, 0, 0
  TEXT  43359, 0, 0
  {
   TEXT "$#NAME"
   RECT (1261,1470,1360,1499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43421
  }
  NET WIRE  43363, 0, 0
  {
   VARIABLES
   {
    #NAME="s_rd_ack"
   }
  }
  VTX  43375, 0, 0
  {
   COORD (1080,1500)
  }
  VTX  43376, 0, 0
  {
   COORD (940,1500)
  }
  VTX  43377, 0, 0
  {
   COORD (1080,1540)
  }
  VTX  43378, 0, 0
  {
   COORD (940,1540)
  }
  VTX  43379, 0, 0
  {
   COORD (1080,1580)
  }
  VTX  43380, 0, 0
  {
   COORD (940,1580)
  }
  VTX  43381, 0, 0
  {
   COORD (1080,1160)
  }
  VTX  43382, 0, 0
  {
   COORD (940,1160)
  }
  VTX  43383, 0, 0
  {
   COORD (1240,1160)
  }
  VTX  43384, 0, 0
  {
   COORD (1560,1300)
  }
  VTX  43385, 0, 0
  {
   COORD (1080,1200)
  }
  VTX  43386, 0, 0
  {
   COORD (940,1200)
  }
  VTX  43387, 0, 0
  {
   COORD (1080,1240)
  }
  VTX  43388, 0, 0
  {
   COORD (940,1240)
  }
  VTX  43389, 0, 0
  {
   COORD (780,1260)
  }
  VTX  43390, 0, 0
  {
   COORD (520,1260)
  }
  VTX  43391, 0, 0
  {
   COORD (780,1560)
  }
  VTX  43392, 0, 0
  {
   COORD (680,1220)
  }
  VTX  43393, 0, 0
  {
   COORD (780,1220)
  }
  VTX  43394, 0, 0
  {
   COORD (520,1220)
  }
  VTX  43395, 0, 0
  {
   COORD (780,1600)
  }
  VTX  43396, 0, 0
  {
   COORD (520,1600)
  }
  VTX  43397, 0, 0
  {
   COORD (1720,1320)
  }
  VTX  43398, 0, 0
  {
   COORD (1800,1320)
  }
  VTX  43399, 0, 0
  {
   COORD (1240,1500)
  }
  VTX  43400, 0, 0
  {
   COORD (1560,1340)
  }
  WIRE  43401, 0, 0
  {
   NET 6880
   VTX 43375, 43376
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43402, 0, 0
  {
   NET 6885
   VTX 43377, 43378
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43403, 0, 0
  {
   NET 43229
   VTX 43379, 43380
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43404, 0, 0
  {
   NET 6880
   VTX 43381, 43382
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  43405, 0, 0
  {
   COORD (1380,1160)
  }
  WIRE  43406, 0, 0
  {
   NET 43230
   VTX 43383, 43405
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  43407, 0, 0
  {
   COORD (1380,1300)
  }
  WIRE  43408, 0, 0
  {
   NET 43230
   VTX 43405, 43407
  }
  WIRE  43409, 0, 0
  {
   NET 43230
   VTX 43407, 43384
  }
  WIRE  43410, 0, 0
  {
   NET 6885
   VTX 43385, 43386
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43411, 0, 0
  {
   NET 43228
   VTX 43387, 43388
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43412, 0, 0
  {
   NET 43287
   VTX 43389, 43390
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  43413, 0, 0
  {
   COORD (680,1560)
  }
  WIRE  43414, 0, 0
  {
   NET 43282
   VTX 43391, 43413
  }
  WIRE  43415, 0, 0
  {
   NET 43282
   VTX 43413, 43392
  }
  WIRE  43416, 0, 0
  {
   NET 43282
   VTX 43393, 43392
  }
  WIRE  43417, 0, 0
  {
   NET 43282
   VTX 43392, 43394
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43418, 0, 0
  {
   NET 43292
   VTX 43395, 43396
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43419, 0, 0
  {
   NET 43320
   VTX 43397, 43398
  }
  VTX  43420, 0, 0
  {
   COORD (1380,1500)
  }
  WIRE  43421, 0, 0
  {
   NET 43363
   VTX 43399, 43420
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  43422, 0, 0
  {
   COORD (1380,1340)
  }
  WIRE  43423, 0, 0
  {
   NET 43363
   VTX 43420, 43422
  }
  WIRE  43424, 0, 0
  {
   NET 43363
   VTX 43422, 43400
  }
 }
 
}

PAGE "SLAVEINTERFACE"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  8585, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="s_chipselect"
    #SYMBOL="Input"
   }
   COORD (480,260)
  }
  TEXT  8586, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (265,243,429,278)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8585
  }
  INSTANCE  8590, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="s_read"
    #SYMBOL="Input"
   }
   COORD (2320,1660)
  }
  TEXT  8591, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2178,1643,2269,1678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8590
  }
  INSTANCE  8595, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="s_write"
    #SYMBOL="Input"
   }
   COORD (2320,1580)
   VERTEXES ( (2,41464) )
  }
  TEXT  8596, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2174,1563,2269,1598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8595
  }
  INSTANCE  8600, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="s_byteenable(1:0)"
    #SYMBOL="BusInput"
   }
   COORD (1620,620)
   VERTEXES ( (2,9964) )
  }
  TEXT  8601, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1336,603,1569,638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8600
  }
  INSTANCE  8605, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="s_address(11:0)"
    #SYMBOL="BusInput"
   }
   COORD (1620,280)
   VERTEXES ( (2,9962) )
  }
  TEXT  8606, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1356,263,1569,298)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8605
  }
  INSTANCE  8610, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="s_writedata(15:0)"
    #SYMBOL="BusInput"
   }
   COORD (1600,880)
   VERTEXES ( (2,10249) )
  }
  TEXT  8611, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1322,863,1549,898)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8610
  }
  INSTANCE  8615, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="s_readdata(15:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2840,1200)
   VERTEXES ( (2,10267) )
  }
  TEXT  8616, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2892,1183,3115,1218)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8615
  }
  INSTANCE  9017, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="addr_decoder"
    #GENERIC0="addrWidth_g : INTEGER := s_address'length+1"
    #GENERIC1="highaddr_g : INTEGER := 16#03FF#"
    #GENERIC2="baseaddr_g : INTEGER := 16#0000#"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="addrdec0"
    #SYMBOL="addr_decoder"
   }
   COORD (660,340)
   VERTEXES ( (2,9861), (4,9863), (6,9865) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  9018, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (660,284,783,319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9017
  }
  TEXT  9022, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (660,480,841,515)
   MARGINS (1,1)
   PARENT 9017
  }
  TEXT  9026, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (660,516,1130,615)
   PARENT 9017
  }
  TEXT  9069, 0, 0
  {
   TEXT "$#NAME"
   RECT (954,670,1086,699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17397
  }
  TEXT  9071, 0, 0
  {
   TEXT "$#NAME"
   RECT (952,350,1089,379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9919
  }
  TEXT  9073, 0, 0
  {
   TEXT "$#NAME"
   RECT (979,1310,1062,1339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17448
  }
  NET WIRE  9075, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_selram"
   }
  }
  NET WIRE  9076, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_selcont"
   }
  }
  NET WIRE  9081, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_sel"
   }
  }
  NET WIRE  9102, 0, 0
  {
   VARIABLES
   {
    #NAME="s_chipselect"
   }
  }
  TEXT  9103, 0, 0
  {
   TEXT "$#NAME"
   RECT (493,350,628,379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9918
  }
  NET BUS  9118, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="s_address_s(s_address'length:0)"
   }
  }
  TEXT  9119, 0, 0
  {
   TEXT "$#NAME"
   RECT (281,391,639,420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9920
  }
  SIGNALASSIGN  9129, 0, 0
  {
   LABEL "addressWordIntoByte"
   TEXT 
"--convert word into byte addresses\n"+
"s_address_s <= s_address & '0';"
   RECT (1700,240,2360,360)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  9954, 9957 )
  }
  INSTANCE  9147, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="addr_decoder"
    #GENERIC0="baseaddr_g : INTEGER := 16#0800#"
    #GENERIC1="highaddr_g : INTEGER := 16#0FFF#"
    #GENERIC2="addrWidth_g : INTEGER := s_address'length+1"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="addrdec1"
    #SYMBOL="addr_decoder"
   }
   COORD (660,660)
   VERTEXES ( (2,17372), (4,17376), (6,17374) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  9151, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (660,604,783,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9147
  }
  TEXT  9152, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (660,800,841,835)
   MARGINS (1,1)
   PARENT 9147
  }
  TEXT  9153, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (660,836,1130,935)
   PARENT 9147
  }
  TEXT  9157, 0, 0
  {
   TEXT "$#NAME"
   RECT (493,670,628,699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17395
  }
  TEXT  9161, 0, 0
  {
   TEXT "$#NAME"
   RECT (281,711,639,740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17396
  }
  TEXT  9176, 0, 0
  {
   TEXT "$#NAME"
   RECT (952,990,1089,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17425
  }
  INSTANCE  9178, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="addr_decoder"
    #GENERIC0="highaddr_g : INTEGER := 16#0BFF#"
    #GENERIC1="baseaddr_g : INTEGER := 16#0800#"
    #GENERIC2="addrWidth_g : INTEGER := s_address'length+1"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="addrdec2"
    #SYMBOL="addr_decoder"
   }
   COORD (660,980)
   VERTEXES ( (2,17410), (4,17408), (6,17412) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  9182, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (660,924,783,959)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9178
  }
  TEXT  9183, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (660,1120,841,1155)
   MARGINS (1,1)
   PARENT 9178
  }
  TEXT  9184, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (660,1156,1130,1255)
   PARENT 9178
  }
  TEXT  9185, 0, 0
  {
   TEXT "$#NAME"
   RECT (493,990,628,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17426
  }
  TEXT  9187, 0, 0
  {
   TEXT "$#NAME"
   RECT (281,1031,639,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17427
  }
  NET WIRE  9202, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_selfilter"
   }
  }
  INSTANCE  9206, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="addr_decoder"
    #GENERIC0="highaddr_g : INTEGER := 16#100F#"
    #GENERIC1="baseaddr_g : INTEGER := 16#1000#"
    #GENERIC2="addrWidth_g : INTEGER := s_address'length+1"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="addrdec3"
    #SYMBOL="addr_decoder"
   }
   COORD (660,1300)
   VERTEXES ( (2,17435), (4,17438), (6,17437) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  9210, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (660,1244,783,1279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9206
  }
  TEXT  9211, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (660,1440,841,1475)
   MARGINS (1,1)
   PARENT 9206
  }
  TEXT  9212, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (660,1476,1130,1575)
   PARENT 9206
  }
  TEXT  9216, 0, 0
  {
   TEXT "$#NAME"
   RECT (493,1310,628,1339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17446
  }
  TEXT  9220, 0, 0
  {
   TEXT "$#NAME"
   RECT (281,1351,639,1380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17447
  }
  TEXT  9235, 0, 0
  {
   TEXT "$#NAME"
   RECT (954,1630,1087,1659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17458
  }
  INSTANCE  9237, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="addr_decoder"
    #GENERIC0="highaddr_g : INTEGER := 16#101F#"
    #GENERIC1="baseaddr_g : INTEGER := 16#1010#"
    #GENERIC2="addrWidth_g : INTEGER := s_address'length+1"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="addrdec4"
    #SYMBOL="addr_decoder"
   }
   COORD (660,1620)
   VERTEXES ( (2,17455), (4,17452), (6,17457) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  9241, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (660,1564,783,1599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9237
  }
  TEXT  9242, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (660,1760,841,1795)
   MARGINS (1,1)
   PARENT 9237
  }
  TEXT  9243, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (660,1796,1130,1895)
   PARENT 9237
  }
  TEXT  9244, 0, 0
  {
   TEXT "$#NAME"
   RECT (493,1630,628,1659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17459
  }
  TEXT  9246, 0, 0
  {
   TEXT "$#NAME"
   RECT (281,1671,639,1700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17460
  }
  SIGNALASSIGN  9432, 0, 0
  {
   LABEL "addressAssignment"
   TEXT 
"--assign address bus and be to openMAC\n"+
"mac_addr <= \n"+
"\ts_address(9 downto 1) & s_address(0) when mac_selfilter = '1' and endian_g = \"little\" else\n"+
"\ts_address(9 downto 1) & not s_address(0) when endian_g = \"little\" else\n"+
"--\ts_address(9 downto 1) & not s_address(0) when mac_selfilter = '1' and endian_g = \"big\" else\n"+
"\ts_address(9 downto 1) & s_address(0); -- when endian_g = \"big\" else\n"+
"\n"+
"mac_be <= \n"+
"\ts_byteenable(0) & s_byteenable(1) when endian_g = \"little\" else\n"+
"\ts_byteenable;"
   RECT (1700,420,2800,660)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  9956, 9960, 9961, 9963 )
  }
  NET BUS  9441, 0, 0
  TEXT  9442, 0, 0
  {
   TEXT "$#NAME"
   RECT (2815,430,2986,459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9982
  }
  NET BUS  9444, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_addr(10:1)"
   }
  }
  TEXT  9471, 0, 0
  {
   TEXT "$#NAME"
   RECT (2382,251,2740,280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9983
  }
  TEXT  9482, 0, 0
  {
   TEXT "$#NAME"
   RECT (2605,690,2755,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10205
  }
  NET BUS  9484, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smi_addr(2:0)"
   }
  }
  TEXT  9490, 0, 0
  {
   TEXT "$#NAME"
   RECT (1719,690,1881,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10199
  }
  NET BUS  9497, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="s_address(2:0)"
   }
  }
  TEXT  9544, 0, 0
  {
   TEXT "$#NAME"
   RECT (1703,750,1898,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10200
  }
  NET BUS  9553, 0, 0
  {
   VARIABLES
   {
    #NAME="s_byteenable(1:0)"
   }
  }
  NET WIRE  9688, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_write"
   }
  }
  NET BUS  9690, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_be(1:0)"
   }
  }
  NET BUS  9692, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_din(15:0)"
   }
  }
  NET BUS  9694, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_dout(15:0)"
   }
  }
  NET BUS  9696, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smi_din(15:0)"
   }
  }
  NET BUS  9698, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smi_dout(15:0)"
   }
  }
  NET BUS  9700, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smi_be(1:0)"
   }
  }
  NET WIRE  9702, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_write"
   }
  }
  TEXT  9708, 0, 0
  {
   TEXT "$#NAME"
   RECT (2687,1031,2834,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10254
  }
  TEXT  9709, 0, 0
  {
   TEXT "$#NAME"
   RECT (1259,1211,1421,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10277
  }
  TEXT  9710, 0, 0
  {
   TEXT "$#NAME"
   RECT (2616,750,2744,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10206
  }
  TEXT  9711, 0, 0
  {
   TEXT "$#NAME"
   RECT (2849,1650,2951,1679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41467
  }
  TEXT  9726, 0, 0
  {
   TEXT "$#NAME"
   RECT (2683,850,2838,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10252
  }
  TEXT  9727, 0, 0
  {
   TEXT "$#NAME"
   RECT (1255,1171,1425,1200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10276
  }
  TEXT  9728, 0, 0
  {
   TEXT "$#NAME"
   RECT (2845,1550,2955,1579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41466
  }
  TEXT  9729, 0, 0
  {
   TEXT "$#NAME"
   RECT (2832,590,2968,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9984
  }
  NET BUS  9789, 0, 0
  INSTANCE  9819, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U27"
    #SYMBOL="buf"
   }
   COORD (2680,1560)
   VERTEXES ( (2,41465), (4,41459) )
  }
  INSTANCE  9835, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U28"
    #SYMBOL="buf"
   }
   COORD (2680,1660)
   VERTEXES ( (2,41462), (4,41460) )
  }
  NET WIRE  9847, 0, 0
  VTX  9860, 0, 0
  {
   COORD (460,380)
  }
  VTX  9861, 0, 0
  {
   COORD (660,380)
  }
  VTX  9862, 0, 0
  {
   COORD (1120,380)
  }
  VTX  9863, 0, 0
  {
   COORD (920,380)
  }
  VTX  9864, 0, 0
  {
   COORD (280,420)
  }
  VTX  9865, 0, 0
  {
   COORD (660,420)
  }
  WIRE  9918, 0, 0
  {
   NET 9102
   VTX 9860, 9861
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  9919, 0, 0
  {
   NET 9076
   VTX 9862, 9863
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  9920, 0, 0
  {
   NET 9118
   VTX 9864, 9865
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9953, 0, 0
  {
   COORD (1660,280)
  }
  VTX  9954, 0, 0
  {
   COORD (1700,280)
  }
  VTX  9955, 0, 0
  {
   COORD (3000,460)
  }
  VTX  9956, 0, 0
  {
   COORD (2800,460)
  }
  VTX  9957, 0, 0
  {
   COORD (2360,280)
  }
  VTX  9958, 0, 0
  {
   COORD (2760,280)
  }
  VTX  9959, 0, 0
  {
   COORD (3000,620)
  }
  VTX  9960, 0, 0
  {
   COORD (2800,620)
  }
  VTX  9961, 0, 0
  {
   COORD (1700,460)
  }
  VTX  9962, 0, 0
  {
   COORD (1620,280)
  }
  VTX  9963, 0, 0
  {
   COORD (1700,620)
  }
  VTX  9964, 0, 0
  {
   COORD (1620,620)
  }
  BUS  9981, 0, 0
  {
   NET 9441
   VTX 9953, 9954
  }
  BUS  9982, 0, 0
  {
   NET 9444
   VTX 9955, 9956
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  9983, 0, 0
  {
   NET 9118
   VTX 9957, 9958
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  9984, 0, 0
  {
   NET 9690
   VTX 9959, 9960
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9985, 0, 0
  {
   COORD (1660,460)
  }
  BUS  9986, 0, 0
  {
   NET 9441
   VTX 9953, 9985
  }
  BUS  9987, 0, 0
  {
   NET 9441
   VTX 9985, 9961
  }
  BUS  9988, 0, 0
  {
   NET 9441
   VTX 9953, 9962
  }
  BUS  9989, 0, 0
  {
   NET 9789
   VTX 9963, 9964
  }
  SIGNALASSIGN  10001, 0, 0
  {
   LABEL "readdataAssignment"
   TEXT 
"--assign output data to readdata\n"+
"s_readdata <=\n"+
"\tmac_dout(15 downto 8) & mac_dout(7 downto 0) when (mac_selram = '1' or mac_selcont = '1') and s_byteenable = \"11\" and endian_g = \"little\" else\n"+
"\tmac_dout(7 downto 0) & mac_dout(15 downto 8) when (mac_selram = '1' or mac_selcont = '1') and endian_g = \"little\" else\n"+
"\tmac_dout when (mac_selram = '1' or mac_selcont = '1') and endian_g = \"big\" else\n"+
"\tsmi_dout when smi_sel = '1' else\n"+
"\tirqTable when irqTable_sel = '1' else\n"+
"\tdma_rd_err & dma_wr_err when dmaErr_sel = '1' else\n"+
"\t(others => '0');"
   RECT (1500,1180,2780,1520)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  10268, 10270, 10271, 10274, 41438, 41456 )
  }
  NET BUS  10006, 0, 0
  TEXT  10016, 0, 0
  {
   TEXT "$#NAME"
   RECT (1265,1251,1416,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10278
  }
  NET BUS  10026, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="irqTable(15:0)"
   }
  }
  NET WIRE  10033, 0, 0
  {
   VARIABLES
   {
    #NAME="irqTable_sel"
   }
  }
  SIGNALASSIGN  10051, 0, 0
  {
   LABEL "writedataAssignment"
   TEXT 
"--assign writedata to input data\n"+
"mac_din <=\n"+
"\ts_writedata(15 downto 8) & s_writedata(7 downto 0) when s_byteenable = \"11\" and endian_g = \"little\" else\n"+
"\ts_writedata(7 downto 0) & s_writedata(15 downto 8) when endian_g = \"little\" else\n"+
"\ts_writedata; -- when endian_g = \"big\" else\n"+
"\n"+
"smi_din <= s_writedata;"
   RECT (1700,860,2660,1140)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  10247, 10248, 10250 )
  }
  NET BUS  10108, 0, 0
  SIGNALASSIGN  10158, 0, 0
  {
   LABEL "directAssignments"
   TEXT 
"smi_addr <= s_address(2 downto 0);\n"+
"smi_be <= s_byteenable;"
   RECT (1900,700,2580,820)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  10196, 10198, 10201, 10203 )
  }
  VTX  10195, 0, 0
  {
   COORD (1700,720)
  }
  VTX  10196, 0, 0
  {
   COORD (1900,720)
  }
  VTX  10197, 0, 0
  {
   COORD (1700,780)
  }
  VTX  10198, 0, 0
  {
   COORD (1900,780)
  }
  BUS  10199, 0, 0
  {
   NET 9497
   VTX 10195, 10196
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10200, 0, 0
  {
   NET 9553
   VTX 10197, 10198
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  10201, 0, 0
  {
   COORD (2580,720)
  }
  VTX  10202, 0, 0
  {
   COORD (2780,720)
  }
  VTX  10203, 0, 0
  {
   COORD (2580,780)
  }
  VTX  10204, 0, 0
  {
   COORD (2780,780)
  }
  BUS  10205, 0, 0
  {
   NET 9484
   VTX 10201, 10202
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10206, 0, 0
  {
   NET 9700
   VTX 10203, 10204
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  10246, 0, 0
  {
   COORD (2860,880)
  }
  VTX  10247, 0, 0
  {
   COORD (2660,880)
  }
  VTX  10248, 0, 0
  {
   COORD (1700,880)
  }
  VTX  10249, 0, 0
  {
   COORD (1600,880)
  }
  VTX  10250, 0, 0
  {
   COORD (2660,1060)
  }
  VTX  10251, 0, 0
  {
   COORD (2860,1060)
  }
  BUS  10252, 0, 0
  {
   NET 9692
   VTX 10246, 10247
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10253, 0, 0
  {
   NET 10108
   VTX 10248, 10249
  }
  BUS  10254, 0, 0
  {
   NET 9696
   VTX 10250, 10251
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  10267, 0, 0
  {
   COORD (2840,1200)
  }
  VTX  10268, 0, 0
  {
   COORD (2780,1200)
  }
  VTX  10269, 0, 0
  {
   COORD (1240,1200)
  }
  VTX  10270, 0, 0
  {
   COORD (1500,1200)
  }
  VTX  10271, 0, 0
  {
   COORD (1500,1240)
  }
  VTX  10272, 0, 0
  {
   COORD (1240,1240)
  }
  VTX  10273, 0, 0
  {
   COORD (1240,1280)
  }
  VTX  10274, 0, 0
  {
   COORD (1500,1280)
  }
  BUS  10275, 0, 0
  {
   NET 10006
   VTX 10267, 10268
  }
  BUS  10276, 0, 0
  {
   NET 9694
   VTX 10269, 10270
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10277, 0, 0
  {
   NET 9698
   VTX 10271, 10272
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10278, 0, 0
  {
   NET 10026
   VTX 10273, 10274
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  10321, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_tx_irq_s"
   }
  }
  TEXT  10323, 0, 0
  {
   TEXT "$#NAME"
   RECT (529,1930,672,1959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17469
  }
  NET WIRE  10324, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_rx_irq_s"
   }
  }
  TEXT  10326, 0, 0
  {
   TEXT "$#NAME"
   RECT (521,1990,665,2019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17470
  }
  INSTANCE  10340, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U25"
    #SYMBOL="buf"
   }
   COORD (720,1940)
   VERTEXES ( (2,17462), (4,17465) )
  }
  INSTANCE  10352, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U26"
    #SYMBOL="buf"
   }
   COORD (720,2000)
   VERTEXES ( (2,17463), (4,17468) )
  }
  TEXT  10353, 0, 0
  {
   TEXT "$#NAME"
   RECT (901,1930,1019,1959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17471
  }
  TEXT  10355, 0, 0
  {
   TEXT "$#NAME"
   RECT (894,1990,1012,2019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17472
  }
  NET WIRE  10367, 0, 0
  {
   VARIABLES
   {
    #NAME="irqTable(0)"
   }
  }
  NET WIRE  10368, 0, 0
  {
   VARIABLES
   {
    #NAME="irqTable(1)"
   }
  }
  VTX  17371, 0, 0
  {
   COORD (460,700)
  }
  VTX  17372, 0, 0
  {
   COORD (660,700)
  }
  VTX  17373, 0, 0
  {
   COORD (280,740)
  }
  VTX  17374, 0, 0
  {
   COORD (660,740)
  }
  VTX  17375, 0, 0
  {
   COORD (1120,700)
  }
  VTX  17376, 0, 0
  {
   COORD (920,700)
  }
  WIRE  17395, 0, 0
  {
   NET 9102
   VTX 17371, 17372
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  17396, 0, 0
  {
   NET 9118
   VTX 17373, 17374
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  17397, 0, 0
  {
   NET 9075
   VTX 17375, 17376
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17407, 0, 0
  {
   COORD (1120,1020)
  }
  VTX  17408, 0, 0
  {
   COORD (920,1020)
  }
  VTX  17409, 0, 0
  {
   COORD (460,1020)
  }
  VTX  17410, 0, 0
  {
   COORD (660,1020)
  }
  VTX  17411, 0, 0
  {
   COORD (280,1060)
  }
  VTX  17412, 0, 0
  {
   COORD (660,1060)
  }
  WIRE  17425, 0, 0
  {
   NET 9202
   VTX 17407, 17408
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  17426, 0, 0
  {
   NET 9102
   VTX 17409, 17410
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  17427, 0, 0
  {
   NET 9118
   VTX 17411, 17412
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17434, 0, 0
  {
   COORD (460,1340)
  }
  VTX  17435, 0, 0
  {
   COORD (660,1340)
  }
  VTX  17436, 0, 0
  {
   COORD (280,1380)
  }
  VTX  17437, 0, 0
  {
   COORD (660,1380)
  }
  VTX  17438, 0, 0
  {
   COORD (920,1340)
  }
  VTX  17439, 0, 0
  {
   COORD (1120,1340)
  }
  WIRE  17446, 0, 0
  {
   NET 9102
   VTX 17434, 17435
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  17447, 0, 0
  {
   NET 9118
   VTX 17436, 17437
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  17448, 0, 0
  {
   NET 9081
   VTX 17438, 17439
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17452, 0, 0
  {
   COORD (920,1660)
  }
  VTX  17453, 0, 0
  {
   COORD (1120,1660)
  }
  VTX  17454, 0, 0
  {
   COORD (460,1660)
  }
  VTX  17455, 0, 0
  {
   COORD (660,1660)
  }
  VTX  17456, 0, 0
  {
   COORD (280,1700)
  }
  VTX  17457, 0, 0
  {
   COORD (660,1700)
  }
  WIRE  17458, 0, 0
  {
   NET 10033
   VTX 17452, 17453
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  17459, 0, 0
  {
   NET 9102
   VTX 17454, 17455
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  17460, 0, 0
  {
   NET 9118
   VTX 17456, 17457
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17461, 0, 0
  {
   COORD (480,1960)
  }
  VTX  17462, 0, 0
  {
   COORD (720,1960)
  }
  VTX  17463, 0, 0
  {
   COORD (720,2020)
  }
  VTX  17464, 0, 0
  {
   COORD (480,2020)
  }
  VTX  17465, 0, 0
  {
   COORD (840,1960)
  }
  VTX  17466, 0, 0
  {
   COORD (1080,1960)
  }
  VTX  17467, 0, 0
  {
   COORD (1080,2020)
  }
  VTX  17468, 0, 0
  {
   COORD (840,2020)
  }
  WIRE  17469, 0, 0
  {
   NET 10321
   VTX 17461, 17462
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  17470, 0, 0
  {
   NET 10324
   VTX 17463, 17464
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  17471, 0, 0
  {
   NET 10367
   VTX 17465, 17466
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  17472, 0, 0
  {
   NET 10368
   VTX 17467, 17468
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  41372, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_rd_err(7:0)"
   }
  }
  TEXT  41374, 0, 0
  {
   TEXT "$#NAME"
   RECT (1262,1290,1437,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41439
   ORIENTATION 2
  }
  NET BUS  41377, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_wr_err(7:0)"
   }
  }
  TEXT  41379, 0, 0
  {
   TEXT "$#NAME"
   RECT (1261,1330,1439,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41457
   ORIENTATION 2
  }
  VTX  41437, 0, 0
  {
   COORD (1240,1320)
  }
  VTX  41438, 0, 0
  {
   COORD (1500,1320)
  }
  BUS  41439, 0, 0
  {
   NET 41372
   VTX 41437, 41438
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  41455, 0, 0
  {
   COORD (1240,1360)
  }
  VTX  41456, 0, 0
  {
   COORD (1500,1360)
  }
  BUS  41457, 0, 0
  {
   NET 41377
   VTX 41455, 41456
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  41458, 0, 0
  {
   COORD (3000,1580)
  }
  VTX  41459, 0, 0
  {
   COORD (2800,1580)
  }
  VTX  41460, 0, 0
  {
   COORD (2800,1680)
  }
  VTX  41461, 0, 0
  {
   COORD (3000,1680)
  }
  VTX  41462, 0, 0
  {
   COORD (2680,1680)
  }
  VTX  41463, 0, 0
  {
   COORD (2580,1580)
  }
  VTX  41464, 0, 0
  {
   COORD (2320,1580)
  }
  VTX  41465, 0, 0
  {
   COORD (2680,1580)
  }
  WIRE  41466, 0, 0
  {
   NET 9688
   VTX 41458, 41459
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41467, 0, 0
  {
   NET 9702
   VTX 41460, 41461
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  41468, 0, 0
  {
   COORD (2580,1680)
  }
  WIRE  41469, 0, 0
  {
   NET 9847
   VTX 41462, 41468
  }
  WIRE  41470, 0, 0
  {
   NET 9847
   VTX 41468, 41463
  }
  WIRE  41471, 0, 0
  {
   NET 9847
   VTX 41464, 41463
  }
  WIRE  41472, 0, 0
  {
   NET 9847
   VTX 41463, 41465
  }
  TEXT  41473, 0, 0
  {
   TEXT "$#NAME"
   RECT (1878,1810,2003,1839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41541
  }
  INSTANCE  41475, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="addr_decoder"
    #GENERIC0="addrWidth_g : INTEGER := s_address'length+1"
    #GENERIC1="highaddr_g : INTEGER := 16#102F#"
    #GENERIC2="baseaddr_g : INTEGER := 16#1020#"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="addrdec5"
    #SYMBOL="addr_decoder"
   }
   COORD (1580,1800)
   VERTEXES ( (2,41538), (6,41540), (4,41535) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  41479, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1580,1744,1703,1779)
   ALIGN 8
   MARGINS (1,1)
   PARENT 41475
  }
  TEXT  41480, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1580,1940,1761,1975)
   MARGINS (1,1)
   PARENT 41475
  }
  TEXT  41481, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1580,1976,2050,2075)
   PARENT 41475
  }
  TEXT  41482, 0, 0
  {
   TEXT "$#NAME"
   RECT (1413,1810,1548,1839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41542
  }
  TEXT  41484, 0, 0
  {
   TEXT "$#NAME"
   RECT (1201,1851,1559,1880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41543
  }
  VTX  41535, 0, 0
  {
   COORD (1840,1840)
  }
  VTX  41536, 0, 0
  {
   COORD (2040,1840)
  }
  VTX  41537, 0, 0
  {
   COORD (1380,1840)
  }
  VTX  41538, 0, 0
  {
   COORD (1580,1840)
  }
  VTX  41539, 0, 0
  {
   COORD (1200,1880)
  }
  VTX  41540, 0, 0
  {
   COORD (1580,1880)
  }
  WIRE  41541, 0, 0
  {
   NET 41544
   VTX 41535, 41536
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41542, 0, 0
  {
   NET 9102
   VTX 41537, 41538
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  41543, 0, 0
  {
   NET 9118
   VTX 41539, 41540
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  41544, 0, 0
  {
   VARIABLES
   {
    #NAME="dmaErr_sel"
   }
  }
 }
 
}

PAGE "MAC TIMER CMP"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  10403, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="t_chipselect"
    #SYMBOL="Input"
   }
   COORD (780,1160)
   VERTEXES ( (2,17188) )
  }
  TEXT  10404, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (572,1143,729,1178)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10403
  }
  INSTANCE  10405, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="t_read"
    #SYMBOL="Input"
   }
   COORD (780,960)
   VERTEXES ( (2,17227) )
  }
  TEXT  10406, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (645,943,729,978)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10405
  }
  INSTANCE  10407, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="t_write"
    #SYMBOL="Input"
   }
   COORD (780,1200)
   VERTEXES ( (2,17190) )
  }
  TEXT  10408, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (641,1183,729,1218)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10407
  }
  INSTANCE  10411, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="t_address(1:0)"
    #SYMBOL="BusInput"
   }
   COORD (1440,1220)
   VERTEXES ( (2,10630) )
  }
  TEXT  10412, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1199,1203,1389,1238)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10411
  }
  INSTANCE  10413, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="t_writedata(31:0)"
    #SYMBOL="BusInput"
   }
   COORD (1440,1260)
   VERTEXES ( (2,10632) )
  }
  TEXT  10414, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1169,1243,1389,1278)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10413
  }
  INSTANCE  10415, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="t_readdata(31:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2300,1020)
   VERTEXES ( (2,10634) )
  }
  TEXT  10416, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,1003,2568,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10415
  }
  INSTANCE  10469, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="openMAC_cmp"
    #GENERIC0="mac_time_width_g : INTEGER := 32"
    #GENERIC1="gen2ndCmpTimer_g : BOOLEAN := gen2ndCmpTimer_g"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_MAC_TIME_CMP"
    #SYMBOL="openMAC_cmp"
   }
   COORD (1680,900)
   VERTEXES ( (8,16704), (10,10619), (12,10621), (14,10649), (18,17192), (20,10629), (22,10631), (24,10633), (26,10658) )
   PINPROP 18,"#PIN_STATE","0"
  }
  TEXT  10470, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1680,844,1983,879)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10469
  }
  TEXT  10474, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1680,1320,1881,1355)
   MARGINS (1,1)
   PARENT 10469
  }
  NET WIRE  10487, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
   }
  }
  NET WIRE  10492, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  TEXT  10527, 0, 0
  {
   TEXT "$#NAME"
   RECT (1594,990,1626,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10635
  }
  TEXT  10531, 0, 0
  {
   TEXT "$#NAME"
   RECT (1596,1030,1625,1059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10636
  }
  TEXT  10559, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1680,1356,2264,1422)
   PARENT 10469
  }
  INSTANCE  10563, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U30"
    #SYMBOL="and2"
   }
   COORD (840,1140)
   VERTEXES ( (6,17189), (2,17191), (4,17193) )
  }
  NET WIRE  10573, 0, 0
  NET WIRE  10585, 0, 0
  {
   VARIABLES
   {
    #NAME="cmp_wr"
   }
  }
  TEXT  10586, 0, 0
  {
   TEXT "$#NAME"
   RECT (1275,1150,1361,1179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17196
  }
  INSTANCE  10590, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="t_byteenable(3:0)"
    #SYMBOL="BusInput"
   }
   COORD (780,720)
  }
  TEXT  10591, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (494,703,720,738)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10590
  }
  NET BUS  10596, 0, 0
  NET BUS  10604, 0, 0
  NET BUS  10612, 0, 0
  VTX  10619, 0, 0
  {
   COORD (1680,1020)
  }
  VTX  10620, 0, 0
  {
   COORD (1540,1020)
  }
  VTX  10621, 0, 0
  {
   COORD (1680,1060)
  }
  VTX  10622, 0, 0
  {
   COORD (1540,1060)
  }
  VTX  10629, 0, 0
  {
   COORD (1680,1220)
  }
  VTX  10630, 0, 0
  {
   COORD (1440,1220)
  }
  VTX  10631, 0, 0
  {
   COORD (1680,1260)
  }
  VTX  10632, 0, 0
  {
   COORD (1440,1260)
  }
  VTX  10633, 0, 0
  {
   COORD (2060,1020)
  }
  VTX  10634, 0, 0
  {
   COORD (2300,1020)
  }
  WIRE  10635, 0, 0
  {
   NET 10487
   VTX 10619, 10620
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10636, 0, 0
  {
   NET 10492
   VTX 10621, 10622
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10640, 0, 0
  {
   NET 10596
   VTX 10629, 10630
  }
  BUS  10641, 0, 0
  {
   NET 10604
   VTX 10631, 10632
  }
  BUS  10642, 0, 0
  {
   NET 10612
   VTX 10633, 10634
  }
  NET BUS  10643, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_time(31:0)"
   }
  }
  TEXT  10645, 0, 0
  {
   TEXT "$#NAME"
   RECT (1437,1070,1604,1099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10650
  }
  VTX  10648, 0, 0
  {
   COORD (1420,1100)
  }
  VTX  10649, 0, 0
  {
   COORD (1680,1100)
  }
  BUS  10650, 0, 0
  {
   NET 10643
   VTX 10648, 10649
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  10653, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="t_irq"
    #SYMBOL="Output"
   }
   COORD (2300,1060)
   VERTEXES ( (2,10659) )
  }
  TEXT  10654, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,1043,2411,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10653
  }
  VTX  10658, 0, 0
  {
   COORD (2060,1060)
  }
  VTX  10659, 0, 0
  {
   COORD (2300,1060)
  }
  WIRE  10661, 0, 0
  {
   NET 10662
   VTX 10658, 10659
  }
  NET WIRE  10662, 0, 0
  GENERIC  10919, 0, 0
  {
   LABEL "macCmpGeneric"
   TEXT 
"gen2ndCmpTimer_g : boolean := false;\n"+
""
   RECT (280,240,840,520)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET WIRE  16698, 0, 0
  {
   VARIABLES
   {
    #NAME="toggle"
   }
  }
  INSTANCE  16699, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="t_tog"
    #SYMBOL="Output"
   }
   COORD (2300,980)
   VERTEXES ( (2,16705) )
  }
  TEXT  16700, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,963,2418,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 16699
  }
  VTX  16704, 0, 0
  {
   COORD (2060,980)
  }
  VTX  16705, 0, 0
  {
   COORD (2300,980)
  }
  WIRE  16706, 0, 0
  {
   NET 16698
   VTX 16704, 16705
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  16959, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="req_ack"
    #GENERIC0="zero_delay_g : BOOLEAN := true"
    #GENERIC1="ack_delay_g : INTEGER := 1"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="regack6"
    #SYMBOL="req_ack"
   }
   COORD (1220,1740)
   VERTEXES ( (2,16968), (4,17258), (6,16978), (8,16983) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  16960, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,1684,1325,1719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 16959
  }
  TEXT  16964, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,1920,1325,1955)
   MARGINS (1,1)
   PARENT 16959
  }
  VTX  16968, 0, 0
  {
   COORD (1220,1780)
  }
  VTX  16969, 0, 0
  {
   COORD (1080,1780)
  }
  WIRE  16971, 0, 0
  {
   NET 10487
   VTX 16968, 16969
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  16978, 0, 0
  {
   COORD (1220,1820)
  }
  VTX  16979, 0, 0
  {
   COORD (1080,1820)
  }
  WIRE  16981, 0, 0
  {
   NET 10492
   VTX 16978, 16979
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  16983, 0, 0
  {
   COORD (1220,1860)
  }
  VTX  16984, 0, 0
  {
   COORD (1080,1860)
  }
  WIRE  16986, 0, 0
  {
   NET 10585
   VTX 16983, 16984
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  16988, 0, 0
  {
   TEXT "$#NAME"
   RECT (1134,1750,1166,1779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16971
  }
  TEXT  16996, 0, 0
  {
   TEXT "$#NAME"
   RECT (1136,1790,1165,1819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16981
  }
  TEXT  17000, 0, 0
  {
   TEXT "$#NAME"
   RECT (1107,1830,1193,1859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16986
  }
  TEXT  17030, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1220,1956,1492,2022)
   PARENT 16959
  }
  TEXT  17040, 0, 0
  {
   TEXT "$#NAME"
   RECT (1382,1750,1518,1779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17264
  }
  INSTANCE  17045, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="t_waitrequest"
    #SYMBOL="Output"
   }
   COORD (1800,1660)
   VERTEXES ( (2,17256) )
  }
  TEXT  17046, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1852,1643,2027,1678)
   ALIGN 4
   MARGINS (1,1)
   PARENT 17045
  }
  NET WIRE  17050, 0, 0
  INSTANCE  17057, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="req_ack"
    #GENERIC0="ack_delay_g : INTEGER := 1"
    #GENERIC1="zero_delay_g : BOOLEAN := false"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="regack5"
    #SYMBOL="req_ack"
   }
   COORD (1220,1420)
   VERTEXES ( (2,17078), (4,17260), (6,17080), (8,17082) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  17062, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,1364,1325,1399)
   ALIGN 8
   MARGINS (1,1)
   PARENT 17057
  }
  TEXT  17063, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,1600,1325,1635)
   MARGINS (1,1)
   PARENT 17057
  }
  TEXT  17064, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1220,1636,1504,1702)
   PARENT 17057
  }
  TEXT  17068, 0, 0
  {
   TEXT "$#NAME"
   RECT (1134,1430,1166,1459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17086
  }
  TEXT  17071, 0, 0
  {
   TEXT "$#NAME"
   RECT (1136,1470,1165,1499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17087
  }
  TEXT  17074, 0, 0
  {
   TEXT "$#NAME"
   RECT (1109,1510,1192,1539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17088
  }
  TEXT  17077, 0, 0
  {
   TEXT "$#NAME"
   RECT (1384,1430,1517,1459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17269
  }
  VTX  17078, 0, 0
  {
   COORD (1220,1460)
  }
  VTX  17079, 0, 0
  {
   COORD (1080,1460)
  }
  VTX  17080, 0, 0
  {
   COORD (1220,1500)
  }
  VTX  17081, 0, 0
  {
   COORD (1080,1500)
  }
  VTX  17082, 0, 0
  {
   COORD (1220,1540)
  }
  VTX  17083, 0, 0
  {
   COORD (1080,1540)
  }
  WIRE  17086, 0, 0
  {
   NET 10487
   VTX 17078, 17079
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  17087, 0, 0
  {
   NET 10492
   VTX 17080, 17081
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  17088, 0, 0
  {
   NET 17091
   VTX 17082, 17083
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  17091, 0, 0
  {
   VARIABLES
   {
    #NAME="cmp_rd"
   }
  }
  INSTANCE  17092, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U48"
    #SYMBOL="and2"
   }
   COORD (840,900)
   VERTEXES ( (2,17228), (6,17230), (4,17239) )
  }
  NET WIRE  17097, 0, 0
  VTX  17188, 0, 0
  {
   COORD (780,1160)
  }
  VTX  17189, 0, 0
  {
   COORD (840,1160)
  }
  VTX  17190, 0, 0
  {
   COORD (780,1200)
  }
  VTX  17191, 0, 0
  {
   COORD (840,1200)
  }
  VTX  17192, 0, 0
  {
   COORD (1680,1180)
  }
  VTX  17193, 0, 0
  {
   COORD (1000,1180)
  }
  WIRE  17195, 0, 0
  {
   NET 10573
   VTX 17190, 17191
  }
  WIRE  17196, 0, 0
  {
   NET 10585
   VTX 17192, 17193
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17227, 0, 0
  {
   COORD (780,960)
  }
  VTX  17228, 0, 0
  {
   COORD (840,960)
  }
  WIRE  17229, 0, 0
  {
   NET 17097
   VTX 17227, 17228
  }
  VTX  17230, 0, 0
  {
   COORD (840,920)
  }
  VTX  17231, 0, 0
  {
   COORD (800,1160)
  }
  VTX  17233, 0, 0
  {
   COORD (800,920)
  }
  WIRE  17234, 0, 0
  {
   NET 17238
   VTX 17230, 17233
  }
  WIRE  17235, 0, 0
  {
   NET 17238
   VTX 17233, 17231
  }
  WIRE  17236, 0, 0
  {
   NET 17238
   VTX 17188, 17231
  }
  WIRE  17237, 0, 0
  {
   NET 17238
   VTX 17231, 17189
  }
  NET WIRE  17238, 0, 0
  VTX  17239, 0, 0
  {
   COORD (1000,940)
  }
  VTX  17240, 0, 0
  {
   COORD (1240,940)
  }
  WIRE  17242, 0, 0
  {
   NET 17091
   VTX 17239, 17240
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  17244, 0, 0
  {
   TEXT "$#NAME"
   RECT (1079,910,1162,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17242
  }
  VTX  17256, 0, 0
  {
   COORD (1800,1660)
  }
  VTX  17257, 0, 0
  {
   COORD (1760,1660)
  }
  VTX  17258, 0, 0
  {
   COORD (1380,1780)
  }
  VTX  17259, 0, 0
  {
   COORD (1600,1680)
  }
  VTX  17260, 0, 0
  {
   COORD (1380,1460)
  }
  VTX  17261, 0, 0
  {
   COORD (1600,1640)
  }
  WIRE  17262, 0, 0
  {
   NET 17050
   VTX 17256, 17257
  }
  VTX  17263, 0, 0
  {
   COORD (1520,1780)
  }
  WIRE  17264, 0, 0
  {
   NET 17870
   VTX 17258, 17263
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17265, 0, 0
  {
   COORD (1520,1680)
  }
  WIRE  17266, 0, 0
  {
   NET 17870
   VTX 17263, 17265
  }
  WIRE  17267, 0, 0
  {
   NET 17870
   VTX 17265, 17259
  }
  VTX  17268, 0, 0
  {
   COORD (1520,1460)
  }
  WIRE  17269, 0, 0
  {
   NET 17869
   VTX 17260, 17268
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17270, 0, 0
  {
   COORD (1520,1640)
  }
  WIRE  17271, 0, 0
  {
   NET 17869
   VTX 17268, 17270
  }
  WIRE  17272, 0, 0
  {
   NET 17869
   VTX 17270, 17261
  }
  NET WIRE  17869, 0, 0
  {
   VARIABLES
   {
    #NAME="cmp_rd_ack"
   }
  }
  NET WIRE  17870, 0, 0
  {
   VARIABLES
   {
    #NAME="cmp_wr_ack"
   }
  }
  INSTANCE  17871, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="nor2"
    #LIBRARY="#builtin"
    #REFERENCE="U46"
    #SYMBOL="nor2"
   }
   COORD (1600,1620)
   VERTEXES ( (2,17259), (6,17261), (20,17257) )
  }
 }
 
}

PAGE "PACKET BUFFER"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  10921, 0, 0
  {
   LABEL "macPktBufGeneric"
   TEXT 
"useIntPktBuf_g : boolean := false;\n"+
"useRxIntPktBuf_g : boolean := false;\n"+
"iPktBufSize_g : integer := 1024;\n"+
"iPktBufSizeLog2_g : integer := 10;\n"+
""
   RECT (2500,240,3060,520)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  10939, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pkt_read"
    #SYMBOL="Input"
   }
   COORD (500,720)
   VERTEXES ( (2,19225) )
  }
  TEXT  10940, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (335,703,449,738)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10939
  }
  INSTANCE  10941, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pkt_chipselect"
    #SYMBOL="Input"
   }
   COORD (500,680)
   VERTEXES ( (2,19226) )
  }
  TEXT  10942, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (262,663,449,698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10941
  }
  INSTANCE  10943, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pkt_write"
    #SYMBOL="Input"
   }
   COORD (500,800)
   VERTEXES ( (2,19228) )
  }
  TEXT  10944, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (331,783,449,818)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10943
  }
  INSTANCE  10945, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pkt_address(iPktBufSizeLog2_g-3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1260,380)
   VERTEXES ( (2,19208) )
  }
  TEXT  10946, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (736,363,1209,398)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10945
  }
  INSTANCE  10947, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pkt_writedata(31:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1260,620)
   VERTEXES ( (2,19206) )
  }
  TEXT  10948, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (959,603,1209,638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10947
  }
  INSTANCE  10949, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pkt_readdata(31:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1900,380)
   VERTEXES ( (2,19347) )
  }
  TEXT  10950, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1952,363,2198,398)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10949
  }
  INSTANCE  10951, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pkt_byteenable(3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1260,460)
   VERTEXES ( (2,19210) )
  }
  TEXT  10952, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (944,443,1200,478)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10951
  }
  INSTANCE  10954, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="OpenMAC_DPRpackets"
    #GENERIC0="memSize_g : INTEGER := iPktBufSize_g"
    #GENERIC1="memSizeLOG2_g : INTEGER := iPktBufSizeLog2_g"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_MAC_PKT_BUF"
    #SYMBOL="OpenMAC_DPRpackets"
   }
   COORD (1440,300)
   VERTEXES ( (2,19216), (4,19234), (6,19207), (8,19346), (10,19217), (12,19209), (14,19211), (16,19203), (18,19219), (20,19205), (22,19246), (24,19231), (26,19243), (28,19229) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  10955, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,244,1727,279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10954
  }
  TEXT  10959, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,840,1753,875)
   MARGINS (1,1)
   PARENT 10954
  }
  TEXT  10963, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1440,876,1965,942)
   PARENT 10954
  }
  INSTANCE  10967, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pkt_clk"
    #SYMBOL="Input"
   }
   COORD (1260,540)
   VERTEXES ( (2,19204) )
  }
  TEXT  10968, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1117,523,1209,558)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10967
  }
  NET WIRE  10969, 0, 0
  NET BUS  10980, 0, 0
  NET BUS  10996, 0, 0
  NET BUS  11004, 0, 0
  NET BUS  11026, 0, 0
  NET WIRE  11045, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
   }
  }
  TEXT  11046, 0, 0
  {
   TEXT "$#NAME"
   RECT (1324,470,1356,499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19269
  }
  NET BUS  11054, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_dout(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  11058, 0, 0
  {
   TEXT "$#NAME"
   RECT (494,1171,666,1200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19284
  }
  TEXT  11061, 0, 0
  {
   TEXT "$#NAME"
   RECT (489,1231,671,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 36143
  }
  TEXT  11101, 0, 0
  {
   TEXT "$#NAME"
   RECT (1062,311,1458,340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19271
  }
  NET BUS  11125, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_be(1:0)"
   }
  }
  TEXT  11126, 0, 0
  {
   TEXT "$#NAME"
   RECT (1271,390,1409,419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19272
  }
  NET BUS  11135, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_dout_s(15:0)"
   }
  }
  TEXT  11136, 0, 0
  {
   TEXT "$#NAME"
   RECT (1242,550,1439,579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19273
  }
  INSTANCE  11140, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U33"
    #SYMBOL="and2"
   }
   COORD (560,660)
   VERTEXES ( (6,19223), (2,19224), (4,19232) )
  }
  NET WIRE  11141, 0, 0
  INSTANCE  11155, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U34"
    #SYMBOL="and2"
   }
   COORD (560,740)
   VERTEXES ( (6,19221), (2,19227), (4,19230) )
   PINPROP 6,"#PIN_STATE","0"
  }
  NET WIRE  11156, 0, 0
  NET WIRE  11171, 0, 0
  NET WIRE  12834, 0, 0
  {
   VARIABLES
   {
    #NAME="read_b"
   }
  }
  TEXT  12835, 0, 0
  {
   TEXT "$#NAME"
   RECT (1202,671,1279,700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19282
  }
  NET WIRE  12839, 0, 0
  {
   VARIABLES
   {
    #NAME="write_b"
   }
  }
  TEXT  12840, 0, 0
  {
   TEXT "$#NAME"
   RECT (1201,751,1280,780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19281
  }
  TEXT  12924, 0, 0
  {
   TEXT "$#NAME"
   RECT (1889,310,2071,339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19283
  }
  NET BUS  12928, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_din_s(15:0)"
   }
  }
  PROCESS  13061, 0, 0
  {
   LABEL "genAck"
   TEXT 
"genAck :\n"+
"process (clk, rst, dma_ack_rw)\n"+
"-- Section above this comment may be overwritten according to\n"+
"-- \"Update sensitivity list automatically\" option status\n"+
"-- declarations\n"+
"begin\n"+
"\tif rst = '1' then\n"+
"\t\tdma_ack_rw <= '0';\n"+
"\telsif clk = '1' and clk'event then\n"+
"\t\tif dma_req = '1' and dma_ack_rw = '0' then\n"+
"\t\t\tdma_ack_rw <= '1';\n"+
"\t\telse\n"+
"\t\t\tdma_ack_rw <= '0';\n"+
"\t\tend if;\n"+
"\tend if;\n"+
"end process;\n"+
"\n"+
"\n"+
""
   RECT (760,1400,980,1560)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   CORNER 10
   VTX (  36198, 36200, 36203, 36205 )
   VARIABLES
   {
    #DIRECTION_LIST="36198 36200 36203 "
   }
   LIST (  36198, 36200, 36203 )
  }
  TEXT  13062, 0, 0
  {
   TEXT "$#NAME"
   RECT (644,1410,676,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 36212
  }
  TEXT  13069, 0, 0
  {
   TEXT "$#NAME"
   RECT (646,1450,675,1479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 36213
  }
  NET WIRE  13076, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  NET BUS  13105, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_addr(iPktBufSizeLog2_g-1:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  SIGNALASSIGN  13182, 0, 0
  {
   LABEL "endianConv"
   TEXT 
"--endian conversion\n"+
"dma_dout_s <= \n"+
"\tdma_dout(7 downto 0) & dma_dout(15 downto 8) when endian_g = \"little\" else\n"+
"\tdma_dout;\n"+
"dma_din <= \n"+
"\tdma_din_s(7 downto 0) & dma_din_s(15 downto 8) when endian_g = \"little\" else\n"+
"\tdma_din_s;\n"+
"dma_addr_s(iPktBufSizeLog2_g-1 downto 1) <=\n"+
"\tdma_addr(iPktBufSizeLog2_g-1 downto 2) & dma_addr(1) when endian_g = \"little\" else\n"+
"\tdma_addr(iPktBufSizeLog2_g-1 downto 2) & not dma_addr(1);"
   RECT (720,1160,1820,1360)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  19236, 29833, 29835, 36142, 36239, 36251 )
  }
  TEXT  13221, 0, 0
  {
   TEXT "$#NAME"
   RECT (1843,1171,2040,1200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29837
  }
  TEXT  13223, 0, 0
  {
   TEXT "$#NAME"
   RECT (1861,1231,2018,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29836
  }
  GENERATE  13339, 0, 0
  {
   VARIABLES
   {
    #CONDITION="useIntPktBuf_g = TRUE"
    #GENERATE_KIND="IF"
    #LABEL="genPktBuf"
   }
   AREA (220,240,2220,2100)
   INSTANCES 10954, 11140, 11155, 13579, 15243, 19349, 19362, 19438
   PROCESSES 13061
   ASSIGNMENTS 13182, 14340
   GENERATES 14416
  }
  TEXT  13340, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (220,204,878,239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 13339
  }
  INSTANCE  13579, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U38"
    #SYMBOL="buf"
   }
   COORD (1360,1420)
   VERTEXES ( (2,36210), (4,36208) )
  }
  INSTANCE  13580, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U39"
    #SYMBOL="buf"
   }
   COORD (1360,1560)
   VERTEXES ( (2,36211), (4,36207) )
  }
  TEXT  13589, 0, 0
  {
   TEXT "$#NAME"
   RECT (1490,1410,1650,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 36222
  }
  NET WIRE  13592, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_ack_read"
   }
  }
  NET WIRE  13596, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_ack_write"
   }
  }
  TEXT  13598, 0, 0
  {
   TEXT "$#NAME"
   RECT (1489,1550,1651,1579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 36221
  }
  TEXT  14336, 0, 0
  {
   TEXT "$#NAME"
   RECT (1199,910,1277,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19293
  }
  SIGNALASSIGN  14340, 0, 0
  {
   LABEL "writeDprA"
   TEXT 
"--write DPR from port A only if RX data is written to DPR\n"+
"write_a <= dma_req_write when useRxIntPktBuf_g = TRUE else '0';"
   RECT (640,1000,1840,1120)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  19244, 19250 )
  }
  NET WIRE  14401, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_ack_rw"
   }
  }
  TEXT  14402, 0, 0
  {
   TEXT "$#NAME"
   RECT (1002,1410,1139,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 36220
  }
  GENERATE  14416, 0, 0
  {
   VARIABLES
   {
    #CONDITION="useRxIntPktBuf_g = TRUE"
    #GENERATE_KIND="IF"
    #LABEL="g5"
   }
   AREA (1260,1520,1860,1640)
   INSTANCES 13580
  }
  TEXT  14417, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1260,1484,1852,1519)
   ALIGN 8
   MARGINS (1,1)
   PARENT 14416
  }
  TEXT  15202, 0, 0
  {
   TEXT "$#NAME"
   RECT (396,891,556,920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19302
  }
  NET WIRE  15205, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_req_write"
   }
  }
  TEXT  15235, 0, 0
  {
   TEXT "$#NAME"
   RECT (393,850,551,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19300
  }
  NET WIRE  15242, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_req_read"
   }
  }
  INSTANCE  15243, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U35"
    #SYMBOL="buf"
   }
   COORD (580,860)
   VERTEXES ( (2,19248), (4,19245) )
  }
  NET WIRE  15266, 0, 0
  {
   VARIABLES
   {
    #NAME="read_a"
   }
  }
  TEXT  15267, 0, 0
  {
   TEXT "$#NAME"
   RECT (1202,851,1278,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19296
  }
  TEXT  15271, 0, 0
  {
   TEXT 
"DPR port assigment:\n"+
"port A: openMAC DMA\n"+
"port B: host"
   RECT (280,280,573,381)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
  }
  NET WIRE  15292, 0, 0
  {
   VARIABLES
   {
    #NAME="write_a"
   }
  }
  VTX  19203, 0, 0
  {
   COORD (1440,540)
  }
  VTX  19204, 0, 0
  {
   COORD (1260,540)
  }
  VTX  19205, 0, 0
  {
   COORD (1440,620)
  }
  VTX  19206, 0, 0
  {
   COORD (1260,620)
  }
  VTX  19207, 0, 0
  {
   COORD (1440,380)
  }
  VTX  19208, 0, 0
  {
   COORD (1260,380)
  }
  VTX  19209, 0, 0
  {
   COORD (1440,460)
  }
  VTX  19210, 0, 0
  {
   COORD (1260,460)
  }
  VTX  19211, 0, 0
  {
   COORD (1440,500)
  }
  VTX  19212, 0, 0
  {
   COORD (1240,500)
  }
  VTX  19215, 0, 0
  {
   COORD (1080,340)
  }
  VTX  19216, 0, 0
  {
   COORD (1440,340)
  }
  VTX  19217, 0, 0
  {
   COORD (1440,420)
  }
  VTX  19218, 0, 0
  {
   COORD (1240,420)
  }
  VTX  19219, 0, 0
  {
   COORD (1440,580)
  }
  VTX  19220, 0, 0
  {
   COORD (1240,580)
  }
  VTX  19221, 0, 0
  {
   COORD (560,760)
  }
  VTX  19222, 0, 0
  {
   COORD (520,680)
  }
  VTX  19223, 0, 0
  {
   COORD (560,680)
  }
  VTX  19224, 0, 0
  {
   COORD (560,720)
  }
  VTX  19225, 0, 0
  {
   COORD (500,720)
  }
  VTX  19226, 0, 0
  {
   COORD (500,680)
  }
  VTX  19227, 0, 0
  {
   COORD (560,800)
  }
  VTX  19228, 0, 0
  {
   COORD (500,800)
  }
  VTX  19229, 0, 0
  {
   COORD (1440,780)
  }
  VTX  19230, 0, 0
  {
   COORD (720,780)
  }
  VTX  19231, 0, 0
  {
   COORD (1440,700)
  }
  VTX  19232, 0, 0
  {
   COORD (720,700)
  }
  VTX  19233, 0, 0
  {
   COORD (2080,340)
  }
  VTX  19234, 0, 0
  {
   COORD (1880,340)
  }
  VTX  19235, 0, 0
  {
   COORD (460,1200)
  }
  VTX  19236, 0, 0
  {
   COORD (720,1200)
  }
  VTX  19243, 0, 0
  {
   COORD (1440,740)
  }
  VTX  19244, 0, 0
  {
   COORD (1040,1000)
  }
  VTX  19245, 0, 0
  {
   COORD (700,880)
  }
  VTX  19246, 0, 0
  {
   COORD (1440,660)
  }
  VTX  19247, 0, 0
  {
   COORD (360,880)
  }
  VTX  19248, 0, 0
  {
   COORD (580,880)
  }
  VTX  19249, 0, 0
  {
   COORD (360,920)
  }
  VTX  19250, 0, 0
  {
   COORD (640,1080)
  }
  WIRE  19265, 0, 0
  {
   NET 10969
   VTX 19203, 19204
  }
  BUS  19266, 0, 0
  {
   NET 10980
   VTX 19205, 19206
  }
  BUS  19267, 0, 0
  {
   NET 10996
   VTX 19207, 19208
  }
  BUS  19268, 0, 0
  {
   NET 11004
   VTX 19209, 19210
  }
  WIRE  19269, 0, 0
  {
   NET 11045
   VTX 19211, 19212
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  19271, 0, 0
  {
   NET 36254
   VTX 19215, 19216
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  19272, 0, 0
  {
   NET 11125
   VTX 19217, 19218
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  19273, 0, 0
  {
   NET 11135
   VTX 19219, 19220
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  19274, 0, 0
  {
   COORD (520,760)
  }
  WIRE  19275, 0, 0
  {
   NET 11171
   VTX 19221, 19274
  }
  WIRE  19276, 0, 0
  {
   NET 11171
   VTX 19274, 19222
  }
  WIRE  19277, 0, 0
  {
   NET 11171
   VTX 19222, 19223
  }
  WIRE  19278, 0, 0
  {
   NET 11141
   VTX 19224, 19225
  }
  WIRE  19279, 0, 0
  {
   NET 11171
   VTX 19222, 19226
  }
  WIRE  19280, 0, 0
  {
   NET 11156
   VTX 19227, 19228
  }
  WIRE  19281, 0, 0
  {
   NET 12839
   VTX 19229, 19230
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  19282, 0, 0
  {
   NET 12834
   VTX 19231, 19232
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  19283, 0, 0
  {
   NET 12928
   VTX 19233, 19234
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  19284, 0, 0
  {
   NET 11054
   VTX 19235, 19236
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  19288, 0, 0
  {
   COORD (1420,740)
  }
  WIRE  19289, 0, 0
  {
   NET 15292
   VTX 19243, 19288
  }
  VTX  19290, 0, 0
  {
   COORD (1420,940)
  }
  WIRE  19291, 0, 0
  {
   NET 15292
   VTX 19288, 19290
  }
  VTX  19292, 0, 0
  {
   COORD (1040,940)
  }
  WIRE  19293, 0, 0
  {
   NET 15292
   VTX 19290, 19292
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  19294, 0, 0
  {
   NET 15292
   VTX 19292, 19244
  }
  VTX  19295, 0, 0
  {
   COORD (1400,880)
  }
  WIRE  19296, 0, 0
  {
   NET 15266
   VTX 19245, 19295
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  19297, 0, 0
  {
   COORD (1400,660)
  }
  WIRE  19298, 0, 0
  {
   NET 15266
   VTX 19295, 19297
  }
  WIRE  19299, 0, 0
  {
   NET 15266
   VTX 19297, 19246
  }
  WIRE  19300, 0, 0
  {
   NET 15242
   VTX 19247, 19248
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  19301, 0, 0
  {
   COORD (600,920)
  }
  WIRE  19302, 0, 0
  {
   NET 15205
   VTX 19249, 19301
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  19303, 0, 0
  {
   COORD (600,1080)
  }
  WIRE  19304, 0, 0
  {
   NET 15205
   VTX 19301, 19303
  }
  WIRE  19305, 0, 0
  {
   NET 15205
   VTX 19303, 19250
  }
  VTX  19346, 0, 0
  {
   COORD (1880,380)
  }
  VTX  19347, 0, 0
  {
   COORD (1900,380)
  }
  BUS  19348, 0, 0
  {
   NET 11026
   VTX 19346, 19347
  }
  INSTANCE  19349, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="req_ack"
    #GENERIC0="zero_delay_g : BOOLEAN := true"
    #GENERIC1="ack_delay_g : INTEGER := 1"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="regack7"
    #SYMBOL="req_ack"
   }
   COORD (760,1660)
   VERTEXES ( (2,19366), (4,19371), (6,19376), (8,19381) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  19350, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (760,1604,865,1639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 19349
  }
  TEXT  19354, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (760,1840,865,1875)
   MARGINS (1,1)
   PARENT 19349
  }
  TEXT  19358, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (760,1876,1032,1942)
   PARENT 19349
  }
  INSTANCE  19362, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="req_ack"
    #GENERIC0="zero_delay_g : BOOLEAN := false"
    #GENERIC1="ack_delay_g : INTEGER := 2"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="regack8"
    #SYMBOL="req_ack"
   }
   COORD (1440,1780)
   VERTEXES ( (2,29763), (6,29767), (8,29769), (4,29765) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  19363, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,1724,1545,1759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 19362
  }
  TEXT  19364, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,1960,1545,1995)
   MARGINS (1,1)
   PARENT 19362
  }
  TEXT  19365, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1440,1996,1724,2062)
   PARENT 19362
  }
  VTX  19366, 0, 0
  {
   COORD (760,1700)
  }
  VTX  19367, 0, 0
  {
   COORD (620,1700)
  }
  WIRE  19369, 0, 0
  {
   NET 33488
   VTX 19366, 19367
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  19371, 0, 0
  {
   COORD (920,1700)
  }
  VTX  19372, 0, 0
  {
   COORD (1060,1700)
  }
  WIRE  19374, 0, 0
  {
   NET 19439
   VTX 19371, 19372
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  19376, 0, 0
  {
   COORD (760,1740)
  }
  VTX  19377, 0, 0
  {
   COORD (620,1740)
  }
  WIRE  19379, 0, 0
  {
   NET 13076
   VTX 19376, 19377
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  19381, 0, 0
  {
   COORD (760,1780)
  }
  VTX  19382, 0, 0
  {
   COORD (620,1780)
  }
  WIRE  19384, 0, 0
  {
   NET 12839
   VTX 19381, 19382
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  19386, 0, 0
  {
   TEXT "$#NAME"
   RECT (651,1670,729,1699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19369
  }
  TEXT  19390, 0, 0
  {
   TEXT "$#NAME"
   RECT (916,1670,1064,1699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19374
  }
  TEXT  19394, 0, 0
  {
   TEXT "$#NAME"
   RECT (676,1710,705,1739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19379
  }
  TEXT  19398, 0, 0
  {
   TEXT "$#NAME"
   RECT (651,1750,730,1779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19384
  }
  TEXT  19422, 0, 0
  {
   TEXT "$#NAME"
   RECT (1331,1790,1409,1819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29771
  }
  TEXT  19426, 0, 0
  {
   TEXT "$#NAME"
   RECT (1597,1790,1743,1819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29772
  }
  TEXT  19430, 0, 0
  {
   TEXT "$#NAME"
   RECT (1356,1830,1385,1859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29773
  }
  TEXT  19434, 0, 0
  {
   TEXT "$#NAME"
   RECT (1332,1870,1409,1899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29774
  }
  INSTANCE  19438, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="nor2"
    #LIBRARY="#builtin"
    #REFERENCE="U60"
    #SYMBOL="nor2"
   }
   COORD (840,1980)
   VERTEXES ( (6,29759), (2,29757), (20,29754) )
  }
  NET WIRE  19439, 0, 0
  {
   VARIABLES
   {
    #NAME="pkt_write_ack"
   }
  }
  NET WIRE  19440, 0, 0
  {
   VARIABLES
   {
    #NAME="pkt_read_ack"
   }
  }
  INSTANCE  19441, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="pkt_waitrequest"
    #SYMBOL="Output"
   }
   COORD (1080,2020)
   VERTEXES ( (2,29755) )
  }
  TEXT  19442, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1132,2003,1337,2038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 19441
  }
  NET WIRE  19450, 0, 0
  TEXT  19454, 0, 0
  {
   TEXT "$#NAME"
   RECT (696,2010,844,2039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29761
  }
  TEXT  19461, 0, 0
  {
   TEXT "$#NAME"
   RECT (697,1970,843,1999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29762
  }
  VTX  29754, 0, 0
  {
   COORD (1000,2020)
  }
  VTX  29755, 0, 0
  {
   COORD (1080,2020)
  }
  VTX  29756, 0, 0
  {
   COORD (700,2040)
  }
  VTX  29757, 0, 0
  {
   COORD (840,2040)
  }
  VTX  29758, 0, 0
  {
   COORD (700,2000)
  }
  VTX  29759, 0, 0
  {
   COORD (840,2000)
  }
  WIRE  29760, 0, 0
  {
   NET 19450
   VTX 29754, 29755
  }
  WIRE  29761, 0, 0
  {
   NET 19439
   VTX 29756, 29757
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29762, 0, 0
  {
   NET 19440
   VTX 29758, 29759
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  29763, 0, 0
  {
   COORD (1440,1820)
  }
  VTX  29764, 0, 0
  {
   COORD (1300,1820)
  }
  VTX  29765, 0, 0
  {
   COORD (1600,1820)
  }
  VTX  29766, 0, 0
  {
   COORD (1740,1820)
  }
  VTX  29767, 0, 0
  {
   COORD (1440,1860)
  }
  VTX  29768, 0, 0
  {
   COORD (1300,1860)
  }
  VTX  29769, 0, 0
  {
   COORD (1440,1900)
  }
  VTX  29770, 0, 0
  {
   COORD (1300,1900)
  }
  WIRE  29771, 0, 0
  {
   NET 33488
   VTX 29763, 29764
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29772, 0, 0
  {
   NET 19440
   VTX 29765, 29766
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29773, 0, 0
  {
   NET 13076
   VTX 29767, 29768
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29774, 0, 0
  {
   NET 12834
   VTX 29769, 29770
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  29790, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_din(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  VTX  29832, 0, 0
  {
   COORD (2100,1260)
  }
  VTX  29833, 0, 0
  {
   COORD (1820,1260)
  }
  VTX  29834, 0, 0
  {
   COORD (2100,1200)
  }
  VTX  29835, 0, 0
  {
   COORD (1820,1200)
  }
  BUS  29836, 0, 0
  {
   NET 29790
   VTX 29832, 29833
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29837, 0, 0
  {
   NET 11135
   VTX 29834, 29835
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  33488, 0, 0
  {
   VARIABLES
   {
    #NAME="pkt_clk"
   }
  }
  VTX  36141, 0, 0
  {
   COORD (460,1260)
  }
  VTX  36142, 0, 0
  {
   COORD (720,1260)
  }
  BUS  36143, 0, 0
  {
   NET 12928
   VTX 36141, 36142
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  36198, 0, 0
  {
   COORD (760,1440)
  }
  VTX  36199, 0, 0
  {
   COORD (560,1440)
  }
  VTX  36200, 0, 0
  {
   COORD (760,1480)
  }
  VTX  36201, 0, 0
  {
   COORD (560,1480)
  }
  VTX  36202, 0, 0
  {
   COORD (1160,1580)
  }
  VTX  36203, 0, 0
  {
   COORD (760,1520)
  }
  VTX  36204, 0, 0
  {
   COORD (1160,1440)
  }
  VTX  36205, 0, 0
  {
   COORD (980,1440)
  }
  VTX  36206, 0, 0
  {
   COORD (1660,1580)
  }
  VTX  36207, 0, 0
  {
   COORD (1480,1580)
  }
  VTX  36208, 0, 0
  {
   COORD (1480,1440)
  }
  VTX  36209, 0, 0
  {
   COORD (1660,1440)
  }
  VTX  36210, 0, 0
  {
   COORD (1360,1440)
  }
  VTX  36211, 0, 0
  {
   COORD (1360,1580)
  }
  WIRE  36212, 0, 0
  {
   NET 11045
   VTX 36198, 36199
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  36213, 0, 0
  {
   NET 13076
   VTX 36200, 36201
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  36214, 0, 0
  {
   COORD (700,1580)
  }
  WIRE  36215, 0, 0
  {
   NET 14401
   VTX 36202, 36214
  }
  VTX  36216, 0, 0
  {
   COORD (700,1520)
  }
  WIRE  36217, 0, 0
  {
   NET 14401
   VTX 36214, 36216
  }
  WIRE  36218, 0, 0
  {
   NET 14401
   VTX 36216, 36203
  }
  WIRE  36219, 0, 0
  {
   NET 14401
   VTX 36204, 36202
  }
  WIRE  36220, 0, 0
  {
   NET 14401
   VTX 36205, 36204
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  36221, 0, 0
  {
   NET 13596
   VTX 36206, 36207
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  36222, 0, 0
  {
   NET 13592
   VTX 36208, 36209
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  36223, 0, 0
  {
   NET 14401
   VTX 36204, 36210
  }
  WIRE  36224, 0, 0
  {
   NET 14401
   VTX 36202, 36211
  }
  TEXT  36225, 0, 0
  {
   TEXT "$#NAME"
   RECT (355,1291,726,1320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 36240
  }
  VTX  36238, 0, 0
  {
   COORD (360,1320)
  }
  VTX  36239, 0, 0
  {
   COORD (720,1320)
  }
  BUS  36240, 0, 0
  {
   NET 13105
   VTX 36238, 36239
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  36241, 0, 0
  {
   TEXT "$#NAME"
   RECT (1802,1291,2198,1320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 36253
  }
  VTX  36251, 0, 0
  {
   COORD (1820,1320)
  }
  VTX  36252, 0, 0
  {
   COORD (2180,1320)
  }
  BUS  36253, 0, 0
  {
   NET 36254
   VTX 36251, 36252
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  36254, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_addr_s(iPktBufSizeLog2_g-1:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
 }
 
}

PAGE "PACKET DMA MASTER"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  14529, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="m_write"
    #SYMBOL="Output"
   }
   COORD (1920,820)
   VERTEXES ( (2,29595) )
  }
  TEXT  14530, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,803,2077,838)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14529
  }
  INSTANCE  14534, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="m_read"
    #SYMBOL="Output"
   }
   COORD (1920,780)
   VERTEXES ( (2,29597) )
  }
  TEXT  14535, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,763,2073,798)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14534
  }
  INSTANCE  14539, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="m_byteenable(m_data_width_g/8-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1920,1020)
   VERTEXES ( (2,29599) )
  }
  TEXT  14540, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,1003,2462,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14539
  }
  INSTANCE  14544, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="m_address(29:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1920,940)
   VERTEXES ( (2,29601) )
  }
  TEXT  14545, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,923,2195,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14544
  }
  INSTANCE  14549, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="m_writedata(m_data_width_g-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1920,1060)
   VERTEXES ( (2,29603) )
  }
  TEXT  14550, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,1043,2416,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14549
  }
  INSTANCE  14554, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="m_readdata(m_data_width_g-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1920,1100)
   ORIENTATION 2
   VERTEXES ( (2,29613) )
  }
  TEXT  14555, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1971,1083,2411,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14554
  }
  NET WIRE  14562, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_ack_write"
   }
  }
  TEXT  14564, 0, 0
  {
   TEXT "$#NAME"
   RECT (1019,871,1181,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29633
  }
  NET BUS  14582, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_dout(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  14586, 0, 0
  {
   TEXT "$#NAME"
   RECT (882,911,1198,940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29634
  }
  TEXT  14588, 0, 0
  {
   TEXT "$#NAME"
   RECT (994,951,1166,980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29635
  }
  TEXT  14589, 0, 0
  {
   TEXT "$#NAME"
   RECT (976,991,1185,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29636
  }
  NET BUS  14591, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_addr(dma_highadr_g:1)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET WIRE  16343, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_req_read"
   }
  }
  TEXT  16345, 0, 0
  {
   TEXT "$#NAME"
   RECT (1021,750,1179,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29630
  }
  TEXT  16346, 0, 0
  {
   TEXT "$#NAME"
   RECT (1020,830,1180,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29631
  }
  NET WIRE  16348, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_req_write"
   }
  }
  NET WIRE  16399, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
   }
  }
  TEXT  16400, 0, 0
  {
   TEXT "$#NAME"
   RECT (1084,710,1116,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29629
  }
  TEXT  16407, 0, 0
  {
   TEXT "$#NAME"
   RECT (1086,670,1115,699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29628
  }
  NET WIRE  16414, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  INSTANCE  16415, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="m_clk"
    #SYMBOL="Input"
   }
   COORD (1920,740)
   ORIENTATION 2
   VERTEXES ( (2,29607) )
  }
  TEXT  16416, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1971,723,2050,758)
   ALIGN 4
   MARGINS (1,1)
   PARENT 16415
   ORIENTATION 2
  }
  INSTANCE  19152, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="m_burstcount(m_burstcount_width_g-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1920,980)
   VERTEXES ( (2,29605) )
  }
  TEXT  19153, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,963,2514,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 19152
  }
  INSTANCE  19154, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="m_readdatavalid"
    #SYMBOL="Input"
   }
   COORD (1920,900)
   ORIENTATION 2
   VERTEXES ( (2,29609) )
  }
  TEXT  19155, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1971,883,2187,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 19154
   ORIENTATION 2
  }
  INSTANCE  19842, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="m_waitrequest"
    #SYMBOL="Input"
   }
   COORD (1920,860)
   ORIENTATION 2
   VERTEXES ( (2,29611) )
  }
  TEXT  19843, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1971,843,2163,878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 19842
   ORIENTATION 2
  }
  INSTANCE  28212, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="openMAC_DMAmaster"
    #GENERIC0="gen_tx_fifo_g : boolean := gen_tx_fifo_c"
    #GENERIC1="dma_highadr_g : integer := dma_highadr_g"
    #GENERIC2="simulate : boolean := simulate"
    #GENERIC3="gen_rx_fifo_g : boolean := gen_rx_fifo_c"
    #GENERIC4="m_rx_burst_size_g : integer := m_rx_burst_size_g"
    #GENERIC5="m_tx_burst_size_g : integer := m_tx_burst_size_g"
    #GENERIC6="m_burstcount_width_g : integer := m_burstcount'length"
    #GENERIC7="fifo_data_width_g : integer := fifo_data_width_c"
    #GENERIC8="rx_fifo_word_size_g : integer := rx_fifo_word_size_c"
    #GENERIC9="tx_fifo_word_size_g : integer := tx_fifo_word_size_c"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_MAC_DMA_MASTER"
    #SYMBOL="openMAC_DMAmaster"
   }
   COORD (1220,660)
   VERTEXES ( (2,29579), (4,29858), (6,29581), (8,29587), (10,29583), (12,29596), (14,29606), (16,29594), (18,29608), (20,29593), (22,29610), (24,29600), (28,29604), (32,29598), (36,29602), (40,29577), (42,29589), (44,29591), (46,29612), (48,40166), (50,41240), (52,41245), (26,43622), (34,43624) )
   PINPROP 34,"#PIN_STATE","0"
  }
  TEXT  28213, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,604,1575,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 28212
  }
  TEXT  28217, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,1360,1518,1395)
   MARGINS (1,1)
   PARENT 28212
  }
  NET WIRE  28275, 0, 0
  NET WIRE  28279, 0, 0
  NET BUS  28287, 0, 0
  NET BUS  28292, 0, 0
  NET BUS  28297, 0, 0
  NET BUS  28302, 0, 0
  NET WIRE  28303, 0, 0
  NET WIRE  28307, 0, 0
  NET WIRE  28311, 0, 0
  NET BUS  28319, 0, 0
  TEXT  28721, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1800,1300,2405,1630)
   PARENT 28212
  }
  ARCHITECTUREDECLARATIONS  28726, 0, 0
  {
   LABEL "Architecture declarations"
   TEXT 
"--constants for packet dma master\n"+
"constant gen_tx_fifo_c : boolean := not useIntPktBuf_g;\n"+
"constant gen_rx_fifo_c : boolean := not(useIntPktBuf_g and useRxIntPktBuf_g);\n"+
"constant fifo_data_width_c : integer := m_data_width_g;\n"+
"constant rx_fifo_word_size_c : integer := m_rx_fifo_size_g; --set  value power of 2\n"+
"constant tx_fifo_word_size_c : integer := m_tx_fifo_size_g; --set value power of 2"
   RECT (240,260,1360,500)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  29554, 0, 0
  {
   VARIABLES
   {
    #CONDITION="not useIntPktBuf_g or (useIntPktBuf_g and not useRxIntPktBuf_g)"
    #GENERATE_KIND="IF"
    #LABEL="genDmaMaster"
   }
   AREA (240,580,2540,1680)
   INSTANCES 28212
   GENERATES 29667
  }
  TEXT  29555, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (240,544,1495,579)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29554
  }
  VTX  29576, 0, 0
  {
   COORD (980,700)
  }
  VTX  29577, 0, 0
  {
   COORD (1220,700)
  }
  VTX  29578, 0, 0
  {
   COORD (980,740)
  }
  VTX  29579, 0, 0
  {
   COORD (1220,740)
  }
  VTX  29580, 0, 0
  {
   COORD (980,780)
  }
  VTX  29581, 0, 0
  {
   COORD (1220,780)
  }
  VTX  29582, 0, 0
  {
   COORD (980,860)
  }
  VTX  29583, 0, 0
  {
   COORD (1220,860)
  }
  VTX  29586, 0, 0
  {
   COORD (980,900)
  }
  VTX  29587, 0, 0
  {
   COORD (1220,900)
  }
  VTX  29588, 0, 0
  {
   COORD (860,940)
  }
  VTX  29589, 0, 0
  {
   COORD (1220,940)
  }
  VTX  29590, 0, 0
  {
   COORD (960,980)
  }
  VTX  29591, 0, 0
  {
   COORD (1220,980)
  }
  VTX  29592, 0, 0
  {
   COORD (960,1020)
  }
  VTX  29593, 0, 0
  {
   COORD (1220,1020)
  }
  VTX  29594, 0, 0
  {
   COORD (1800,820)
  }
  VTX  29595, 0, 0
  {
   COORD (1920,820)
  }
  VTX  29596, 0, 0
  {
   COORD (1800,780)
  }
  VTX  29597, 0, 0
  {
   COORD (1920,780)
  }
  VTX  29598, 0, 0
  {
   COORD (1800,1020)
  }
  VTX  29599, 0, 0
  {
   COORD (1920,1020)
  }
  VTX  29600, 0, 0
  {
   COORD (1800,940)
  }
  VTX  29601, 0, 0
  {
   COORD (1920,940)
  }
  VTX  29602, 0, 0
  {
   COORD (1800,1060)
  }
  VTX  29603, 0, 0
  {
   COORD (1920,1060)
  }
  VTX  29604, 0, 0
  {
   COORD (1800,980)
  }
  VTX  29605, 0, 0
  {
   COORD (1920,980)
  }
  VTX  29606, 0, 0
  {
   COORD (1800,740)
  }
  VTX  29607, 0, 0
  {
   COORD (1920,740)
  }
  VTX  29608, 0, 0
  {
   COORD (1800,900)
  }
  VTX  29609, 0, 0
  {
   COORD (1920,900)
  }
  VTX  29610, 0, 0
  {
   COORD (1800,860)
  }
  VTX  29611, 0, 0
  {
   COORD (1920,860)
  }
  VTX  29612, 0, 0
  {
   COORD (1800,1100)
  }
  VTX  29613, 0, 0
  {
   COORD (1920,1100)
  }
  WIRE  29628, 0, 0
  {
   NET 16414
   VTX 29576, 29577
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29629, 0, 0
  {
   NET 16399
   VTX 29578, 29579
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29630, 0, 0
  {
   NET 16343
   VTX 29580, 29581
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29631, 0, 0
  {
   NET 16348
   VTX 29582, 29583
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29633, 0, 0
  {
   NET 14562
   VTX 29586, 29587
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29634, 0, 0
  {
   NET 14591
   VTX 29588, 29589
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29635, 0, 0
  {
   NET 14582
   VTX 29590, 29591
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29636, 0, 0
  {
   NET 29868
   VTX 29592, 29593
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29637, 0, 0
  {
   NET 28275
   VTX 29594, 29595
  }
  WIRE  29638, 0, 0
  {
   NET 28279
   VTX 29596, 29597
  }
  BUS  29639, 0, 0
  {
   NET 28287
   VTX 29598, 29599
  }
  BUS  29640, 0, 0
  {
   NET 28292
   VTX 29600, 29601
  }
  BUS  29641, 0, 0
  {
   NET 28297
   VTX 29602, 29603
  }
  BUS  29642, 0, 0
  {
   NET 28302
   VTX 29604, 29605
  }
  WIRE  29643, 0, 0
  {
   NET 28303
   VTX 29606, 29607
  }
  WIRE  29644, 0, 0
  {
   NET 28307
   VTX 29608, 29609
  }
  WIRE  29645, 0, 0
  {
   NET 28311
   VTX 29610, 29611
  }
  BUS  29646, 0, 0
  {
   NET 28319
   VTX 29612, 29613
  }
  INSTANCE  29658, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U68"
    #SYMBOL="buf"
   }
   COORD (740,1380)
   ORIENTATION 2
   VERTEXES ( (4,29856), (2,29890) )
  }
  TEXT  29659, 0, 0
  {
   TEXT "$#NAME"
   RECT (420,1371,580,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29857
  }
  NET WIRE  29666, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_ack_read"
   }
  }
  GENERATE  29667, 0, 0
  {
   VARIABLES
   {
    #CONDITION="not useIntPktBuf_g"
    #GENERATE_KIND="IF"
    #LABEL="genReadDmaMaster"
   }
   AREA (260,1340,1060,1560)
   INSTANCES 29658, 29869
  }
  TEXT  29668, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (260,1304,988,1339)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29667
  }
  VTX  29855, 0, 0
  {
   COORD (380,1400)
  }
  VTX  29856, 0, 0
  {
   COORD (620,1400)
  }
  WIRE  29857, 0, 0
  {
   NET 29666
   VTX 29855, 29856
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  29858, 0, 0
  {
   COORD (1220,820)
  }
  VTX  29859, 0, 0
  {
   COORD (980,820)
  }
  WIRE  29861, 0, 0
  {
   NET 29863
   VTX 29858, 29859
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  29863, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_ack_rd_mst"
   }
  }
  TEXT  29864, 0, 0
  {
   TEXT "$#NAME"
   RECT (1007,790,1193,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29861
  }
  NET BUS  29868, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_din_mst(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  INSTANCE  29869, 0, 0
  {
   VARIABLES
   {
    #ARRAY_GENERIC="dma_din'length"
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U69"
    #SYMBOL="buf"
   }
   COORD (740,1480)
   ORIENTATION 2
   VERTEXES ( (4,29875), (2,29882) )
  }
  TEXT  29870, 0, 0
  {
   TEXT "$#NAME"
   RECT (402,1471,559,1500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29876
  }
  VTX  29874, 0, 0
  {
   COORD (360,1500)
  }
  VTX  29875, 0, 0
  {
   COORD (620,1500)
  }
  BUS  29876, 0, 0
  {
   NET 29877
   VTX 29874, 29875
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  29877, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_din(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  29878, 0, 0
  {
   TEXT "$#NAME"
   RECT (756,1471,965,1500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29884
  }
  VTX  29882, 0, 0
  {
   COORD (740,1500)
  }
  VTX  29883, 0, 0
  {
   COORD (1000,1500)
  }
  BUS  29884, 0, 0
  {
   NET 29868
   VTX 29882, 29883
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29888, 0, 0
  {
   TEXT "$#NAME"
   RECT (767,1370,953,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29891
  }
  VTX  29889, 0, 0
  {
   COORD (980,1400)
  }
  VTX  29890, 0, 0
  {
   COORD (740,1400)
  }
  WIRE  29891, 0, 0
  {
   NET 29863
   VTX 29889, 29890
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29892, 0, 0
  {
   TEXT "@INSTANCE_ARRAY"
   RECT (619,1521,827,1554)
   PARENT 29869
  }
  VTX  40166, 0, 0
  {
   COORD (1800,1140)
  }
  VTX  40167, 0, 0
  {
   COORD (1920,1140)
  }
  BUS  40169, 0, 0
  {
   NET 40170
   VTX 40166, 40167
  }
  NET BUS  40170, 0, 0
  INSTANCE  40171, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="m_burstcounter(m_burstcount_width_g-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1920,1140)
   VERTEXES ( (2,40167) )
  }
  TEXT  40172, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,1123,2540,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 40171
  }
  VTX  41240, 0, 0
  {
   COORD (1800,1180)
  }
  VTX  41241, 0, 0
  {
   COORD (1940,1180)
  }
  BUS  41243, 0, 0
  {
   NET 41244
   VTX 41240, 41241
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  41244, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_rd_err(7:0)"
   }
  }
  VTX  41245, 0, 0
  {
   COORD (1800,1220)
  }
  VTX  41246, 0, 0
  {
   COORD (1940,1220)
  }
  BUS  41248, 0, 0
  {
   NET 41249
   VTX 41245, 41246
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  41249, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_wr_err(7:0)"
   }
  }
  TEXT  41250, 0, 0
  {
   TEXT "$#NAME"
   RECT (1963,1170,2138,1199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41243
  }
  TEXT  41254, 0, 0
  {
   TEXT "$#NAME"
   RECT (1961,1210,2139,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41248
  }
  NET WIRE  43577, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_rx_off"
   }
  }
  NET WIRE  43582, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_tx_off"
   }
  }
  TEXT  43583, 0, 0
  {
   TEXT "$#NAME"
   RECT (971,1070,1090,1099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43625
  }
  TEXT  43587, 0, 0
  {
   TEXT "$#NAME"
   RECT (971,1150,1089,1179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 43626
  }
  VTX  43621, 0, 0
  {
   COORD (960,1100)
  }
  VTX  43622, 0, 0
  {
   COORD (1220,1100)
  }
  VTX  43623, 0, 0
  {
   COORD (960,1180)
  }
  VTX  43624, 0, 0
  {
   COORD (1220,1180)
  }
  WIRE  43625, 0, 0
  {
   NET 43577
   VTX 43621, 43622
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  43626, 0, 0
  {
   NET 43582
   VTX 43623, 43624
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE "SMI"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  NET WIRE  34264, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
   }
  }
  INSTANCE  34268, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="OpenMAC_MII"
    #LIBRARY="#default"
    #NO_CONF="1"
    #REFERENCE="THE_PHY_MGMT"
    #SYMBOL="OpenMAC_MII"
   }
   COORD (800,680)
   VERTEXES ( (2,34770), (4,34777), (8,34792), (10,34786), (12,34796), (14,34784), (16,34798), (18,34782), (20,34794), (22,34778), (24,34780), (26,34774), (28,41213) )
   PINPROP 28,"#PIN_STATE","0"
  }
  TEXT  34282, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (800,1040,989,1075)
   MARGINS (1,1)
   PARENT 34268
  }
  TEXT  34283, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (800,626,1038,659)
   ALIGN 8
   PARENT 34268
  }
  NET WIRE  34284, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_di_s"
   }
  }
  TEXT  34292, 0, 0
  {
   TEXT "$#NAME"
   RECT (1057,691,1219,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34803
  }
  NET BUS  34328, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smi_dout(15:0)"
   }
  }
  NET WIRE  34329, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_write_n"
   }
  }
  TEXT  34331, 0, 0
  {
   TEXT "$#NAME"
   RECT (636,890,765,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34804
  }
  NET BUS  34332, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smi_din(15:0)"
   }
  }
  TEXT  34334, 0, 0
  {
   TEXT "$#NAME"
   RECT (627,930,774,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34805
  }
  NET BUS  34335, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smi_be_n(1:0)"
   }
  }
  TEXT  34337, 0, 0
  {
   TEXT "$#NAME"
   RECT (623,850,778,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34806
  }
  TEXT  34338, 0, 0
  {
   TEXT "$#NAME"
   RECT (652,970,748,999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34802
  }
  NET WIRE  34339, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_sel"
   }
  }
  TEXT  34341, 0, 0
  {
   TEXT "$#NAME"
   RECT (659,810,742,839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34807
  }
  NET BUS  34342, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smi_addr(2:0)"
   }
  }
  TEXT  34344, 0, 0
  {
   TEXT "$#NAME"
   RECT (625,770,775,799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34808
  }
  TEXT  34345, 0, 0
  {
   TEXT "$#NAME"
   RECT (684,690,716,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34800
  }
  TEXT  34347, 0, 0
  {
   TEXT "$#NAME"
   RECT (316,850,444,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34809
  }
  NET BUS  34349, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smi_be(1:0)"
   }
  }
  TEXT  34350, 0, 0
  {
   TEXT "$#NAME"
   RECT (329,890,431,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34810
  }
  NET WIRE  34352, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_write"
   }
  }
  INSTANCE  34353, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U18"
    #SYMBOL="inv"
   }
   COORD (480,900)
   VERTEXES ( (2,34790), (4,34779) )
  }
  INSTANCE  34356, 0, 0
  {
   VARIABLES
   {
    #ARRAY="2"
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U19"
    #SYMBOL="inv"
   }
   COORD (480,860)
   VERTEXES ( (2,34788), (4,34783) )
  }
  TEXT  34359, 0, 0
  {
   TEXT "@INSTANCE_ARRAY"
   RECT (480,901,507,934)
   PARENT 34356
  }
  TEXT  34360, 0, 0
  {
   TEXT "$#NAME"
   RECT (1084,730,1166,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34811
  }
  TEXT  34362, 0, 0
  {
   TEXT "$#NAME"
   RECT (1073,850,1182,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34812
  }
  NET WIRE  34364, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_clk"
   }
  }
  INSTANCE  34367, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_smi_clk"
    #SYMBOL="Output"
   }
   COORD (1920,360)
   VERTEXES ( (2,34820) )
  }
  TEXT  34369, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,343,2150,378)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34367
  }
  INSTANCE  34370, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_rst_n"
    #SYMBOL="Output"
   }
   COORD (1920,420)
   VERTEXES ( (2,34822) )
  }
  TEXT  34372, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,403,2116,438)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34370
  }
  INSTANCE  34373, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_smi_clk"
    #SYMBOL="Output"
   }
   COORD (1920,480)
   VERTEXES ( (2,34824) )
  }
  TEXT  34375, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,463,2150,498)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34373
  }
  INSTANCE  34376, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_rst_n"
    #SYMBOL="Output"
   }
   COORD (1920,540)
   VERTEXES ( (2,34826) )
  }
  TEXT  34378, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1972,523,2116,558)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34376
  }
  INSTANCE  34379, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U41"
    #SYMBOL="buf"
   }
   COORD (1700,340)
   VERTEXES ( (2,34816), (4,34819) )
  }
  INSTANCE  34382, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U42"
    #SYMBOL="buf"
   }
   COORD (1700,400)
   VERTEXES ( (2,34828), (4,34821) )
  }
  INSTANCE  34385, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U43"
    #SYMBOL="buf"
   }
   COORD (1700,460)
   VERTEXES ( (2,34818), (4,34823) )
  }
  INSTANCE  34388, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U44"
    #SYMBOL="buf"
   }
   COORD (1700,520)
   VERTEXES ( (2,34830), (4,34825) )
  }
  NET WIRE  34391, 0, 0
  NET WIRE  34393, 0, 0
  NET WIRE  34395, 0, 0
  NET WIRE  34397, 0, 0
  TEXT  34399, 0, 0
  {
   TEXT "$#NAME"
   RECT (1589,330,1671,359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34831
  }
  TEXT  34400, 0, 0
  {
   TEXT "$#NAME"
   RECT (1589,450,1671,479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34832
  }
  NET WIRE  34401, 0, 0
  {
   VARIABLES
   {
    #NAME="phy_rst_n"
   }
  }
  TEXT  34404, 0, 0
  {
   TEXT "$#NAME"
   RECT (1576,390,1685,419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34837
  }
  TEXT  34405, 0, 0
  {
   TEXT "$#NAME"
   RECT (1576,510,1685,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34838
  }
  INSTANCE  34443, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_smi_dio_I"
    #SYMBOL="Input"
   }
   COORD (640,1700)
  }
  TEXT  34444, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (385,1683,589,1718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 34443
  }
  INSTANCE  34445, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_smi_dio_I"
    #SYMBOL="Input"
   }
   COORD (640,1660)
  }
  TEXT  34446, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (385,1643,589,1678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 34445
  }
  INSTANCE  34447, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_smi_dio_O"
    #SYMBOL="Output"
   }
   COORD (1480,1480)
   VERTEXES ( (2,35017) )
  }
  TEXT  34448, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1532,1463,1752,1498)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34447
  }
  INSTANCE  34449, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_smi_dio_T"
    #SYMBOL="Output"
   }
   COORD (1480,1580)
   VERTEXES ( (2,34908) )
  }
  TEXT  34450, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1532,1563,1748,1598)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34449
  }
  INSTANCE  34451, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_smi_dio_O"
    #SYMBOL="Output"
   }
   COORD (1480,1520)
   VERTEXES ( (2,35024) )
  }
  TEXT  34452, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1532,1503,1752,1538)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34451
  }
  INSTANCE  34453, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_smi_dio_T"
    #SYMBOL="Output"
   }
   COORD (1480,1620)
   VERTEXES ( (2,35040) )
  }
  TEXT  34454, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1532,1603,1748,1638)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34453
  }
  GENERIC  34564, 0, 0
  {
   LABEL "Generic_1"
   TEXT 
"genSmiIO : boolean := true;\n"+
""
   RECT (280,240,1000,520)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
  }
  INSTANCE  34565, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U17"
    #SYMBOL="and2"
   }
   COORD (2140,1200)
   ORIENTATION 4
   VERTEXES ( (4,34839), (2,34851), (6,34855) )
  }
  TEXT  34569, 0, 0
  {
   TEXT "$#NAME"
   RECT (1792,1131,1888,1160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34859
  }
  INSTANCE  34571, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buft"
    #LIBRARY="#builtin"
    #REFERENCE="U14"
    #SYMBOL="buft"
   }
   COORD (2020,920)
   VERTEXES ( (29,34845), (32,34849), (30,34853) )
  }
  INSTANCE  34575, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Bidirectional"
    #INITIAL_VALUE="'1'"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_smi_dio"
    #SYMBOL="Bidirectional"
   }
   COORD (2280,960)
   VERTEXES ( (2,34854) )
  }
  TEXT  34577, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2342,943,2523,978)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34575
  }
  TEXT  34578, 0, 0
  {
   TEXT "$#NAME"
   RECT (1505,931,1609,960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34860
  }
  NET WIRE  34580, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_doe_s_n"
   }
  }
  TEXT  34582, 0, 0
  {
   TEXT "$#NAME"
   RECT (1503,971,1647,1000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34861
  }
  NET WIRE  34583, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_do_s"
   }
  }
  INSTANCE  34587, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U15"
    #SYMBOL="inv"
   }
   COORD (1700,980)
   VERTEXES ( (2,34843), (4,34848) )
  }
  TEXT  34590, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,971,1979,1000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34866
  }
  INSTANCE  34592, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Bidirectional"
    #INITIAL_VALUE="'1'"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_smi_dio"
    #SYMBOL="Bidirectional"
   }
   COORD (2280,1060)
   VERTEXES ( (2,34858) )
  }
  TEXT  34594, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2342,1043,2523,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34592
  }
  INSTANCE  34595, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buft"
    #LIBRARY="#builtin"
    #REFERENCE="U16"
    #SYMBOL="buft"
   }
   COORD (2020,1020)
   VERTEXES ( (29,34846), (32,34850), (30,34857) )
  }
  NET WIRE  34599, 0, 0
  {
   VARIABLES
   {
    #NAME="smi_doe_s"
   }
  }
  NET WIRE  34605, 0, 0
  NET WIRE  34610, 0, 0
  TEXT  34675, 0, 0
  {
   TEXT "$#NAME"
   RECT (1065,771,1169,800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34813
  }
  TEXT  34677, 0, 0
  {
   TEXT "$#NAME"
   RECT (1063,811,1207,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34814
  }
  VTX  34770, 0, 0
  {
   COORD (800,720)
  }
  VTX  34771, 0, 0
  {
   COORD (600,720)
  }
  VTX  34774, 0, 0
  {
   COORD (800,1000)
  }
  VTX  34775, 0, 0
  {
   COORD (600,1000)
  }
  VTX  34776, 0, 0
  {
   COORD (1220,720)
  }
  VTX  34777, 0, 0
  {
   COORD (1040,720)
  }
  VTX  34778, 0, 0
  {
   COORD (800,920)
  }
  VTX  34779, 0, 0
  {
   COORD (600,920)
  }
  VTX  34780, 0, 0
  {
   COORD (800,960)
  }
  VTX  34781, 0, 0
  {
   COORD (600,960)
  }
  VTX  34782, 0, 0
  {
   COORD (800,880)
  }
  VTX  34783, 0, 0
  {
   COORD (600,880)
  }
  VTX  34784, 0, 0
  {
   COORD (800,840)
  }
  VTX  34785, 0, 0
  {
   COORD (600,840)
  }
  VTX  34786, 0, 0
  {
   COORD (800,800)
  }
  VTX  34787, 0, 0
  {
   COORD (600,800)
  }
  VTX  34788, 0, 0
  {
   COORD (480,880)
  }
  VTX  34789, 0, 0
  {
   COORD (280,880)
  }
  VTX  34790, 0, 0
  {
   COORD (480,920)
  }
  VTX  34791, 0, 0
  {
   COORD (280,920)
  }
  VTX  34792, 0, 0
  {
   COORD (1040,760)
  }
  VTX  34793, 0, 0
  {
   COORD (1220,760)
  }
  VTX  34794, 0, 0
  {
   COORD (1040,880)
  }
  VTX  34795, 0, 0
  {
   COORD (1220,880)
  }
  VTX  34796, 0, 0
  {
   COORD (1040,800)
  }
  VTX  34797, 0, 0
  {
   COORD (1220,800)
  }
  VTX  34798, 0, 0
  {
   COORD (1040,840)
  }
  VTX  34799, 0, 0
  {
   COORD (1220,840)
  }
  WIRE  34800, 0, 0
  {
   NET 34264
   VTX 34770, 34771
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34802, 0, 0
  {
   NET 34284
   VTX 34774, 34775
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  34803, 0, 0
  {
   NET 34328
   VTX 34776, 34777
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34804, 0, 0
  {
   NET 34329
   VTX 34778, 34779
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  34805, 0, 0
  {
   NET 34332
   VTX 34780, 34781
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  34806, 0, 0
  {
   NET 34335
   VTX 34782, 34783
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34807, 0, 0
  {
   NET 34339
   VTX 34784, 34785
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  34808, 0, 0
  {
   NET 34342
   VTX 34786, 34787
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  34809, 0, 0
  {
   NET 34349
   VTX 34788, 34789
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34810, 0, 0
  {
   NET 34352
   VTX 34790, 34791
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34811, 0, 0
  {
   NET 34364
   VTX 34792, 34793
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34812, 0, 0
  {
   NET 34401
   VTX 34794, 34795
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34813, 0, 0
  {
   NET 34583
   VTX 34796, 34797
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34814, 0, 0
  {
   NET 34580
   VTX 34798, 34799
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  34815, 0, 0
  {
   COORD (1560,360)
  }
  VTX  34816, 0, 0
  {
   COORD (1700,360)
  }
  VTX  34817, 0, 0
  {
   COORD (1560,480)
  }
  VTX  34818, 0, 0
  {
   COORD (1700,480)
  }
  VTX  34819, 0, 0
  {
   COORD (1820,360)
  }
  VTX  34820, 0, 0
  {
   COORD (1920,360)
  }
  VTX  34821, 0, 0
  {
   COORD (1820,420)
  }
  VTX  34822, 0, 0
  {
   COORD (1920,420)
  }
  VTX  34823, 0, 0
  {
   COORD (1820,480)
  }
  VTX  34824, 0, 0
  {
   COORD (1920,480)
  }
  VTX  34825, 0, 0
  {
   COORD (1820,540)
  }
  VTX  34826, 0, 0
  {
   COORD (1920,540)
  }
  VTX  34827, 0, 0
  {
   COORD (1560,420)
  }
  VTX  34828, 0, 0
  {
   COORD (1700,420)
  }
  VTX  34829, 0, 0
  {
   COORD (1560,540)
  }
  VTX  34830, 0, 0
  {
   COORD (1700,540)
  }
  WIRE  34831, 0, 0
  {
   NET 34364
   VTX 34815, 34816
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34832, 0, 0
  {
   NET 34364
   VTX 34817, 34818
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34833, 0, 0
  {
   NET 34391
   VTX 34819, 34820
  }
  WIRE  34834, 0, 0
  {
   NET 34393
   VTX 34821, 34822
  }
  WIRE  34835, 0, 0
  {
   NET 34395
   VTX 34823, 34824
  }
  WIRE  34836, 0, 0
  {
   NET 34397
   VTX 34825, 34826
  }
  WIRE  34837, 0, 0
  {
   NET 34401
   VTX 34827, 34828
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34838, 0, 0
  {
   NET 34401
   VTX 34829, 34830
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  34839, 0, 0
  {
   COORD (1980,1160)
  }
  VTX  34840, 0, 0
  {
   COORD (1780,1160)
  }
  VTX  34841, 0, 0
  {
   COORD (1840,960)
  }
  VTX  34842, 0, 0
  {
   COORD (1500,960)
  }
  VTX  34843, 0, 0
  {
   COORD (1700,1000)
  }
  VTX  34844, 0, 0
  {
   COORD (1500,1000)
  }
  VTX  34845, 0, 0
  {
   COORD (2020,960)
  }
  VTX  34846, 0, 0
  {
   COORD (2020,1060)
  }
  VTX  34847, 0, 0
  {
   COORD (2000,1000)
  }
  VTX  34848, 0, 0
  {
   COORD (1820,1000)
  }
  VTX  34849, 0, 0
  {
   COORD (2080,920)
  }
  VTX  34850, 0, 0
  {
   COORD (2080,1020)
  }
  VTX  34851, 0, 0
  {
   COORD (2140,1140)
  }
  VTX  34852, 0, 0
  {
   COORD (2200,960)
  }
  VTX  34853, 0, 0
  {
   COORD (2140,960)
  }
  VTX  34854, 0, 0
  {
   COORD (2280,960)
  }
  VTX  34855, 0, 0
  {
   COORD (2140,1180)
  }
  VTX  34856, 0, 0
  {
   COORD (2220,1060)
  }
  VTX  34857, 0, 0
  {
   COORD (2140,1060)
  }
  VTX  34858, 0, 0
  {
   COORD (2280,1060)
  }
  WIRE  34859, 0, 0
  {
   NET 34284
   VTX 34839, 34840
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34860, 0, 0
  {
   NET 34583
   VTX 34841, 34842
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34861, 0, 0
  {
   NET 34580
   VTX 34843, 34844
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  34862, 0, 0
  {
   NET 34583
   VTX 34841, 34845
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  34863, 0, 0
  {
   COORD (1840,1060)
  }
  WIRE  34864, 0, 0
  {
   NET 34583
   VTX 34841, 34863
  }
  WIRE  34865, 0, 0
  {
   NET 34583
   VTX 34863, 34846
  }
  WIRE  34866, 0, 0
  {
   NET 34599
   VTX 34847, 34848
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  34867, 0, 0
  {
   COORD (2080,900)
  }
  WIRE  34868, 0, 0
  {
   NET 34599
   VTX 34849, 34867
  }
  VTX  34869, 0, 0
  {
   COORD (2000,900)
  }
  WIRE  34870, 0, 0
  {
   NET 34599
   VTX 34867, 34869
  }
  WIRE  34871, 0, 0
  {
   NET 34599
   VTX 34869, 34847
  }
  VTX  34872, 0, 0
  {
   COORD (2080,1000)
  }
  WIRE  34873, 0, 0
  {
   NET 34599
   VTX 34847, 34872
  }
  WIRE  34874, 0, 0
  {
   NET 34599
   VTX 34872, 34850
  }
  VTX  34875, 0, 0
  {
   COORD (2200,1140)
  }
  WIRE  34876, 0, 0
  {
   NET 34605
   VTX 34851, 34875
  }
  WIRE  34877, 0, 0
  {
   NET 34605
   VTX 34875, 34852
  }
  WIRE  34878, 0, 0
  {
   NET 34605
   VTX 34853, 34852
  }
  WIRE  34879, 0, 0
  {
   NET 34605
   VTX 34852, 34854
  }
  VTX  34880, 0, 0
  {
   COORD (2220,1180)
  }
  WIRE  34881, 0, 0
  {
   NET 34610
   VTX 34855, 34880
  }
  WIRE  34882, 0, 0
  {
   NET 34610
   VTX 34880, 34856
  }
  WIRE  34883, 0, 0
  {
   NET 34610
   VTX 34857, 34856
  }
  WIRE  34884, 0, 0
  {
   NET 34610
   VTX 34856, 34858
  }
  GENERATE  34885, 0, 0
  {
   VARIABLES
   {
    #CONDITION="genSmiIO"
    #GENERATE_KIND="IF"
    #LABEL="genSmiBuffers"
   }
   AREA (1440,880,2280,1240)
   INSTANCES 34565, 34571, 34587, 34595
  }
  TEXT  34886, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1440,844,1979,879)
   ALIGN 8
   MARGINS (1,1)
   PARENT 34885
  }
  TEXT  34892, 0, 0
  {
   TEXT "$#NAME"
   RECT (1342,1451,1446,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35018
  }
  TEXT  34894, 0, 0
  {
   TEXT "$#NAME"
   RECT (1322,1551,1466,1580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34910
  }
  VTX  34908, 0, 0
  {
   COORD (1480,1580)
  }
  VTX  34909, 0, 0
  {
   COORD (1280,1580)
  }
  WIRE  34910, 0, 0
  {
   NET 34580
   VTX 34908, 34909
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  35016, 0, 0
  {
   COORD (1280,1480)
  }
  VTX  35017, 0, 0
  {
   COORD (1480,1480)
  }
  WIRE  35018, 0, 0
  {
   NET 34583
   VTX 35016, 35017
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  35019, 0, 0
  {
   TEXT "$#NAME"
   RECT (1342,1491,1446,1520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35025
  }
  VTX  35023, 0, 0
  {
   COORD (1280,1520)
  }
  VTX  35024, 0, 0
  {
   COORD (1480,1520)
  }
  WIRE  35025, 0, 0
  {
   NET 34583
   VTX 35023, 35024
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  35036, 0, 0
  {
   TEXT "$#NAME"
   RECT (1322,1591,1466,1620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35042
  }
  VTX  35040, 0, 0
  {
   COORD (1480,1620)
  }
  VTX  35041, 0, 0
  {
   COORD (1280,1620)
  }
  WIRE  35042, 0, 0
  {
   NET 34580
   VTX 35040, 35041
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  35055, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U1"
    #SYMBOL="and2"
   }
   COORD (1020,1720)
   VERTEXES ( (6,41070), (2,41068), (4,41066) )
  }
  TEXT  35182, 0, 0
  {
   TEXT "$#NAME"
   RECT (1226,1731,1322,1760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41072
  }
  GENERATE  35255, 0, 0
  {
   VARIABLES
   {
    #CONDITION="not genSmiIO"
    #GENERATE_KIND="IF"
    #LABEL="dontGenSmiBuf"
   }
   AREA (660,1420,1480,2120)
   GENERATES 41090, 41095
  }
  TEXT  35256, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (660,1384,1261,1419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 35255
  }
  TEXT  40822, 0, 0
  {
   TEXT "TODO: consider generic for 1 phy only!!!!"
   RECT (1940,1360,2868,1417)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (20,0,0,700,0,0,0,"Arial")
  }
  NET WIRE  41056, 0, 0
  {
   VARIABLES
   {
    #NAME="phy1_smi_dio_I"
   }
  }
  TEXT  41057, 0, 0
  {
   TEXT "$#NAME"
   RECT (806,1710,975,1739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41074
  }
  NET WIRE  41061, 0, 0
  {
   VARIABLES
   {
    #NAME="phy0_smi_dio_I"
   }
  }
  TEXT  41062, 0, 0
  {
   TEXT "$#NAME"
   RECT (806,1750,975,1779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41073
  }
  VTX  41066, 0, 0
  {
   COORD (1180,1760)
  }
  VTX  41067, 0, 0
  {
   COORD (1360,1760)
  }
  VTX  41068, 0, 0
  {
   COORD (1020,1780)
  }
  VTX  41069, 0, 0
  {
   COORD (760,1780)
  }
  VTX  41070, 0, 0
  {
   COORD (1020,1740)
  }
  VTX  41071, 0, 0
  {
   COORD (760,1740)
  }
  WIRE  41072, 0, 0
  {
   NET 34284
   VTX 41066, 41067
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41073, 0, 0
  {
   NET 41061
   VTX 41068, 41069
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  41074, 0, 0
  {
   NET 41056
   VTX 41070, 41071
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  41075, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U3"
    #SYMBOL="buf"
   }
   COORD (1020,1920)
   VERTEXES ( (2,41080), (4,41087) )
  }
  TEXT  41076, 0, 0
  {
   TEXT "$#NAME"
   RECT (806,1910,975,1939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41082
  }
  VTX  41080, 0, 0
  {
   COORD (1020,1940)
  }
  VTX  41081, 0, 0
  {
   COORD (760,1940)
  }
  WIRE  41082, 0, 0
  {
   NET 41061
   VTX 41080, 41081
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  41083, 0, 0
  {
   TEXT "$#NAME"
   RECT (1186,1911,1282,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41089
  }
  VTX  41087, 0, 0
  {
   COORD (1140,1940)
  }
  VTX  41088, 0, 0
  {
   COORD (1320,1940)
  }
  WIRE  41089, 0, 0
  {
   NET 34284
   VTX 41087, 41088
   VARIABLES
   {
    #NAMED="1"
   }
  }
  GENERATE  41090, 0, 0
  {
   VARIABLES
   {
    #CONDITION="genHub_g"
    #GENERATE_KIND="IF"
    #LABEL="genAndForPhys"
   }
   AREA (720,1680,1380,1820)
   INSTANCES 35055
  }
  TEXT  41091, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (720,1644,1278,1679)
   ALIGN 8
   MARGINS (1,1)
   PARENT 41090
  }
  GENERATE  41095, 0, 0
  {
   VARIABLES
   {
    #CONDITION="not genHub_g"
    #GENERATE_KIND="IF"
    #LABEL="genOnePhyOnly"
   }
   AREA (720,1880,1380,2000)
   INSTANCES 41075
  }
  TEXT  41096, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (720,1844,1330,1879)
   ALIGN 8
   MARGINS (1,1)
   PARENT 41095
  }
  VTX  41213, 0, 0
  {
   COORD (800,760)
  }
  VTX  41214, 0, 0
  {
   COORD (600,760)
  }
  WIRE  41216, 0, 0
  {
   NET 41218
   VTX 41213, 41214
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  41218, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  TEXT  41219, 0, 0
  {
   TEXT "$#NAME"
   RECT (686,730,715,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 41216
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1311687673"
   DESCRIPTION="bla",BOTH
   PAGENAME="MAC"
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  43690, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (2247,1904,2364,1957)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  43691, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (2421,1900,3091,1960)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  43692, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (2245,1964,2316,2017)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  43693, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (2418,1960,3088,2020)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  43694, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"Bernecker + Rainer Industrie-Elektronik Ges.m.b.H.\n"+
"B&R Strasse 1\n"+
"5142 Eggelsberg\n"+
"Austria"
   RECT (2427,1758,3115,1892)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  43695, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (2245,2082,2324,2135)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  43696, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (2417,2078,3087,2138)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  43697, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (2243,2022,2371,2075)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  43698, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (2417,2032,3077,2067)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  43699, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1738,3108,2138)
   FREEID 1
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,399), (880,0), (0,0), (0,399), (880,399) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  43700, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1958,3108,1959)
   FREEID 1
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  43701, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1898,3108,1899)
   FREEID 1
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  43702, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,2018,3108,2019)
   FREEID 1
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  43703, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,2078,3108,2079)
   FREEID 1
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  43704, 0, 0
  {
   PAGEALIGN 10
   RECT (2407,1898,2408,2139)
   FREEID 1
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  LINE  43705, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (132,134,132)
   POINTS ( (2407,1738), (2407,1898) )
   FILL (1,(0,0,0),0)
  }
  LINKBMPPICT  43706, 0, 0
  {
   PAGEALIGN 10
   FILENAME ".\\..\\..\\..\\Aldec\\Active-HDL 8.3\\DAT\\#BR.bmp"
   RECT (2247,1758,2387,1838)
  }
 }
 
}

