// Seed: 1958749583
module module_0 #(
    parameter id_2 = 32'd74
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  logic [7:0] id_4;
  assign id_4[1] = -1'b0;
  wire [id_2 : {  id_2  ==  -1  {  -1  }  }] id_5;
endmodule
module module_1 #(
    parameter id_16 = 32'd44,
    parameter id_21 = 32'd96
) (
    output supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    output wire id_3,
    input supply0 id_4,
    output wand id_5,
    input uwire id_6,
    output wire id_7,
    input tri id_8,
    output uwire id_9,
    output logic id_10,
    output wire id_11,
    input tri id_12,
    output tri0 id_13,
    output tri id_14,
    output wor id_15,
    input supply1 _id_16,
    output tri id_17,
    input wand id_18,
    inout wor id_19
);
  assign id_11 = (id_6);
  parameter [~  id_16 : ""] id_21 = -1;
  wire [id_16 : id_21] id_22;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22
  );
  always @(*) begin : LABEL_0
    id_10 <= id_8;
  end
endmodule
