LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE ieee.numeric_std.all;

entity addresscontrol is
  port (clock : in STD_LOGIC;
        address : out std_logic_vector(1 downto 0)
  ) ;
end addresscontrol;

architecture bahave of addresscontrol is

  signal addressIn, next_address : std_logic_vector(1 downto 0);
  begin 
  with addressIn select next_address<=
  "01" when "00",
  "10" when "01",
  "11" when "10",
  "00" when "11",
  "00" when others;

  address<= addressIn;

process(clock)
begin
  if clock'event and clock = '1' then
    addressIn <= next_address;
  end if;
  end process;

end bahave ; -- bahave