<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_microblaze_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_axi_intc_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mdm_1_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_1_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mig_7series_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_iic_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_axi_iic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_1_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_axi_smc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_mig_7series_0_100M_1_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_rst_mig_7series_0_100M_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_HDMI_FPGA_ML_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_HDMI_FPGA_ML_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tc_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_v_tc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_AXI4_Stream_to_Video_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_AXI4_Stream_to_Video_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_vid_in_axi4s_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_v_vid_in_axi4s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_OV_Sensor_ML_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_OV_Sensor_ML_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_v10_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_v10_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="design_1_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_lmb_bram_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/nexys_video_microblaze_ov5640_20200321/project_1/project_1.runs/design_1_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

