// Seed: 2476950213
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32#(
        .id_32(1),
        .id_33(""),
        .id_34(1),
        .id_35(id_9),
        .id_36(1),
        .id_37(1'b0),
        .id_38(id_30)
    )
);
  inout id_32;
  output id_31;
  input id_30;
  inout id_29;
  output id_28;
  input id_27;
  input id_26;
  input id_25;
  output id_24;
  input id_23;
  inout id_22;
  input id_21;
  inout id_20;
  output id_19;
  input id_18;
  input id_17;
  output id_16;
  output id_15;
  inout id_14;
  output id_13;
  input id_12;
  input id_11;
  inout id_10;
  inout id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  initial begin
    if (id_20 - 1'b0) begin
      id_38 <= 1'd0;
    end
  end
  always id_13 <= 1;
  logic id_39;
  always begin
  end
  type_41(
      id_22, id_10, 1
  );
  assign id_33 = 1'b0 - 1;
  always id_7 = id_4;
  assign id_38 = id_36;
endmodule
localparam id_33 = 1;
module module_1 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6,
    input logic id_7
);
  always id_0 = id_18;
  logic id_33;
  assign id_14 = "" ? id_29 : 1;
  always id_8 <= id_21;
endmodule
`default_nettype id_34
