// See LICENSE for license details.
package sifive.nvdla_blocks.devices.nvdla

import Chisel._
import freechips.rocketchip.config.Field
import freechips.rocketchip.subsystem.BaseSubsystem
import freechips.rocketchip.diplomacy.{LazyModule,BufferParams}
import freechips.rocketchip.tilelink.{TLBuffer, TLIdentityNode}

case object NVDLAKey extends Field[Option[NVDLAParams]](None)
case object NVDLAFrontBusExtraBuffers extends Field[Int]

trait HasPeripheryNVDLA { this: BaseSubsystem =>
  p(NVDLAKey).map { params =>
    val nvdla = LazyModule(new NVDLA(params))

    fbus.fromMaster(name = Some("nvdla_dbb"), buffer = BufferParams.default) {
      TLBuffer.chainNode(p(NVDLAFrontBusExtraBuffers))
    } := nvdla.dbb_tl_node

    fbus.fromMaster(name = Some("nvdla_cvsram"), buffer = BufferParams.default) {
      TLBuffer.chainNode(p(NVDLAFrontBusExtraBuffers))
    } := nvdla.cvsram_tl_node

    sbus.control_bus.toFixedWidthSingleBeatSlave(4, Some("nvdla_cfg")) { nvdla.cfg_tl_node }

    ibus.fromSync := nvdla.int_node
  }
}
