INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/NOT_Gate/NOT_Gate.srcs/sources_1/new/NOT_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NOT_Gate_df
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/NOT_Gate/NOT_Gate.srcs/sim_1/new/NOT_Gate_tbw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NOT_Gate_tbw
