+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      1400x1400x1400
MPI ranks:   64
Grids: (4, 4, 4)  (1, 8, 8)  (8, 1, 8)  (8, 8, 1)  (4, 4, 4)  
Time per run: 6.78239 (s)
Performance:  63.4248 GFlops/s
Memory usage: 1310MB/rank
Tolerance:    0.0005
Max error:    2.5034e-06

Application 28483657 resources: utime ~4917s, stime ~2394s, Rss ~2368740, inblocks ~105434, outblocks ~24
