;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* console_rx */
console_rx__0__DR EQU CYREG_GPIO_PRT1_DR
console_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
console_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
console_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
console_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
console_rx__0__HSIOM_GPIO EQU 0
console_rx__0__HSIOM_I2C EQU 14
console_rx__0__HSIOM_I2C_SCL EQU 14
console_rx__0__HSIOM_MASK EQU 0x0000000F
console_rx__0__HSIOM_SHIFT EQU 0
console_rx__0__HSIOM_SPI EQU 15
console_rx__0__HSIOM_SPI_MOSI EQU 15
console_rx__0__HSIOM_UART EQU 9
console_rx__0__HSIOM_UART_RX EQU 9
console_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
console_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
console_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
console_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
console_rx__0__MASK EQU 0x01
console_rx__0__PC EQU CYREG_GPIO_PRT1_PC
console_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
console_rx__0__PORT EQU 1
console_rx__0__PS EQU CYREG_GPIO_PRT1_PS
console_rx__0__SHIFT EQU 0
console_rx__DR EQU CYREG_GPIO_PRT1_DR
console_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
console_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
console_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
console_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
console_rx__INTR EQU CYREG_GPIO_PRT1_INTR
console_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
console_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
console_rx__MASK EQU 0x01
console_rx__PC EQU CYREG_GPIO_PRT1_PC
console_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
console_rx__PORT EQU 1
console_rx__PS EQU CYREG_GPIO_PRT1_PS
console_rx__SHIFT EQU 0

/* console_SCB */
console_SCB__CTRL EQU CYREG_SCB0_CTRL
console_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
console_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
console_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
console_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
console_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
console_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
console_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
console_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
console_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
console_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
console_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
console_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
console_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
console_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
console_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
console_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
console_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
console_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
console_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
console_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
console_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
console_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
console_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
console_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
console_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
console_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
console_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
console_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
console_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
console_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
console_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
console_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
console_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
console_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
console_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
console_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
console_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
console_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
console_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
console_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
console_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
console_SCB__INTR_M EQU CYREG_SCB0_INTR_M
console_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
console_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
console_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
console_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
console_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
console_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
console_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
console_SCB__INTR_S EQU CYREG_SCB0_INTR_S
console_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
console_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
console_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
console_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
console_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
console_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
console_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
console_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
console_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
console_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
console_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
console_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
console_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
console_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
console_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
console_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
console_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
console_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
console_SCB__SS0_POSISTION EQU 0
console_SCB__SS1_POSISTION EQU 1
console_SCB__SS2_POSISTION EQU 2
console_SCB__SS3_POSISTION EQU 3
console_SCB__STATUS EQU CYREG_SCB0_STATUS
console_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
console_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
console_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
console_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
console_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
console_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
console_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
console_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
console_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* console_SCBCLK */
console_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
console_SCBCLK__DIV_ID EQU 0x00000041
console_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
console_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
console_tx__0__DR EQU CYREG_GPIO_PRT1_DR
console_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
console_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
console_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
console_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
console_tx__0__HSIOM_GPIO EQU 0
console_tx__0__HSIOM_I2C EQU 14
console_tx__0__HSIOM_I2C_SDA EQU 14
console_tx__0__HSIOM_MASK EQU 0x000000F0
console_tx__0__HSIOM_SHIFT EQU 4
console_tx__0__HSIOM_SPI EQU 15
console_tx__0__HSIOM_SPI_MISO EQU 15
console_tx__0__HSIOM_UART EQU 9
console_tx__0__HSIOM_UART_TX EQU 9
console_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
console_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
console_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
console_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
console_tx__0__MASK EQU 0x02
console_tx__0__PC EQU CYREG_GPIO_PRT1_PC
console_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
console_tx__0__PORT EQU 1
console_tx__0__PS EQU CYREG_GPIO_PRT1_PS
console_tx__0__SHIFT EQU 1
console_tx__DR EQU CYREG_GPIO_PRT1_DR
console_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
console_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
console_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
console_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
console_tx__INTR EQU CYREG_GPIO_PRT1_INTR
console_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
console_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
console_tx__MASK EQU 0x02
console_tx__PC EQU CYREG_GPIO_PRT1_PC
console_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
console_tx__PORT EQU 1
console_tx__PS EQU CYREG_GPIO_PRT1_PS
console_tx__SHIFT EQU 1
bridging_console_rx__0__DR EQU CYREG_GPIO_PRT7_DR
bridging_console_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
bridging_console_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
bridging_console_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
bridging_console_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
bridging_console_rx__0__HSIOM_GPIO EQU 0
bridging_console_rx__0__HSIOM_I2C EQU 14
bridging_console_rx__0__HSIOM_I2C_SCL EQU 14
bridging_console_rx__0__HSIOM_MASK EQU 0x0000000F
bridging_console_rx__0__HSIOM_SHIFT EQU 0
bridging_console_rx__0__HSIOM_SPI EQU 15
bridging_console_rx__0__HSIOM_SPI_MOSI EQU 15
bridging_console_rx__0__HSIOM_UART EQU 9
bridging_console_rx__0__HSIOM_UART_RX EQU 9
bridging_console_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
bridging_console_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
bridging_console_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
bridging_console_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
bridging_console_rx__0__MASK EQU 0x01
bridging_console_rx__0__PC EQU CYREG_GPIO_PRT7_PC
bridging_console_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
bridging_console_rx__0__PORT EQU 7
bridging_console_rx__0__PS EQU CYREG_GPIO_PRT7_PS
bridging_console_rx__0__SHIFT EQU 0
bridging_console_rx__DR EQU CYREG_GPIO_PRT7_DR
bridging_console_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
bridging_console_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
bridging_console_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
bridging_console_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
bridging_console_rx__INTR EQU CYREG_GPIO_PRT7_INTR
bridging_console_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
bridging_console_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
bridging_console_rx__MASK EQU 0x01
bridging_console_rx__PC EQU CYREG_GPIO_PRT7_PC
bridging_console_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
bridging_console_rx__PORT EQU 7
bridging_console_rx__PS EQU CYREG_GPIO_PRT7_PS
bridging_console_rx__SHIFT EQU 0
bridging_console_SCB__CTRL EQU CYREG_SCB3_CTRL
bridging_console_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
bridging_console_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
bridging_console_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
bridging_console_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
bridging_console_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
bridging_console_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
bridging_console_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
bridging_console_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
bridging_console_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
bridging_console_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
bridging_console_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
bridging_console_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
bridging_console_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
bridging_console_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
bridging_console_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
bridging_console_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
bridging_console_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
bridging_console_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
bridging_console_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
bridging_console_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
bridging_console_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
bridging_console_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
bridging_console_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
bridging_console_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
bridging_console_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
bridging_console_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
bridging_console_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
bridging_console_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
bridging_console_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
bridging_console_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
bridging_console_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
bridging_console_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
bridging_console_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
bridging_console_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
bridging_console_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
bridging_console_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
bridging_console_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
bridging_console_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
bridging_console_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
bridging_console_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
bridging_console_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
bridging_console_SCB__INTR_M EQU CYREG_SCB3_INTR_M
bridging_console_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
bridging_console_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
bridging_console_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
bridging_console_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
bridging_console_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
bridging_console_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
bridging_console_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
bridging_console_SCB__INTR_S EQU CYREG_SCB3_INTR_S
bridging_console_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
bridging_console_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
bridging_console_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
bridging_console_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
bridging_console_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
bridging_console_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
bridging_console_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
bridging_console_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
bridging_console_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
bridging_console_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
bridging_console_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
bridging_console_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
bridging_console_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
bridging_console_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
bridging_console_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
bridging_console_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
bridging_console_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
bridging_console_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
bridging_console_SCB__SS0_POSISTION EQU 0
bridging_console_SCB__SS1_POSISTION EQU 1
bridging_console_SCB__SS2_POSISTION EQU 2
bridging_console_SCB__SS3_POSISTION EQU 3
bridging_console_SCB__STATUS EQU CYREG_SCB3_STATUS
bridging_console_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
bridging_console_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
bridging_console_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
bridging_console_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
bridging_console_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
bridging_console_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
bridging_console_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
bridging_console_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
bridging_console_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
bridging_console_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
bridging_console_SCBCLK__DIV_ID EQU 0x00000040
bridging_console_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
bridging_console_SCBCLK__PA_DIV_ID EQU 0x000000FF
bridging_console_tx__0__DR EQU CYREG_GPIO_PRT7_DR
bridging_console_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
bridging_console_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
bridging_console_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
bridging_console_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
bridging_console_tx__0__HSIOM_GPIO EQU 0
bridging_console_tx__0__HSIOM_I2C EQU 14
bridging_console_tx__0__HSIOM_I2C_SDA EQU 14
bridging_console_tx__0__HSIOM_MASK EQU 0x000000F0
bridging_console_tx__0__HSIOM_SHIFT EQU 4
bridging_console_tx__0__HSIOM_SPI EQU 15
bridging_console_tx__0__HSIOM_SPI_MISO EQU 15
bridging_console_tx__0__HSIOM_UART EQU 9
bridging_console_tx__0__HSIOM_UART_TX EQU 9
bridging_console_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
bridging_console_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
bridging_console_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
bridging_console_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
bridging_console_tx__0__MASK EQU 0x02
bridging_console_tx__0__PC EQU CYREG_GPIO_PRT7_PC
bridging_console_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
bridging_console_tx__0__PORT EQU 7
bridging_console_tx__0__PS EQU CYREG_GPIO_PRT7_PS
bridging_console_tx__0__SHIFT EQU 1
bridging_console_tx__DR EQU CYREG_GPIO_PRT7_DR
bridging_console_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
bridging_console_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
bridging_console_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
bridging_console_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
bridging_console_tx__INTR EQU CYREG_GPIO_PRT7_INTR
bridging_console_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
bridging_console_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
bridging_console_tx__MASK EQU 0x02
bridging_console_tx__PC EQU CYREG_GPIO_PRT7_PC
bridging_console_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
bridging_console_tx__PORT EQU 7
bridging_console_tx__PS EQU CYREG_GPIO_PRT7_PS
bridging_console_tx__SHIFT EQU 1
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x257C11B5
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4V
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4V_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8crypto_VERSION EQU 2
CYIPBLOCK_m0s8csdv2_VERSION EQU 2
CYIPBLOCK_m0s8exco_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4a_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
