// Seed: 541507610
module module_0 ();
endmodule
module module_1 #(
    parameter id_8 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  inout logic [7:0] id_10;
  output wire id_9;
  inout wire _id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_10[id_8] = -1 ^ id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_6;
  id_7 :
  assert property (@(negedge 1) id_7)
  else $unsigned(98);
  ;
endmodule
