# system info SysFiltr on 2022.06.14.14:16:02
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1655183728
#
#
# Files generated for SysFiltr on 2022.06.14.14:16:02
files:
filepath,kind,attributes,module,is_top
simulation/SysFiltr.v,VERILOG,,SysFiltr,true
simulation/submodules/SysFiltr_cpu.v,VERILOG,,SysFiltr_cpu,false
simulation/submodules/COUNT.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/FloatToInt.vhd,VHDL,,Decoder,false
simulation/submodules/FPAddSub.vhd,VHDL,,Decoder,false
simulation/submodules/FPDiv.vhd,VHDL,,Decoder,false
simulation/submodules/FPMult.vhd,VHDL,,Decoder,false
simulation/submodules/FPSqrt.vhd,VHDL,,Decoder,false
simulation/submodules/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex,HEX,,Decoder,false
simulation/submodules/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex,HEX,,Decoder,false
simulation/submodules/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex,HEX,,Decoder,false
simulation/submodules/FPSqrt_safe_path.vhd,VHDL,,Decoder,false
simulation/submodules/IntToFloat.vhd,VHDL,,Decoder,false
simulation/submodules/fpoint2_multi.vhd,VHDL,,Decoder,false
simulation/submodules/fpoint2_multi_datapath.vhd,VHDL,,Decoder,false
simulation/submodules/fpoint2_multi_dspba_library.vhd,VHDL,,Decoder,false
simulation/submodules/fpoint2_multi_dspba_library_package.vhd,VHDL,,Decoder,false
simulation/submodules/Convers.v,VERILOG,,Decoder,false
simulation/submodules/FP_ADD_0002.vhd,VHDL,,Decoder,false
simulation/submodules/dspba_library.vhd,VHDL,,Decoder,false
simulation/submodules/dspba_library_package.vhd,VHDL,,Decoder,false
simulation/submodules/FP_MULT_0002.vhd,VHDL,,Decoder,false
simulation/submodules/FP_SUB_0002.vhd,VHDL,,Decoder,false
simulation/submodules/FP_ADD.v,VERILOG,,Decoder,false
simulation/submodules/FP_MULT.v,VERILOG,,Decoder,false
simulation/submodules/FP_SUB.v,VERILOG,,Decoder,false
simulation/submodules/IIR.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/IIR_Filtr.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/NCO_nco_ii_0.v,VERILOG,,Decoder,false
simulation/submodules/asj_altqmcpipe.v,VERILOG,,Decoder,false
simulation/submodules/asj_gar.v,VERILOG,,Decoder,false
simulation/submodules/asj_nco_as_m_cen.v,VERILOG,,Decoder,false
simulation/submodules/asj_nco_isdr.v,VERILOG,,Decoder,false
simulation/submodules/asj_nco_mob_rw.v,VERILOG,,Decoder,false
simulation/submodules/asj_xnqg.v,VERILOG,,Decoder,false
simulation/submodules/segment_arr_tdl.v,VERILOG,,Decoder,false
simulation/submodules/segment_sel.v,VERILOG,,Decoder,false
simulation/submodules/sid_2c_1p.v,VERILOG,,Decoder,false
simulation/submodules/NCO.v,VERILOG,,Decoder,false
simulation/submodules/SUB_CNT.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/Decoder.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/ENUM_CNT.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/FLL.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/Generator.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/NCO.qsys,OTHER,,Decoder,false
simulation/submodules/Filtr.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/Arith.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/Decider.sv,SYSTEM_VERILOG,,Decoder,false
simulation/submodules/FP_ABS.v,VERILOG,,Decoder,false
simulation/submodules/SysFiltr_ram.hex,HEX,,SysFiltr_ram,false
simulation/submodules/SysFiltr_ram.v,VERILOG,,SysFiltr_ram,false
simulation/submodules/SysFiltr_mm_interconnect_0.v,VERILOG,,SysFiltr_mm_interconnect_0,false
simulation/submodules/SysFiltr_irq_mapper.sv,SYSTEM_VERILOG,,SysFiltr_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/SysFiltr_cpu_cpu.sdc,SDC,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu.v,VERILOG,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_debug_slave_sysclk.v,VERILOG,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_debug_slave_tck.v,VERILOG,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_debug_slave_wrapper.v,VERILOG,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_nios2_waves.do,OTHER,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_ociram_default_contents.dat,DAT,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_ociram_default_contents.hex,HEX,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_ociram_default_contents.mif,MIF,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_rf_ram_a.dat,DAT,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_rf_ram_a.hex,HEX,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_rf_ram_a.mif,MIF,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_rf_ram_b.dat,DAT,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_rf_ram_b.hex,HEX,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_rf_ram_b.mif,MIF,,SysFiltr_cpu_cpu,false
simulation/submodules/SysFiltr_cpu_cpu_test_bench.v,VERILOG,,SysFiltr_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/SysFiltr_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_router,false
simulation/submodules/SysFiltr_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_router_001,false
simulation/submodules/SysFiltr_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_router_002,false
simulation/submodules/SysFiltr_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_router_003,false
simulation/submodules/SysFiltr_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_router_005,false
simulation/submodules/SysFiltr_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_cmd_demux,false
simulation/submodules/SysFiltr_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/SysFiltr_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_cmd_mux,false
simulation/submodules/SysFiltr_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/SysFiltr_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_rsp_demux,false
simulation/submodules/SysFiltr_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_rsp_mux,false
simulation/submodules/SysFiltr_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/SysFiltr_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,SysFiltr_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/SysFiltr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,SysFiltr_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
SysFiltr.cpu,SysFiltr_cpu
SysFiltr.cpu.cpu,SysFiltr_cpu_cpu
SysFiltr.decoder,Decoder
SysFiltr.ram,SysFiltr_ram
SysFiltr.mm_interconnect_0,SysFiltr_mm_interconnect_0
SysFiltr.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
SysFiltr.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
SysFiltr.mm_interconnect_0.decoder_avalon_slave_translator,altera_merlin_slave_translator
SysFiltr.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
SysFiltr.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
SysFiltr.mm_interconnect_0.ram_s2_translator,altera_merlin_slave_translator
SysFiltr.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
SysFiltr.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
SysFiltr.mm_interconnect_0.decoder_avalon_slave_agent,altera_merlin_slave_agent
SysFiltr.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
SysFiltr.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
SysFiltr.mm_interconnect_0.ram_s2_agent,altera_merlin_slave_agent
SysFiltr.mm_interconnect_0.decoder_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SysFiltr.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SysFiltr.mm_interconnect_0.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
SysFiltr.mm_interconnect_0.ram_s2_agent_rsp_fifo,altera_avalon_sc_fifo
SysFiltr.mm_interconnect_0.router,SysFiltr_mm_interconnect_0_router
SysFiltr.mm_interconnect_0.router_001,SysFiltr_mm_interconnect_0_router_001
SysFiltr.mm_interconnect_0.router_002,SysFiltr_mm_interconnect_0_router_002
SysFiltr.mm_interconnect_0.router_004,SysFiltr_mm_interconnect_0_router_002
SysFiltr.mm_interconnect_0.router_003,SysFiltr_mm_interconnect_0_router_003
SysFiltr.mm_interconnect_0.router_005,SysFiltr_mm_interconnect_0_router_005
SysFiltr.mm_interconnect_0.cmd_demux,SysFiltr_mm_interconnect_0_cmd_demux
SysFiltr.mm_interconnect_0.cmd_demux_001,SysFiltr_mm_interconnect_0_cmd_demux_001
SysFiltr.mm_interconnect_0.rsp_demux_001,SysFiltr_mm_interconnect_0_cmd_demux_001
SysFiltr.mm_interconnect_0.cmd_mux,SysFiltr_mm_interconnect_0_cmd_mux
SysFiltr.mm_interconnect_0.cmd_mux_002,SysFiltr_mm_interconnect_0_cmd_mux
SysFiltr.mm_interconnect_0.cmd_mux_003,SysFiltr_mm_interconnect_0_cmd_mux
SysFiltr.mm_interconnect_0.cmd_mux_001,SysFiltr_mm_interconnect_0_cmd_mux_001
SysFiltr.mm_interconnect_0.rsp_demux,SysFiltr_mm_interconnect_0_rsp_demux
SysFiltr.mm_interconnect_0.rsp_demux_002,SysFiltr_mm_interconnect_0_rsp_demux
SysFiltr.mm_interconnect_0.rsp_demux_003,SysFiltr_mm_interconnect_0_rsp_demux
SysFiltr.mm_interconnect_0.rsp_mux,SysFiltr_mm_interconnect_0_rsp_mux
SysFiltr.mm_interconnect_0.rsp_mux_001,SysFiltr_mm_interconnect_0_rsp_mux_001
SysFiltr.mm_interconnect_0.avalon_st_adapter,SysFiltr_mm_interconnect_0_avalon_st_adapter
SysFiltr.mm_interconnect_0.avalon_st_adapter.error_adapter_0,SysFiltr_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SysFiltr.mm_interconnect_0.avalon_st_adapter_001,SysFiltr_mm_interconnect_0_avalon_st_adapter
SysFiltr.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,SysFiltr_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SysFiltr.mm_interconnect_0.avalon_st_adapter_002,SysFiltr_mm_interconnect_0_avalon_st_adapter
SysFiltr.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,SysFiltr_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SysFiltr.mm_interconnect_0.avalon_st_adapter_003,SysFiltr_mm_interconnect_0_avalon_st_adapter
SysFiltr.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,SysFiltr_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SysFiltr.irq_mapper,SysFiltr_irq_mapper
SysFiltr.rst_controller,altera_reset_controller
SysFiltr.rst_controller_001,altera_reset_controller
