{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-399,-76",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_BRIDGE_CTRL_AXI -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port S_AXI_B -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 5 -x 1080 -y 80 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 5 -x 1080 -y 60 -defaultsOSRD
preplace port pci_refclk -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 5 -x 1080 -y 120 -defaultsOSRD
preplace port port-id_led_pci_link_up -pg 1 -lvl 5 -x 1080 -y 100 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace portBus axi_aresetn -pg 1 -lvl 5 -x 1080 -y 180 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 490 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 94 95 93 99 96 97 98 100 101 102 103} -defaultsOSRD -pinDir S_AXI_B left -pinY S_AXI_B 0L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 100L -pinDir sys_clk_gt left -pinY sys_clk_gt 120L -pinDir sys_rst_n left -pinY sys_rst_n 40L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 160R -pinDir user_lnk_up right -pinY user_lnk_up 40R -pinDir axi_aclk right -pinY axi_aclk 60R -pinDir axi_aresetn right -pinY axi_aresetn 140R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 180R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 140L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 200R -pinDir interrupt_out right -pinY interrupt_out 220R
preplace inst bridge_input_clock -pg 1 -lvl 1 -x 170 -y 160 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst reset_extender -pg 1 -lvl 4 -x 880 -y 180 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace netloc bridge_input_clock_IBUF_DS_ODIV2 1 1 1 N 160
preplace netloc bridge_input_clock_IBUF_OUT 1 1 1 N 180
preplace netloc pcie_bridge_axi_aclk 1 2 3 N 120 690J 120 NJ
preplace netloc pcie_bridge_user_lnk_up 1 2 3 NJ 100 NJ 100 NJ
preplace netloc sys_rst_n_1 1 0 2 NJ 100 NJ
preplace netloc pcie_bridge_axi_aresetn 1 2 2 N 200 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 4 1 N 180
preplace netloc Conn1 1 0 2 NJ 80 NJ
preplace netloc Conn3 1 2 3 NJ 80 NJ 80 NJ
preplace netloc Conn4 1 2 3 NJ 60 NJ 60 NJ
preplace netloc Conn6 1 0 1 NJ 160
preplace netloc S_AXI_B_1 1 0 2 NJ 60 NJ
levelinfo -pg 1 0 170 490 670 880 1080
pagesize -pg 1 -db -bbox -sgen -200 0 1250 340
",
   "No Loops_ScaleFactor":"0.796669",
   "No Loops_TopLeft":"-197,-226",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_BRIDGE_CTRL_AXI -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port S_AXI_B -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 910 -y 90 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 4 -x 910 -y 70 -defaultsOSRD
preplace port S_INT_MGR_AXI -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port pci_refclk -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 4 -x 910 -y 170 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 4 -x 910 -y 150 -defaultsOSRD
preplace port port-id_led_pci_link_up -pg 1 -lvl 4 -x 910 -y 130 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 3 -x 700 -y 170 -defaultsOSRD
preplace inst pcie_interrupt_mgr -pg 1 -lvl 2 -x 350 -y 270 -defaultsOSRD
preplace inst constant_zero -pg 1 -lvl 1 -x 100 -y 280 -defaultsOSRD
preplace inst bridge_input_clock -pg 1 -lvl 2 -x 350 -y 490 -defaultsOSRD
preplace netloc IRQ1_IN_1 1 1 1 180 280n
preplace netloc bridge_input_clock_IBUF_DS_ODIV2 1 2 1 490 160n
preplace netloc bridge_input_clock_IBUF_OUT 1 2 1 500 180n
preplace netloc pcie_bridge_axi_aclk 1 1 3 190 400 NJ 400 880
preplace netloc pcie_bridge_axi_aresetn 1 1 3 200 410 NJ 410 870
preplace netloc pcie_bridge_user_lnk_up 1 3 1 NJ 130
preplace netloc pcie_bridge_usr_irq_ack 1 1 3 180 10 NJ 10 860
preplace netloc pcie_interrupt_mgr_IRQ_REQ 1 2 1 520 220n
preplace netloc sys_rst_n_1 1 0 3 NJ 420 NJ 420 510J
preplace netloc Conn1 1 0 3 NJ 140 NJ 140 NJ
preplace netloc Conn2 1 0 3 NJ 120 NJ 120 NJ
preplace netloc Conn3 1 3 1 NJ 90
preplace netloc Conn4 1 3 1 NJ 70
preplace netloc Conn5 1 0 2 NJ 200 NJ
preplace netloc Conn6 1 0 2 NJ 490 NJ
levelinfo -pg 1 0 100 350 700 910
pagesize -pg 1 -db -bbox -sgen -180 0 1070 560
"
}
0
