
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv Cov: 89.8% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Synchronous dual-port SRAM register model</pre>
<pre style="margin:0; padding:0 ">   6: //   This module is for simulation and small size SRAM.</pre>
<pre style="margin:0; padding:0 ">   7: //   Implementing ECC should be done inside wrapper not this model.</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9: module prim_generic_ram_2p #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   parameter  int Width           = 32, // bit</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   parameter  int Depth           = 128,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:   parameter  int DataBitsPerMask = 1, // Number of data bits per bit of write mask</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   parameter      MemInitFile     = "", // VMEM file to initialize the memory with</pre>
<pre style="margin:0; padding:0 ">  14: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   localparam int Aw              = $clog2(Depth)  // derived parameter</pre>
<pre style="margin:0; padding:0 ">  16: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   input clk_a_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   input clk_b_i,</pre>
<pre style="margin:0; padding:0 ">  19: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   input                    a_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input                    a_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   input        [Aw-1:0]    a_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   input        [Width-1:0] a_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input  logic [Width-1:0] a_wmask_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   output logic [Width-1:0] a_rdata_o,</pre>
<pre style="margin:0; padding:0 ">  26: </pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   input                    b_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   input                    b_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   input        [Aw-1:0]    b_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   input        [Width-1:0] b_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   input  logic [Width-1:0] b_wmask_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   output logic [Width-1:0] b_rdata_o</pre>
<pre style="margin:0; padding:0 ">  34: );</pre>
<pre style="margin:0; padding:0 ">  35:   // Width of internal write mask. Note *_wmask_i input into the module is always assumed</pre>
<pre id="id36" style="background-color: #FFB6C1; margin:0; padding:0 ">  36:   // to be the full bit mask.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   localparam int MaskWidth = Width / DataBitsPerMask;</pre>
<pre style="margin:0; padding:0 ">  38: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [Width-1:0]     mem [Depth];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   logic [MaskWidth-1:0] a_wmask;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   logic [MaskWidth-1:0] b_wmask;</pre>
<pre style="margin:0; padding:0 ">  42: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:     for (int i=0; i < MaskWidth; i = i + 1) begin : create_wmask</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:       a_wmask[i] = &a_wmask_i[i*DataBitsPerMask +: DataBitsPerMask];</pre>
<pre style="margin:0; padding:0 ">  46:       b_wmask[i] = &b_wmask_i[i*DataBitsPerMask +: DataBitsPerMask];</pre>
<pre style="margin:0; padding:0 ">  47:     end</pre>
<pre style="margin:0; padding:0 ">  48:   end</pre>
<pre id="id49" style="background-color: #FFB6C1; margin:0; padding:0 ">  49: </pre>
<pre id="id50" style="background-color: #FFB6C1; margin:0; padding:0 ">  50: </pre>
<pre id="id51" style="background-color: #FFB6C1; margin:0; padding:0 ">  51:   // Xilinx FPGA specific Dual-port RAM coding style</pre>
<pre id="id52" style="background-color: #FFB6C1; margin:0; padding:0 ">  52:   // using always instead of always_ff to avoid 'ICPD  - illegal combination of drivers' error</pre>
<pre style="margin:0; padding:0 ">  53:   // thrown due to 'mem' being driven by two always processes below</pre>
<pre style="margin:0; padding:0 ">  54:   always @(posedge clk_a_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     if (a_req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:       if (a_write_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:         for (int i=0; i < MaskWidth; i = i + 1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:           if (a_wmask[i]) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:             mem[a_addr_i][i*DataBitsPerMask +: DataBitsPerMask] <=</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:               a_wdata_i[i*DataBitsPerMask +: DataBitsPerMask];</pre>
<pre style="margin:0; padding:0 ">  61:           end</pre>
<pre style="margin:0; padding:0 ">  62:         end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:       end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:         a_rdata_o <= mem[a_addr_i];</pre>
<pre style="margin:0; padding:0 ">  65:       end</pre>
<pre style="margin:0; padding:0 ">  66:     end</pre>
<pre style="margin:0; padding:0 ">  67:   end</pre>
<pre style="margin:0; padding:0 ">  68: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   always @(posedge clk_b_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     if (b_req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:       if (b_write_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:         for (int i=0; i < MaskWidth; i = i + 1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:           if (b_wmask[i]) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:             mem[b_addr_i][i*DataBitsPerMask +: DataBitsPerMask] <=</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:               b_wdata_i[i*DataBitsPerMask +: DataBitsPerMask];</pre>
<pre style="margin:0; padding:0 ">  76:           end</pre>
<pre style="margin:0; padding:0 ">  77:         end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:       end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:         b_rdata_o <= mem[b_addr_i];</pre>
<pre style="margin:0; padding:0 ">  80:       end</pre>
<pre style="margin:0; padding:0 ">  81:     end</pre>
<pre style="margin:0; padding:0 ">  82:   end</pre>
<pre style="margin:0; padding:0 ">  83: </pre>
<pre style="margin:0; padding:0 ">  84:   `include "prim_util_memload.sv"</pre>
<pre style="margin:0; padding:0 ">  85: </pre>
<pre style="margin:0; padding:0 ">  86: endmodule</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
</body>
</html>
