// Seed: 3645184309
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  assign id_2 = (1);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1
);
  wor id_3 = (~id_3);
  tri id_4;
  assign id_1 = 1 && 1;
  assign id_3 = 1;
  tri id_5;
  assign id_5 = 1;
  initial id_5 = (1);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign id_4 = id_5;
  id_6(
      .id_0(1), .id_1(id_7), .id_2(""), .id_3(id_4)
  );
endmodule
