INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/Desktop/UT/junior/EE316/lab_4/lab_4.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/Desktop/UT/junior/EE316/lab_4/lab_4.srcs/sources_1/new/hex2segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/Desktop/UT/junior/EE316/lab_4/lab_4.srcs/sources_1/new/time_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_multi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/Desktop/UT/junior/EE316/lab_4/lab_4.srcs/sources_1/new/time_mux_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/Desktop/UT/junior/EE316/lab_4/lab_4.srcs/sim_1/new/tb_time_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_time_multi
