Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 23 00:15:19 2023
| Host         : DESKTOP-JKUPK39 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BlockDesign_wrapper_control_sets_placed.rpt
| Design       : BlockDesign_wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   138 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     4 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             255 |           68 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |              85 |           36 |
| Yes          | No                    | No                     |             449 |          138 |
| Yes          | No                    | Yes                    |              34 |           10 |
| Yes          | Yes                   | No                     |             239 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                Enable Signal                                               |                                                 Set/Reset Signal                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  BlockDesign_i/Debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0 |                                                                                                            | BlockDesign_i/Debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0                                                      |                1 |              1 |         1.00 |
|  BlockDesign_i/Debouncer_1/U0/debounced_int_reg_LDC_i_1_n_0 |                                                                                                            | BlockDesign_i/Debouncer_1/U0/debounced_int_reg_LDC_i_2_n_0                                                      |                1 |              1 |         1.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/Debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0                                                      |                1 |              1 |         1.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/Debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0                                                      |                1 |              1 |         1.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/Debouncer_1/U0/debounced_int_reg_LDC_i_1_n_0                                                      |                1 |              1 |         1.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/Debouncer_1/U0/debounced_int_reg_LDC_i_2_n_0                                                      |                1 |              1 |         1.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/digilent_jstk2_0/U0/jstk_y_temp[7]_i_1_n_0                                                   |                                                                                                                 |                1 |              3 |         3.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/digilent_jstk2_0/U0/jstk_x_temp[7]_i_1_n_0                                                   |                                                                                                                 |                1 |              3 |         3.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      |                                                                                                            | BlockDesign_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                               |                3 |              4 |         1.33 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/VolumeController_0/U0/vol_N0                                                                 |                                                                                                                 |                1 |              4 |         4.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/BalanceController_0/U0/bal_N0                                                                |                                                                                                                 |                1 |              4 |         4.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_2_n_0        | BlockDesign_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_1_n_0             |                2 |              4 |         2.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                               |                2 |              4 |         2.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/proc_sys_reset_1/U0/peripheral_reset[0]                                                           |                1 |              4 |         4.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o[7]_i_1_n_0 |                                                                                                                 |                3 |              5 |         1.67 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1_n_0                                           |                2 |              6 |         3.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                           | BlockDesign_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                         |                2 |              6 |         3.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                           | BlockDesign_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                         |                1 |              6 |         6.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0   |                                                                                                                 |                3 |              7 |         2.33 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_2_n_0    | BlockDesign_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_1_n_0         |                3 |              8 |         2.67 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                5 |             12 |         2.40 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      |                                                                                                            | BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                5 |             12 |         2.40 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/digilent_jstk2_0/U0/jstk_x[9]_i_1_n_0                                                        |                                                                                                                 |                4 |             12 |         3.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      |                                                                                                            | BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                7 |             15 |         2.14 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                6 |             15 |         2.50 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/digilent_jstk2_0/U0/delay_counter                                                            | BlockDesign_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1_n_0                                           |                6 |             15 |         2.50 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            | BlockDesign_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[13]_i_1_n_0        |                4 |             15 |         3.75 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/Debouncer_0/U0/counter_0                                                                     | BlockDesign_i/proc_sys_reset_1/U0/peripheral_reset[0]                                                           |                5 |             17 |         3.40 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/Debouncer_1/U0/counter_0                                                                     | BlockDesign_i/proc_sys_reset_1/U0/peripheral_reset[0]                                                           |                5 |             17 |         3.40 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                              | BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                7 |             21 |         3.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                              | BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                7 |             21 |         3.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_r_shift[23]                                  |                                                                                                                 |                4 |             23 |         5.75 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]                              |                                                                                                                 |                4 |             23 |         5.75 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_l_shift_2                                    |                                                                                                                 |                5 |             24 |         4.80 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/MobileMean_0/U0/M_AXIS_TDATA_int0                                                            |                                                                                                                 |                7 |             24 |         3.43 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/BalanceController_0/U0/DATA_R0                                                               |                                                                                                                 |                8 |             24 |         3.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/BalanceController_0/U0/M_AXIS_TDATA0                                                         |                                                                                                                 |               12 |             24 |         2.00 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_4                                          | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_l[23]_i_1_n_0                                     |                5 |             24 |         4.80 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA0                                                          |                                                                                                                 |               13 |             24 |         1.85 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_r_shift_1                                    |                                                                                                                 |                5 |             24 |         4.80 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_r_3                                          | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_l[23]_i_1_n_0                                     |                5 |             24 |         4.80 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/VolumeController_0/U0/data_R0                                                                |                                                                                                                 |               13 |             24 |         1.85 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                8 |             31 |         3.88 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                8 |             31 |         3.88 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_l0                                           | BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_l[23]_i_1_n_0                                     |                9 |             48 |         5.33 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                    |                                                                                                                 |               20 |             67 |         3.35 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/MobileMean_0/U0/mem_L_reg[0]0                                                                |                                                                                                                 |               14 |             77 |         5.50 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      | BlockDesign_i/MobileMean_0/U0/mem_R_reg[0]0                                                                |                                                                                                                 |               19 |            101 |         5.32 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out2                      |                                                                                                            |                                                                                                                 |               30 |            121 |         4.03 |
|  BlockDesign_i/clk_wiz_0/inst/clk_out1                      |                                                                                                            |                                                                                                                 |               40 |            136 |         3.40 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


