#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun May 31 13:56:05 2015
# Process ID: 11092
# Log file: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/vivado.log
# Journal file: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/ip/design_1_DataWidthConvert_0_1/design_1_DataWidthConvert_0_1.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/ip/design_1_ColorBin2Channels_0_0/design_1_ColorBin2Channels_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/ip/design_1_ContrastTransform_0_0/sources_1/ip/Multiplier12x24CT/Multiplier12x24CT.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/ip/design_1_RankFifter_0_0/design_1_RankFifter_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/BoardInit_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Character'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Connector'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Detection'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Geometry'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/InOut'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/LocalFilter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Point'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'B:/Spira_Heaven/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 798.445 ; gain = 242.090
open_bd_design {B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:IICctrl:1.0 - IICctrl_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:Bram8x320x240:1.0 - Bram8x320x240_0
Adding component instance block -- dtysky.moe:F-I-L:FrameController:1.0 - FrameController_0
Adding component instance block -- dtysky.moe:F-I-L:Graying:1.0 - Graying_0
Adding component instance block -- dtysky.moe:F-I-L:VGA640x480:1.0 - VGA640x480_0
Adding component instance block -- dtysky:Image:DataDelay:1.0 - DataDelay_0
Adding component instance block -- dtysky.moe:F-I-L:FrameController:1.0 - FrameController_1
Adding component instance block -- xilinx.com:ip:Bram8x320x240:1.0 - Bram8x320x240_1
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_0
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_1
Adding component instance block -- xilinx.com:XUP:camCap:1.0 - camCap_0
Adding component instance block -- dtysky:Image:DataDelay:1.0 - DataDelay_1
Adding component instance block -- dtysky.moe:F-I-L:ColorRGB16toRGB24:1.0 - ColorRGB16toRGB24_0
Adding component instance block -- dtysky.moe:F-I-L:ColorGray2Channels:1.0 - ColorGray2Channels_0
Adding component instance block -- dtysky.moe:F-I-L:BoardInit_AXI:1.0 - BoardInit_AXI_0
Adding component instance block -- dtysky.moe:F-I-L:ColorRGB24toVGA:1.0 - ColorRGB24toVGA_0
Adding component instance block -- dtysky.moe:F-I-L:ErosionDilationBin:1.0 - ErosionDilationBin_0
Adding component instance block -- dtysky.moe:F-I-L:MeanFilter:1.0 - MeanFilter_0
Adding component instance block -- dtysky.moe:F-I-L:RowsGenerator:1.0 - RowsGenerator_0
Adding component instance block -- dtysky.moe:F-I-L:WindowGenerator:1.0 - WindowGenerator_0
Adding component instance block -- dtysky:User:DataSplit4:1.0 - DataSplit4_0
Adding component instance block -- dtysky.moe:F-I-L:RowsGenerator:1.0 - RowsGenerator_1
Adding component instance block -- dtysky.moe:F-I-L:WindowGenerator:1.0 - WindowGenerator_1
Adding component instance block -- dtysky:user:Mux2:1.0 - Mux2_0
Adding component instance block -- dtysky:user:Mux2:1.0 - Mux2_1
Adding component instance block -- dtysky.moe:F-I-L:ThresholdLocal:1.0 - ThresholdLocal_0
Adding component instance block -- dtysky.moe:F-I-L:ColorBin2Channels:1.0 - ColorBin2Channels_0
Adding component instance block -- dtysky.moe:F-I-L:ColorBin2Channels:1.0 - ColorBin2Channels_1
Adding component instance block -- dtysky:User:DataCombin2:1.0 - DataCombin2_0
Adding component instance block -- dtysky.moe:F-I-L:RankFifter:1.0 - RankFifter_0
Adding component instance block -- dtysky.moe:F-I-L:ColorReversal:1.0 - ColorReversal_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 806.598 ; gain = 8.152
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/DataSplit4_0/i'(4) to net 'BoardInit_AXI_0_sels'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block IICctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camCap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_BoardInit_AXI_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_BoardInit_AXI_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_BoardInit_AXI_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_BoardInit_AXI_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BoardInit_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Graying_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA640x480_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB16toRGB24_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorGray2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB24toVGA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ErosionDilationBin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MeanFilter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ThresholdLocal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataSplit4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataCombin2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RankFifter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ColorReversal_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ColorReversal_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ColorReversal_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_ColorReversal_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorReversal_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 887.848 ; gain = 78.668
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun May 31 13:57:45 2015] Launched synth_1...
Run output will be captured here: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.runs/synth_1/runme.log
[Sun May 31 13:57:45 2015] Launched impl_1...
Run output will be captured here: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.runs/impl_1/design_1_wrapper.sysdef B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk/design_1_wrapper.hdf

launch_sdk -workspace B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk -hwspec B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk -hwspec B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 31 14:26:56 2015...
