

================================================================
== Vitis HLS Report for 'dft_Pipeline_All_Loop'
================================================================
* Date:           Sun Nov 13 21:43:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.34 ns|  3.254 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  3.427 us|  3.427 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- All_Loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Reversal_Loop.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [fft.cpp:51]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.88ns)   --->   "%icmp_ln51 = icmp_eq  i11 %i_1, i11 1024" [fft.cpp:51]   --->   Operation 12 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i_1, i11 1" [fft.cpp:51]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %Reversal_Loop.i.split, void %_Z11bit_reversePfS_S_S_.exit.exitStub" [fft.cpp:51]   --->   Operation 15 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%X_R_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_R" [fft.cpp:56]   --->   Operation 16 'read' 'X_R_read' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %X_R_read" [fft.cpp:56]   --->   Operation 17 'bitcast' 'bitcast_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_1, i32 7, i32 0" [fft.cpp:56]   --->   Operation 18 'partselect' 'or_ln' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln56_1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %i_1, i32 9, i32 8" [fft.cpp:56]   --->   Operation 19 'partselect' 'or_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%switch_ln56 = switch i2 %or_ln56_1, void %arrayidx15.i359.case.3, i2 0, void %arrayidx15.i359.case.0, i2 1, void %arrayidx15.i359.case.1, i2 2, void %arrayidx15.i359.case.2" [fft.cpp:56]   --->   Operation 20 'switch' 'switch_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.95>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%X_I_read_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_I" [fft.cpp:57]   --->   Operation 21 'read' 'X_I_read_3' <Predicate = (!icmp_ln51 & or_ln56_1 == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%X_I_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_I" [fft.cpp:57]   --->   Operation 22 'read' 'X_I_read_2' <Predicate = (!icmp_ln51 & or_ln56_1 == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%X_I_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_I" [fft.cpp:57]   --->   Operation 23 'read' 'X_I_read_1' <Predicate = (!icmp_ln51 & or_ln56_1 == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%X_I_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_I" [fft.cpp:57]   --->   Operation 24 'read' 'X_I_read' <Predicate = (!icmp_ln51 & or_ln56_1 == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fft.cpp:52]   --->   Operation 25 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %or_ln" [fft.cpp:56]   --->   Operation 26 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf0_R_addr = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln56" [fft.cpp:56]   --->   Operation 27 'getelementptr' 'buf0_R_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf0_R_1_addr = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln56" [fft.cpp:56]   --->   Operation 28 'getelementptr' 'buf0_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buf0_R_2_addr = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln56" [fft.cpp:56]   --->   Operation 29 'getelementptr' 'buf0_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf0_R_3_addr = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln56" [fft.cpp:56]   --->   Operation 30 'getelementptr' 'buf0_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i8 %buf0_R_2_addr" [fft.cpp:56]   --->   Operation 31 'store' 'store_ln56' <Predicate = (or_ln56_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln57_3 = bitcast i32 %X_I_read_3" [fft.cpp:57]   --->   Operation 32 'bitcast' 'bitcast_ln57_3' <Predicate = (or_ln56_1 == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf0_I_2_addr = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln56" [fft.cpp:57]   --->   Operation 33 'getelementptr' 'buf0_I_2_addr' <Predicate = (or_ln56_1 == 2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57_3, i8 %buf0_I_2_addr" [fft.cpp:57]   --->   Operation 34 'store' 'store_ln57' <Predicate = (or_ln56_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx15.i359.exit" [fft.cpp:57]   --->   Operation 35 'br' 'br_ln57' <Predicate = (or_ln56_1 == 2)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i8 %buf0_R_1_addr" [fft.cpp:56]   --->   Operation 36 'store' 'store_ln56' <Predicate = (or_ln56_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln57_2 = bitcast i32 %X_I_read_2" [fft.cpp:57]   --->   Operation 37 'bitcast' 'bitcast_ln57_2' <Predicate = (or_ln56_1 == 1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%buf0_I_1_addr = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln56" [fft.cpp:57]   --->   Operation 38 'getelementptr' 'buf0_I_1_addr' <Predicate = (or_ln56_1 == 1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57_2, i8 %buf0_I_1_addr" [fft.cpp:57]   --->   Operation 39 'store' 'store_ln57' <Predicate = (or_ln56_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx15.i359.exit" [fft.cpp:57]   --->   Operation 40 'br' 'br_ln57' <Predicate = (or_ln56_1 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i8 %buf0_R_addr" [fft.cpp:56]   --->   Operation 41 'store' 'store_ln56' <Predicate = (or_ln56_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %X_I_read_1" [fft.cpp:57]   --->   Operation 42 'bitcast' 'bitcast_ln57_1' <Predicate = (or_ln56_1 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%buf0_I_addr = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln56" [fft.cpp:57]   --->   Operation 43 'getelementptr' 'buf0_I_addr' <Predicate = (or_ln56_1 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57_1, i8 %buf0_I_addr" [fft.cpp:57]   --->   Operation 44 'store' 'store_ln57' <Predicate = (or_ln56_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx15.i359.exit" [fft.cpp:57]   --->   Operation 45 'br' 'br_ln57' <Predicate = (or_ln56_1 == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i8 %buf0_R_3_addr" [fft.cpp:56]   --->   Operation 46 'store' 'store_ln56' <Predicate = (or_ln56_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %X_I_read" [fft.cpp:57]   --->   Operation 47 'bitcast' 'bitcast_ln57' <Predicate = (or_ln56_1 == 3)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%buf0_I_3_addr = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln56" [fft.cpp:57]   --->   Operation 48 'getelementptr' 'buf0_I_3_addr' <Predicate = (or_ln56_1 == 3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57, i8 %buf0_I_3_addr" [fft.cpp:57]   --->   Operation 49 'store' 'store_ln57' <Predicate = (or_ln56_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx15.i359.exit" [fft.cpp:57]   --->   Operation 50 'br' 'br_ln57' <Predicate = (or_ln56_1 == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln51 = store i11 %i_2, i11 %i" [fft.cpp:51]   --->   Operation 51 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln51 = br void %Reversal_Loop.i" [fft.cpp:51]   --->   Operation 52 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.34ns, clock uncertainty: 0ns.

 <State 1>: 1.88ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', fft.cpp:51) on local variable 'i' [17]  (0 ns)
	'icmp' operation ('icmp_ln51', fft.cpp:51) [19]  (1.88 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf0_R_2_addr', fft.cpp:56) [31]  (0 ns)
	'store' operation ('store_ln56', fft.cpp:56) of variable 'bitcast_ln56', fft.cpp:56 on array 'buf0_R_2' [36]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
