<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FIFO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FIFO_4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FIFO_4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FIFO_4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FIFO_4bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FIFO_4bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FIFO_4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FIFO_4bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FIFO_4bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FIFO_4bit_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FIFO_4bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FIFO_4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fifo.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fifo123.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fifo123.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fifo123.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fifo123.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo123.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo123.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fifo123.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fifo123.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo123_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo123_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo123_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo123_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_fifo123_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1727764660" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1727764660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727768255" xil_pn:in_ck="-3694182139154387705" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1727768255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FIFO_4bit.vhd"/>
      <outfile xil_pn:name="test1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1727768129" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6522561904195672775" xil_pn:start_ts="1727768129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727768129" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7512384573984521079" xil_pn:start_ts="1727768129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727768035" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3942434162804973187" xil_pn:start_ts="1727768035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727768260" xil_pn:in_ck="-3694182139154387705" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1727768260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FIFO_4bit.vhd"/>
      <outfile xil_pn:name="test1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1727768265" xil_pn:in_ck="-3694182139154387705" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2180896342225121968" xil_pn:start_ts="1727768260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_beh.prj"/>
      <outfile xil_pn:name="test1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1731333770" xil_pn:in_ck="4133374165507539136" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8538823632474807997" xil_pn:start_ts="1731333769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1727763898" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1727763898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727768064" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4245621857272324731" xil_pn:start_ts="1727768064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727768064" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3942434162804973187" xil_pn:start_ts="1727768064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727763898" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1727763898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727768064" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8772860714122598535" xil_pn:start_ts="1727768064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727763898" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252412973481" xil_pn:start_ts="1727763898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727768064" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-254696846398252729" xil_pn:start_ts="1727768064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727768073" xil_pn:in_ck="-8574355701729393786" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2470542329604059834" xil_pn:start_ts="1727768064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="FIFO_4bit.lso"/>
      <outfile xil_pn:name="FIFO_4bit.ngc"/>
      <outfile xil_pn:name="FIFO_4bit.ngr"/>
      <outfile xil_pn:name="FIFO_4bit.prj"/>
      <outfile xil_pn:name="FIFO_4bit.stx"/>
      <outfile xil_pn:name="FIFO_4bit.syr"/>
      <outfile xil_pn:name="FIFO_4bit.xst"/>
      <outfile xil_pn:name="FIFO_4bit_vhdl.prj"/>
      <outfile xil_pn:name="FIFO_4bit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
