Pipelined 32-bit MIPS Processor
(RTL Design & test bench).
Developed a 32-bit, 5-stage pipelined processor in Verilog based on MIPS architecture. Fetch, Decode, Execute, Memory, and Write Back stages are implemented. Supports R-type & I-type instruction formats.
