#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Dec 10 13:25:15 2018
# Process ID: 10036
# Current directory: C:/I_felev/UKDA/ultrahangos_tavolsagmero
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4516 C:\I_felev\UKDA\ultrahangos_tavolsagmero\ultrahangos_tavolsagmero.xpr
# Log file: C:/I_felev/UKDA/ultrahangos_tavolsagmero/vivado.log
# Journal file: C:/I_felev/UKDA/ultrahangos_tavolsagmero\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 747.070 ; gain = 109.176
update_compile_order -fileset sources_1
file mkdir C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/constrs_1
close [ open C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd w ]
add_files C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/konvolucios_modul.vhd
update_compile_order -fileset sources_1
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 13:48:37 2018...
create_project lab7_for_generate_pelda C:/I_felev/UKDA/L7_for_generate/lab7_for_generate_pelda -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
add_files -norecurse C:/I_felev/UKDA/L7_for_generate/pelda_12_generate.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/I_felev/UKDA/L7_for_generate/pelda_12_generate.vhd" into library xil_defaultlib [C:/I_felev/UKDA/L7_for_generate/pelda_12_generate.vhd:1]
[Mon Dec 10 13:55:41 2018] Launched synth_1...
Run output will be captured here: C:/I_felev/UKDA/L7_for_generate/lab7_for_generate_pelda/lab7_for_generate_pelda.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 10 13:56:12 2018] Launched impl_1...
Run output will be captured here: C:/I_felev/UKDA/L7_for_generate/lab7_for_generate_pelda/lab7_for_generate_pelda.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 997.723 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 997.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1101.141 ; gain = 306.457
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: pelda_4_generate
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:36 ; elapsed = 00:32:14 . Memory (MB): peak = 1248.551 ; gain = 1041.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pelda_4_generate' [C:/I_felev/UKDA/L7_for_generate/pelda_12_generate.vhd:43]
	Parameter RSZ bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pelda_4_generate' (1#1) [C:/I_felev/UKDA/L7_for_generate/pelda_12_generate.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:38 ; elapsed = 00:32:15 . Memory (MB): peak = 1400.574 ; gain = 1193.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:39 ; elapsed = 00:32:16 . Memory (MB): peak = 1427.938 ; gain = 1221.152
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:46 ; elapsed = 00:32:19 . Memory (MB): peak = 1617.508 ; gain = 1410.723
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1617.508 ; gain = 492.422
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/I_felev/UKDA/L7_for_generate/lab7_for_generate_pelda/lab7_for_generate_pelda.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 13:59:13 2018...
open_project C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
