// Seed: 1104067256
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2
);
  specify
    (negedge id_3 => (id_4 +: id_0)) = (1, id_0);
  endspecify
endmodule
