// Seed: 3051316115
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output id_3,
    output logic id_4
    , id_6,
    input id_5
);
  assign id_3[1] = 1'b0;
  assign id_1 = id_6;
  always @(posedge id_5 - id_5 or 1) id_4 = id_5;
  assign id_0 = 1;
  logic id_7;
  logic id_8;
  logic id_9;
  assign id_4 = 1;
  logic id_10;
  assign id_8 = 1;
endmodule
