// Seed: 3844565229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input tri0 id_7,
    output wand id_8,
    output tri id_9,
    output uwire id_10,
    output uwire id_11,
    output tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    output uwire id_15,
    input wand id_16,
    input uwire id_17,
    input wire id_18,
    output tri1 id_19,
    output uwire id_20,
    output tri1 id_21,
    input supply0 id_22,
    input wire id_23,
    output wor id_24,
    input tri0 id_25,
    input wand id_26,
    output supply0 id_27,
    input uwire id_28,
    input wire id_29,
    output wire id_30,
    input supply0 id_31,
    input supply1 id_32
);
  wire id_34;
  assign id_12 = id_17;
  assign id_21 = 1;
  wire id_35;
  wire id_36;
  module_0(
      id_35,
      id_36,
      id_36,
      id_34,
      id_36,
      id_34,
      id_36,
      id_34,
      id_34,
      id_34,
      id_34,
      id_36,
      id_34,
      id_34,
      id_34,
      id_35
  );
endmodule
