Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mb_system_sound_0_wrapper_xst.prj"
Verilog Include Directory          : {"D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/mb_system_sound_0_wrapper.ngc"

---- Source Options
Top Module Name                    : mb_system_sound_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/user_logic.v" into library sound_v1_00_a
Parsing module <user_logic>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/dac.v" into library sound_v1_00_a
Parsing module <dac>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/syn_fifo.v" into library sound_v1_00_a
Parsing module <syn_fifo>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 52.
Parsing module <calc_phase_inc>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_rhythm_phase.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 53.
Parsing module <calc_rhythm_phase>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/edge_detector.v" into library sound_v1_00_a
Parsing module <edge_detector>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/env_rate_counter.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 51.
Parsing module <env_rate_counter>.
WARNING:HDLCompiler:248 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/env_rate_counter.v" Line 99: Block identifier is required on this block
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/envelope_generator.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 51.
Parsing module <envelope_generator>.
WARNING:HDLCompiler:248 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/envelope_generator.v" Line 110: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/envelope_generator.v" Line 166: Block identifier is required on this block
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/ksl_add_rom.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 52.
Parsing module <ksl_add_rom>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/operator.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 51.
Parsing module <operator>.
WARNING:HDLCompiler:248 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/operator.v" Line 194: Block identifier is required on this block
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl3_exp_lut.v" into library sound_v1_00_a
Parsing module <opl3_exp_lut>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl3_log_sine_lut.v" into library sound_v1_00_a
Parsing module <opl3_log_sine_lut>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/phase_generator.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 51.
Parsing module <phase_generator>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/tremolo.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 51.
Parsing module <tremolo>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/vibrato.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 52.
Parsing module <vibrato>.
Analyzing Verilog file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" into library sound_v1_00_a
Parsing verilog file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\pcores\sound_v1_00_a\hdl\verilog\/opl3.vh" included at line 49.
Parsing module <opl2>.
WARNING:HDLCompiler:248 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 162: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 207: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 245: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 283: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 321: Block identifier is required on this block
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/vhdl/sound.vhd" into library sound_v1_00_a
Parsing entity <sound>.
Parsing architecture <IMP> of entity <sound>.
Parsing VHDL file "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\hdl\mb_system_sound_0_wrapper.vhd" into library work
Parsing entity <mb_system_sound_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <mb_system_sound_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mb_system_sound_0_wrapper> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:244 - "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\hdl\mb_system_sound_0_wrapper.vhd" Line 57: Binding entity sound does not have generic c_interrupt_present
INFO:HDLCompiler:1408 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/vhdl/sound.vhd" Line 111. sound is declared here

Elaborating entity <sound> (architecture <IMP>) with generics from library <sound_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 417. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module user_logic

Elaborating module <user_logic(C_NUM_REG=4,C_SLV_DWIDTH=32)>.

Elaborating module <syn_fifo>.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/syn_fifo.v" Line 46: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/syn_fifo.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/syn_fifo.v" Line 67: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/syn_fifo.v" Line 71: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/user_logic.v" Line 178: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/user_logic.v" Line 228: Result of 18-bit expression is truncated to fit in 17-bit target.

Elaborating module <opl2>.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 366: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 382: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 398: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 414: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 430: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 446: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 453: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 462: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 464: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 470: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 471: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 472: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 480: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 482: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 488: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 489: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 490: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 498: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 500: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 511: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 516: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 529: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 536: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <operator>.

Elaborating module <edge_detector(EDGE_LEVEL=1,CLK_DLY=1)>.

Elaborating module <edge_detector(EDGE_LEVEL=0,CLK_DLY=1)>.

Elaborating module <calc_phase_inc>.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 79: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 80: Result of 23-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 81: Result of 22-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 82: Result of 24-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 83: Result of 24-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 84: Result of 24-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 85: Result of 23-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 86: Result of 25-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 87: Result of 25-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 88: Result of 25-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 89: Result of 25-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 90: Result of 25-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 91: Result of 25-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" Line 92: Result of 25-bit expression is truncated to fit in 20-bit target.

Elaborating module <vibrato>.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/vibrato.v" Line 77: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <envelope_generator>.

Elaborating module <ksl_add_rom>.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/ksl_add_rom.v" Line 94: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/ksl_add_rom.v" Line 103: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/ksl_add_rom.v" Line 104: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/ksl_add_rom.v" Line 105: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <env_rate_counter>.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/env_rate_counter.v" Line 84: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/env_rate_counter.v" Line 103: Result of 32-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/env_rate_counter.v" Line 106: Result of 32-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/envelope_generator.v" Line 171: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <tremolo>.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/tremolo.v" Line 79: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/tremolo.v" Line 82: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/tremolo.v" Line 88: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/envelope_generator.v" Line 206: Result of 11-bit expression is truncated to fit in 9-bit target.

Elaborating module <phase_generator>.

Elaborating module <calc_rhythm_phase>.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_rhythm_phase.v" Line 91: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_rhythm_phase.v" Line 105: Result of 32-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_rhythm_phase.v" Line 107: Result of 32-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_rhythm_phase.v" Line 108: Result of 29-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_rhythm_phase.v" Line 120: Result of 31-bit expression is truncated to fit in 24-bit target.

Elaborating module <opl3_log_sine_lut>.

Elaborating module <opl3_exp_lut>.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/phase_generator.v" Line 163: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/phase_generator.v" Line 165: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 598: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 599: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 606: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 641: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 642: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 643: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 644: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 645: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 646: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 647: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 648: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 649: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 650: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 651: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 652: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 653: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 654: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 655: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 656: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 657: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 658: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 689: Result of 19-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v" Line 696: Result of 19-bit expression is truncated to fit in 16-bit target.

Elaborating module <dac>.
WARNING:HDLCompiler:634 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/user_logic.v" Line 240: Net <Bus2IP_Reset> does not have a driver.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:244 - "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\hdl\mb_system_sound_0_wrapper.vhd" Line 57: Binding entity sound does not have generic c_interrupt_present
INFO:HDLCompiler:1408 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/vhdl/sound.vhd" Line 111. sound is declared here

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mb_system_sound_0_wrapper>.
    Related source file is "D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\hdl\mb_system_sound_0_wrapper.vhd".
    Summary:
	no macro.
Unit <mb_system_sound_0_wrapper> synthesized.

Synthesizing Unit <sound>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/vhdl/sound.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "01000110000000000000000000000000"
        C_HIGHADDR = "01000110000000001111111111111111"
        C_FAMILY = "spartan6"
        C_NUM_REG = 4
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/vhdl/sound.vhd" line 282: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/vhdl/sound.vhd" line 282: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/vhdl/sound.vhd" line 282: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sound> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000110000000000000000000000000","0000000000000000000000000000000001000110000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (4)
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000110000000000000000000000000","0000000000000000000000000000000001000110000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (4)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 341: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_14_o_add_31_OUT> created at line 507.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000110000000000000000000000000","0000000000000000000000000000000001000110000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (4)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "00"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "01"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "10"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "11"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/user_logic.v".
        C_NUM_REG = 4
        C_SLV_DWIDTH = 32
INFO:Xst:3210 - "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/user_logic.v" line 237: Output port <kon> of the instance <opl2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Bus2IP_Reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <slv_reg0<14>>.
    Found 1-bit register for signal <slv_reg0<13>>.
    Found 1-bit register for signal <slv_reg0<12>>.
    Found 1-bit register for signal <slv_reg0<11>>.
    Found 1-bit register for signal <slv_reg0<10>>.
    Found 1-bit register for signal <slv_reg0<9>>.
    Found 1-bit register for signal <slv_reg0<8>>.
    Found 1-bit register for signal <slv_reg0<7>>.
    Found 1-bit register for signal <slv_reg0<6>>.
    Found 1-bit register for signal <slv_reg0<5>>.
    Found 1-bit register for signal <slv_reg0<4>>.
    Found 1-bit register for signal <slv_reg0<3>>.
    Found 1-bit register for signal <slv_reg0<2>>.
    Found 1-bit register for signal <slv_reg0<1>>.
    Found 1-bit register for signal <slv_reg0<0>>.
    Found 8-bit register for signal <slv_reg1>.
    Found 1-bit register for signal <fifo_we_d>.
    Found 1-bit register for signal <opl2_fifo_we_d>.
    Found 16-bit register for signal <counter>.
    Found 1-bit register for signal <fifo_rd>.
    Found 16-bit register for signal <fifo_left>.
    Found 16-bit register for signal <fifo_right>.
    Found 17-bit register for signal <opl2_precounter>.
    Found 16-bit register for signal <opl2_counter>.
    Found 16-bit register for signal <opl2_delay>.
    Found 1-bit register for signal <opl2_fifo_rd>.
    Found 1-bit register for signal <opl2_fifo_paused>.
    Found 1-bit register for signal <opl2_we>.
    Found 1-bit register for signal <opl2_fifo_valid>.
    Found 8-bit register for signal <opl2_data>.
    Found 8-bit register for signal <opl2_adr>.
    Found 1-bit register for signal <slv_reg0<15>>.
    Found 16-bit adder for signal <counter[15]_GND_21_o_add_33_OUT> created at line 178.
    Found 17-bit adder for signal <opl2_precounter[16]_GND_21_o_add_45_OUT> created at line 228.
    Found 16-bit adder for signal <opl2_counter[15]_GND_21_o_add_47_OUT> created at line 231.
    Found 19-bit adder for signal <left_pre> created at line 249.
    Found 19-bit adder for signal <right_pre> created at line 252.
    Found 16-bit comparator equal for signal <counter[15]_period[15]_equal_33_o> created at line 174
    Found 16-bit comparator equal for signal <opl2_counter[15]_opl2_delay[15]_equal_45_o> created at line 223
    Found 32-bit comparator greater for signal <left_pre[18]_GND_21_o_LessThan_76_o> created at line 250
    Found 32-bit comparator greater for signal <PWR_21_o_left_pre[18]_LessThan_77_o> created at line 250
    Found 32-bit comparator greater for signal <right_pre[18]_GND_21_o_LessThan_82_o> created at line 253
    Found 32-bit comparator greater for signal <PWR_21_o_right_pre[18]_LessThan_83_o> created at line 253
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 144 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <user_logic> synthesized.

Synthesizing Unit <syn_fifo>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/syn_fifo.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 10
        RAM_DEPTH = 1024
    Found 1024x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 10-bit register for signal <rd_pointer>.
    Found 10-bit register for signal <wr_pointer>.
    Found 11-bit register for signal <status_cnt>.
    Found 32-bit register for signal <data_out>.
    Found 10-bit adder for signal <wr_pointer[9]_GND_22_o_add_3_OUT> created at line 46.
    Found 10-bit adder for signal <rd_pointer[9]_GND_22_o_add_6_OUT> created at line 55.
    Found 11-bit adder for signal <status_cnt[10]_GND_22_o_add_12_OUT> created at line 71.
    Found 11-bit subtractor for signal <GND_22_o_GND_22_o_sub_11_OUT<10:0>> created at line 67.
    Found 11-bit comparator lessequal for signal <n0001> created at line 37
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <syn_fifo> synthesized.

Synthesizing Unit <opl2>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl2.v".
    Found 1-bit register for signal <opl2_reg<8><6>>.
    Found 1-bit register for signal <opl2_reg<32><7>>.
    Found 1-bit register for signal <opl2_reg<32><6>>.
    Found 1-bit register for signal <opl2_reg<32><5>>.
    Found 1-bit register for signal <opl2_reg<32><4>>.
    Found 1-bit register for signal <opl2_reg<32><3>>.
    Found 1-bit register for signal <opl2_reg<32><2>>.
    Found 1-bit register for signal <opl2_reg<32><1>>.
    Found 1-bit register for signal <opl2_reg<32><0>>.
    Found 1-bit register for signal <opl2_reg<33><7>>.
    Found 1-bit register for signal <opl2_reg<33><6>>.
    Found 1-bit register for signal <opl2_reg<33><5>>.
    Found 1-bit register for signal <opl2_reg<33><4>>.
    Found 1-bit register for signal <opl2_reg<33><3>>.
    Found 1-bit register for signal <opl2_reg<33><2>>.
    Found 1-bit register for signal <opl2_reg<33><1>>.
    Found 1-bit register for signal <opl2_reg<33><0>>.
    Found 1-bit register for signal <opl2_reg<34><7>>.
    Found 1-bit register for signal <opl2_reg<34><6>>.
    Found 1-bit register for signal <opl2_reg<34><5>>.
    Found 1-bit register for signal <opl2_reg<34><4>>.
    Found 1-bit register for signal <opl2_reg<34><3>>.
    Found 1-bit register for signal <opl2_reg<34><2>>.
    Found 1-bit register for signal <opl2_reg<34><1>>.
    Found 1-bit register for signal <opl2_reg<34><0>>.
    Found 1-bit register for signal <opl2_reg<35><7>>.
    Found 1-bit register for signal <opl2_reg<35><6>>.
    Found 1-bit register for signal <opl2_reg<35><5>>.
    Found 1-bit register for signal <opl2_reg<35><4>>.
    Found 1-bit register for signal <opl2_reg<35><3>>.
    Found 1-bit register for signal <opl2_reg<35><2>>.
    Found 1-bit register for signal <opl2_reg<35><1>>.
    Found 1-bit register for signal <opl2_reg<35><0>>.
    Found 1-bit register for signal <opl2_reg<36><7>>.
    Found 1-bit register for signal <opl2_reg<36><6>>.
    Found 1-bit register for signal <opl2_reg<36><5>>.
    Found 1-bit register for signal <opl2_reg<36><4>>.
    Found 1-bit register for signal <opl2_reg<36><3>>.
    Found 1-bit register for signal <opl2_reg<36><2>>.
    Found 1-bit register for signal <opl2_reg<36><1>>.
    Found 1-bit register for signal <opl2_reg<36><0>>.
    Found 1-bit register for signal <opl2_reg<37><7>>.
    Found 1-bit register for signal <opl2_reg<37><6>>.
    Found 1-bit register for signal <opl2_reg<37><5>>.
    Found 1-bit register for signal <opl2_reg<37><4>>.
    Found 1-bit register for signal <opl2_reg<37><3>>.
    Found 1-bit register for signal <opl2_reg<37><2>>.
    Found 1-bit register for signal <opl2_reg<37><1>>.
    Found 1-bit register for signal <opl2_reg<37><0>>.
    Found 1-bit register for signal <opl2_reg<40><7>>.
    Found 1-bit register for signal <opl2_reg<40><6>>.
    Found 1-bit register for signal <opl2_reg<40><5>>.
    Found 1-bit register for signal <opl2_reg<40><4>>.
    Found 1-bit register for signal <opl2_reg<40><3>>.
    Found 1-bit register for signal <opl2_reg<40><2>>.
    Found 1-bit register for signal <opl2_reg<40><1>>.
    Found 1-bit register for signal <opl2_reg<40><0>>.
    Found 1-bit register for signal <opl2_reg<41><7>>.
    Found 1-bit register for signal <opl2_reg<41><6>>.
    Found 1-bit register for signal <opl2_reg<41><5>>.
    Found 1-bit register for signal <opl2_reg<41><4>>.
    Found 1-bit register for signal <opl2_reg<41><3>>.
    Found 1-bit register for signal <opl2_reg<41><2>>.
    Found 1-bit register for signal <opl2_reg<41><1>>.
    Found 1-bit register for signal <opl2_reg<41><0>>.
    Found 1-bit register for signal <opl2_reg<42><7>>.
    Found 1-bit register for signal <opl2_reg<42><6>>.
    Found 1-bit register for signal <opl2_reg<42><5>>.
    Found 1-bit register for signal <opl2_reg<42><4>>.
    Found 1-bit register for signal <opl2_reg<42><3>>.
    Found 1-bit register for signal <opl2_reg<42><2>>.
    Found 1-bit register for signal <opl2_reg<42><1>>.
    Found 1-bit register for signal <opl2_reg<42><0>>.
    Found 1-bit register for signal <opl2_reg<43><7>>.
    Found 1-bit register for signal <opl2_reg<43><6>>.
    Found 1-bit register for signal <opl2_reg<43><5>>.
    Found 1-bit register for signal <opl2_reg<43><4>>.
    Found 1-bit register for signal <opl2_reg<43><3>>.
    Found 1-bit register for signal <opl2_reg<43><2>>.
    Found 1-bit register for signal <opl2_reg<43><1>>.
    Found 1-bit register for signal <opl2_reg<43><0>>.
    Found 1-bit register for signal <opl2_reg<44><7>>.
    Found 1-bit register for signal <opl2_reg<44><6>>.
    Found 1-bit register for signal <opl2_reg<44><5>>.
    Found 1-bit register for signal <opl2_reg<44><4>>.
    Found 1-bit register for signal <opl2_reg<44><3>>.
    Found 1-bit register for signal <opl2_reg<44><2>>.
    Found 1-bit register for signal <opl2_reg<44><1>>.
    Found 1-bit register for signal <opl2_reg<44><0>>.
    Found 1-bit register for signal <opl2_reg<45><7>>.
    Found 1-bit register for signal <opl2_reg<45><6>>.
    Found 1-bit register for signal <opl2_reg<45><5>>.
    Found 1-bit register for signal <opl2_reg<45><4>>.
    Found 1-bit register for signal <opl2_reg<45><3>>.
    Found 1-bit register for signal <opl2_reg<45><2>>.
    Found 1-bit register for signal <opl2_reg<45><1>>.
    Found 1-bit register for signal <opl2_reg<45><0>>.
    Found 1-bit register for signal <opl2_reg<48><7>>.
    Found 1-bit register for signal <opl2_reg<48><6>>.
    Found 1-bit register for signal <opl2_reg<48><5>>.
    Found 1-bit register for signal <opl2_reg<48><4>>.
    Found 1-bit register for signal <opl2_reg<48><3>>.
    Found 1-bit register for signal <opl2_reg<48><2>>.
    Found 1-bit register for signal <opl2_reg<48><1>>.
    Found 1-bit register for signal <opl2_reg<48><0>>.
    Found 1-bit register for signal <opl2_reg<49><7>>.
    Found 1-bit register for signal <opl2_reg<49><6>>.
    Found 1-bit register for signal <opl2_reg<49><5>>.
    Found 1-bit register for signal <opl2_reg<49><4>>.
    Found 1-bit register for signal <opl2_reg<49><3>>.
    Found 1-bit register for signal <opl2_reg<49><2>>.
    Found 1-bit register for signal <opl2_reg<49><1>>.
    Found 1-bit register for signal <opl2_reg<49><0>>.
    Found 1-bit register for signal <opl2_reg<50><7>>.
    Found 1-bit register for signal <opl2_reg<50><6>>.
    Found 1-bit register for signal <opl2_reg<50><5>>.
    Found 1-bit register for signal <opl2_reg<50><4>>.
    Found 1-bit register for signal <opl2_reg<50><3>>.
    Found 1-bit register for signal <opl2_reg<50><2>>.
    Found 1-bit register for signal <opl2_reg<50><1>>.
    Found 1-bit register for signal <opl2_reg<50><0>>.
    Found 1-bit register for signal <opl2_reg<51><7>>.
    Found 1-bit register for signal <opl2_reg<51><6>>.
    Found 1-bit register for signal <opl2_reg<51><5>>.
    Found 1-bit register for signal <opl2_reg<51><4>>.
    Found 1-bit register for signal <opl2_reg<51><3>>.
    Found 1-bit register for signal <opl2_reg<51><2>>.
    Found 1-bit register for signal <opl2_reg<51><1>>.
    Found 1-bit register for signal <opl2_reg<51><0>>.
    Found 1-bit register for signal <opl2_reg<52><7>>.
    Found 1-bit register for signal <opl2_reg<52><6>>.
    Found 1-bit register for signal <opl2_reg<52><5>>.
    Found 1-bit register for signal <opl2_reg<52><4>>.
    Found 1-bit register for signal <opl2_reg<52><3>>.
    Found 1-bit register for signal <opl2_reg<52><2>>.
    Found 1-bit register for signal <opl2_reg<52><1>>.
    Found 1-bit register for signal <opl2_reg<52><0>>.
    Found 1-bit register for signal <opl2_reg<53><7>>.
    Found 1-bit register for signal <opl2_reg<53><6>>.
    Found 1-bit register for signal <opl2_reg<53><5>>.
    Found 1-bit register for signal <opl2_reg<53><4>>.
    Found 1-bit register for signal <opl2_reg<53><3>>.
    Found 1-bit register for signal <opl2_reg<53><2>>.
    Found 1-bit register for signal <opl2_reg<53><1>>.
    Found 1-bit register for signal <opl2_reg<53><0>>.
    Found 1-bit register for signal <opl2_reg<64><7>>.
    Found 1-bit register for signal <opl2_reg<64><6>>.
    Found 1-bit register for signal <opl2_reg<64><5>>.
    Found 1-bit register for signal <opl2_reg<64><4>>.
    Found 1-bit register for signal <opl2_reg<64><3>>.
    Found 1-bit register for signal <opl2_reg<64><2>>.
    Found 1-bit register for signal <opl2_reg<64><1>>.
    Found 1-bit register for signal <opl2_reg<64><0>>.
    Found 1-bit register for signal <opl2_reg<65><7>>.
    Found 1-bit register for signal <opl2_reg<65><6>>.
    Found 1-bit register for signal <opl2_reg<65><5>>.
    Found 1-bit register for signal <opl2_reg<65><4>>.
    Found 1-bit register for signal <opl2_reg<65><3>>.
    Found 1-bit register for signal <opl2_reg<65><2>>.
    Found 1-bit register for signal <opl2_reg<65><1>>.
    Found 1-bit register for signal <opl2_reg<65><0>>.
    Found 1-bit register for signal <opl2_reg<66><7>>.
    Found 1-bit register for signal <opl2_reg<66><6>>.
    Found 1-bit register for signal <opl2_reg<66><5>>.
    Found 1-bit register for signal <opl2_reg<66><4>>.
    Found 1-bit register for signal <opl2_reg<66><3>>.
    Found 1-bit register for signal <opl2_reg<66><2>>.
    Found 1-bit register for signal <opl2_reg<66><1>>.
    Found 1-bit register for signal <opl2_reg<66><0>>.
    Found 1-bit register for signal <opl2_reg<67><7>>.
    Found 1-bit register for signal <opl2_reg<67><6>>.
    Found 1-bit register for signal <opl2_reg<67><5>>.
    Found 1-bit register for signal <opl2_reg<67><4>>.
    Found 1-bit register for signal <opl2_reg<67><3>>.
    Found 1-bit register for signal <opl2_reg<67><2>>.
    Found 1-bit register for signal <opl2_reg<67><1>>.
    Found 1-bit register for signal <opl2_reg<67><0>>.
    Found 1-bit register for signal <opl2_reg<68><7>>.
    Found 1-bit register for signal <opl2_reg<68><6>>.
    Found 1-bit register for signal <opl2_reg<68><5>>.
    Found 1-bit register for signal <opl2_reg<68><4>>.
    Found 1-bit register for signal <opl2_reg<68><3>>.
    Found 1-bit register for signal <opl2_reg<68><2>>.
    Found 1-bit register for signal <opl2_reg<68><1>>.
    Found 1-bit register for signal <opl2_reg<68><0>>.
    Found 1-bit register for signal <opl2_reg<69><7>>.
    Found 1-bit register for signal <opl2_reg<69><6>>.
    Found 1-bit register for signal <opl2_reg<69><5>>.
    Found 1-bit register for signal <opl2_reg<69><4>>.
    Found 1-bit register for signal <opl2_reg<69><3>>.
    Found 1-bit register for signal <opl2_reg<69><2>>.
    Found 1-bit register for signal <opl2_reg<69><1>>.
    Found 1-bit register for signal <opl2_reg<69><0>>.
    Found 1-bit register for signal <opl2_reg<72><7>>.
    Found 1-bit register for signal <opl2_reg<72><6>>.
    Found 1-bit register for signal <opl2_reg<72><5>>.
    Found 1-bit register for signal <opl2_reg<72><4>>.
    Found 1-bit register for signal <opl2_reg<72><3>>.
    Found 1-bit register for signal <opl2_reg<72><2>>.
    Found 1-bit register for signal <opl2_reg<72><1>>.
    Found 1-bit register for signal <opl2_reg<72><0>>.
    Found 1-bit register for signal <opl2_reg<73><7>>.
    Found 1-bit register for signal <opl2_reg<73><6>>.
    Found 1-bit register for signal <opl2_reg<73><5>>.
    Found 1-bit register for signal <opl2_reg<73><4>>.
    Found 1-bit register for signal <opl2_reg<73><3>>.
    Found 1-bit register for signal <opl2_reg<73><2>>.
    Found 1-bit register for signal <opl2_reg<73><1>>.
    Found 1-bit register for signal <opl2_reg<73><0>>.
    Found 1-bit register for signal <opl2_reg<74><7>>.
    Found 1-bit register for signal <opl2_reg<74><6>>.
    Found 1-bit register for signal <opl2_reg<74><5>>.
    Found 1-bit register for signal <opl2_reg<74><4>>.
    Found 1-bit register for signal <opl2_reg<74><3>>.
    Found 1-bit register for signal <opl2_reg<74><2>>.
    Found 1-bit register for signal <opl2_reg<74><1>>.
    Found 1-bit register for signal <opl2_reg<74><0>>.
    Found 1-bit register for signal <opl2_reg<75><7>>.
    Found 1-bit register for signal <opl2_reg<75><6>>.
    Found 1-bit register for signal <opl2_reg<75><5>>.
    Found 1-bit register for signal <opl2_reg<75><4>>.
    Found 1-bit register for signal <opl2_reg<75><3>>.
    Found 1-bit register for signal <opl2_reg<75><2>>.
    Found 1-bit register for signal <opl2_reg<75><1>>.
    Found 1-bit register for signal <opl2_reg<75><0>>.
    Found 1-bit register for signal <opl2_reg<76><7>>.
    Found 1-bit register for signal <opl2_reg<76><6>>.
    Found 1-bit register for signal <opl2_reg<76><5>>.
    Found 1-bit register for signal <opl2_reg<76><4>>.
    Found 1-bit register for signal <opl2_reg<76><3>>.
    Found 1-bit register for signal <opl2_reg<76><2>>.
    Found 1-bit register for signal <opl2_reg<76><1>>.
    Found 1-bit register for signal <opl2_reg<76><0>>.
    Found 1-bit register for signal <opl2_reg<77><7>>.
    Found 1-bit register for signal <opl2_reg<77><6>>.
    Found 1-bit register for signal <opl2_reg<77><5>>.
    Found 1-bit register for signal <opl2_reg<77><4>>.
    Found 1-bit register for signal <opl2_reg<77><3>>.
    Found 1-bit register for signal <opl2_reg<77><2>>.
    Found 1-bit register for signal <opl2_reg<77><1>>.
    Found 1-bit register for signal <opl2_reg<77><0>>.
    Found 1-bit register for signal <opl2_reg<80><7>>.
    Found 1-bit register for signal <opl2_reg<80><6>>.
    Found 1-bit register for signal <opl2_reg<80><5>>.
    Found 1-bit register for signal <opl2_reg<80><4>>.
    Found 1-bit register for signal <opl2_reg<80><3>>.
    Found 1-bit register for signal <opl2_reg<80><2>>.
    Found 1-bit register for signal <opl2_reg<80><1>>.
    Found 1-bit register for signal <opl2_reg<80><0>>.
    Found 1-bit register for signal <opl2_reg<81><7>>.
    Found 1-bit register for signal <opl2_reg<81><6>>.
    Found 1-bit register for signal <opl2_reg<81><5>>.
    Found 1-bit register for signal <opl2_reg<81><4>>.
    Found 1-bit register for signal <opl2_reg<81><3>>.
    Found 1-bit register for signal <opl2_reg<81><2>>.
    Found 1-bit register for signal <opl2_reg<81><1>>.
    Found 1-bit register for signal <opl2_reg<81><0>>.
    Found 1-bit register for signal <opl2_reg<82><7>>.
    Found 1-bit register for signal <opl2_reg<82><6>>.
    Found 1-bit register for signal <opl2_reg<82><5>>.
    Found 1-bit register for signal <opl2_reg<82><4>>.
    Found 1-bit register for signal <opl2_reg<82><3>>.
    Found 1-bit register for signal <opl2_reg<82><2>>.
    Found 1-bit register for signal <opl2_reg<82><1>>.
    Found 1-bit register for signal <opl2_reg<82><0>>.
    Found 1-bit register for signal <opl2_reg<83><7>>.
    Found 1-bit register for signal <opl2_reg<83><6>>.
    Found 1-bit register for signal <opl2_reg<83><5>>.
    Found 1-bit register for signal <opl2_reg<83><4>>.
    Found 1-bit register for signal <opl2_reg<83><3>>.
    Found 1-bit register for signal <opl2_reg<83><2>>.
    Found 1-bit register for signal <opl2_reg<83><1>>.
    Found 1-bit register for signal <opl2_reg<83><0>>.
    Found 1-bit register for signal <opl2_reg<84><7>>.
    Found 1-bit register for signal <opl2_reg<84><6>>.
    Found 1-bit register for signal <opl2_reg<84><5>>.
    Found 1-bit register for signal <opl2_reg<84><4>>.
    Found 1-bit register for signal <opl2_reg<84><3>>.
    Found 1-bit register for signal <opl2_reg<84><2>>.
    Found 1-bit register for signal <opl2_reg<84><1>>.
    Found 1-bit register for signal <opl2_reg<84><0>>.
    Found 1-bit register for signal <opl2_reg<85><7>>.
    Found 1-bit register for signal <opl2_reg<85><6>>.
    Found 1-bit register for signal <opl2_reg<85><5>>.
    Found 1-bit register for signal <opl2_reg<85><4>>.
    Found 1-bit register for signal <opl2_reg<85><3>>.
    Found 1-bit register for signal <opl2_reg<85><2>>.
    Found 1-bit register for signal <opl2_reg<85><1>>.
    Found 1-bit register for signal <opl2_reg<85><0>>.
    Found 1-bit register for signal <opl2_reg<96><7>>.
    Found 1-bit register for signal <opl2_reg<96><6>>.
    Found 1-bit register for signal <opl2_reg<96><5>>.
    Found 1-bit register for signal <opl2_reg<96><4>>.
    Found 1-bit register for signal <opl2_reg<96><3>>.
    Found 1-bit register for signal <opl2_reg<96><2>>.
    Found 1-bit register for signal <opl2_reg<96><1>>.
    Found 1-bit register for signal <opl2_reg<96><0>>.
    Found 1-bit register for signal <opl2_reg<97><7>>.
    Found 1-bit register for signal <opl2_reg<97><6>>.
    Found 1-bit register for signal <opl2_reg<97><5>>.
    Found 1-bit register for signal <opl2_reg<97><4>>.
    Found 1-bit register for signal <opl2_reg<97><3>>.
    Found 1-bit register for signal <opl2_reg<97><2>>.
    Found 1-bit register for signal <opl2_reg<97><1>>.
    Found 1-bit register for signal <opl2_reg<97><0>>.
    Found 1-bit register for signal <opl2_reg<98><7>>.
    Found 1-bit register for signal <opl2_reg<98><6>>.
    Found 1-bit register for signal <opl2_reg<98><5>>.
    Found 1-bit register for signal <opl2_reg<98><4>>.
    Found 1-bit register for signal <opl2_reg<98><3>>.
    Found 1-bit register for signal <opl2_reg<98><2>>.
    Found 1-bit register for signal <opl2_reg<98><1>>.
    Found 1-bit register for signal <opl2_reg<98><0>>.
    Found 1-bit register for signal <opl2_reg<99><7>>.
    Found 1-bit register for signal <opl2_reg<99><6>>.
    Found 1-bit register for signal <opl2_reg<99><5>>.
    Found 1-bit register for signal <opl2_reg<99><4>>.
    Found 1-bit register for signal <opl2_reg<99><3>>.
    Found 1-bit register for signal <opl2_reg<99><2>>.
    Found 1-bit register for signal <opl2_reg<99><1>>.
    Found 1-bit register for signal <opl2_reg<99><0>>.
    Found 1-bit register for signal <opl2_reg<100><7>>.
    Found 1-bit register for signal <opl2_reg<100><6>>.
    Found 1-bit register for signal <opl2_reg<100><5>>.
    Found 1-bit register for signal <opl2_reg<100><4>>.
    Found 1-bit register for signal <opl2_reg<100><3>>.
    Found 1-bit register for signal <opl2_reg<100><2>>.
    Found 1-bit register for signal <opl2_reg<100><1>>.
    Found 1-bit register for signal <opl2_reg<100><0>>.
    Found 1-bit register for signal <opl2_reg<101><7>>.
    Found 1-bit register for signal <opl2_reg<101><6>>.
    Found 1-bit register for signal <opl2_reg<101><5>>.
    Found 1-bit register for signal <opl2_reg<101><4>>.
    Found 1-bit register for signal <opl2_reg<101><3>>.
    Found 1-bit register for signal <opl2_reg<101><2>>.
    Found 1-bit register for signal <opl2_reg<101><1>>.
    Found 1-bit register for signal <opl2_reg<101><0>>.
    Found 1-bit register for signal <opl2_reg<104><7>>.
    Found 1-bit register for signal <opl2_reg<104><6>>.
    Found 1-bit register for signal <opl2_reg<104><5>>.
    Found 1-bit register for signal <opl2_reg<104><4>>.
    Found 1-bit register for signal <opl2_reg<104><3>>.
    Found 1-bit register for signal <opl2_reg<104><2>>.
    Found 1-bit register for signal <opl2_reg<104><1>>.
    Found 1-bit register for signal <opl2_reg<104><0>>.
    Found 1-bit register for signal <opl2_reg<105><7>>.
    Found 1-bit register for signal <opl2_reg<105><6>>.
    Found 1-bit register for signal <opl2_reg<105><5>>.
    Found 1-bit register for signal <opl2_reg<105><4>>.
    Found 1-bit register for signal <opl2_reg<105><3>>.
    Found 1-bit register for signal <opl2_reg<105><2>>.
    Found 1-bit register for signal <opl2_reg<105><1>>.
    Found 1-bit register for signal <opl2_reg<105><0>>.
    Found 1-bit register for signal <opl2_reg<106><7>>.
    Found 1-bit register for signal <opl2_reg<106><6>>.
    Found 1-bit register for signal <opl2_reg<106><5>>.
    Found 1-bit register for signal <opl2_reg<106><4>>.
    Found 1-bit register for signal <opl2_reg<106><3>>.
    Found 1-bit register for signal <opl2_reg<106><2>>.
    Found 1-bit register for signal <opl2_reg<106><1>>.
    Found 1-bit register for signal <opl2_reg<106><0>>.
    Found 1-bit register for signal <opl2_reg<107><7>>.
    Found 1-bit register for signal <opl2_reg<107><6>>.
    Found 1-bit register for signal <opl2_reg<107><5>>.
    Found 1-bit register for signal <opl2_reg<107><4>>.
    Found 1-bit register for signal <opl2_reg<107><3>>.
    Found 1-bit register for signal <opl2_reg<107><2>>.
    Found 1-bit register for signal <opl2_reg<107><1>>.
    Found 1-bit register for signal <opl2_reg<107><0>>.
    Found 1-bit register for signal <opl2_reg<108><7>>.
    Found 1-bit register for signal <opl2_reg<108><6>>.
    Found 1-bit register for signal <opl2_reg<108><5>>.
    Found 1-bit register for signal <opl2_reg<108><4>>.
    Found 1-bit register for signal <opl2_reg<108><3>>.
    Found 1-bit register for signal <opl2_reg<108><2>>.
    Found 1-bit register for signal <opl2_reg<108><1>>.
    Found 1-bit register for signal <opl2_reg<108><0>>.
    Found 1-bit register for signal <opl2_reg<109><7>>.
    Found 1-bit register for signal <opl2_reg<109><6>>.
    Found 1-bit register for signal <opl2_reg<109><5>>.
    Found 1-bit register for signal <opl2_reg<109><4>>.
    Found 1-bit register for signal <opl2_reg<109><3>>.
    Found 1-bit register for signal <opl2_reg<109><2>>.
    Found 1-bit register for signal <opl2_reg<109><1>>.
    Found 1-bit register for signal <opl2_reg<109><0>>.
    Found 1-bit register for signal <opl2_reg<112><7>>.
    Found 1-bit register for signal <opl2_reg<112><6>>.
    Found 1-bit register for signal <opl2_reg<112><5>>.
    Found 1-bit register for signal <opl2_reg<112><4>>.
    Found 1-bit register for signal <opl2_reg<112><3>>.
    Found 1-bit register for signal <opl2_reg<112><2>>.
    Found 1-bit register for signal <opl2_reg<112><1>>.
    Found 1-bit register for signal <opl2_reg<112><0>>.
    Found 1-bit register for signal <opl2_reg<113><7>>.
    Found 1-bit register for signal <opl2_reg<113><6>>.
    Found 1-bit register for signal <opl2_reg<113><5>>.
    Found 1-bit register for signal <opl2_reg<113><4>>.
    Found 1-bit register for signal <opl2_reg<113><3>>.
    Found 1-bit register for signal <opl2_reg<113><2>>.
    Found 1-bit register for signal <opl2_reg<113><1>>.
    Found 1-bit register for signal <opl2_reg<113><0>>.
    Found 1-bit register for signal <opl2_reg<114><7>>.
    Found 1-bit register for signal <opl2_reg<114><6>>.
    Found 1-bit register for signal <opl2_reg<114><5>>.
    Found 1-bit register for signal <opl2_reg<114><4>>.
    Found 1-bit register for signal <opl2_reg<114><3>>.
    Found 1-bit register for signal <opl2_reg<114><2>>.
    Found 1-bit register for signal <opl2_reg<114><1>>.
    Found 1-bit register for signal <opl2_reg<114><0>>.
    Found 1-bit register for signal <opl2_reg<115><7>>.
    Found 1-bit register for signal <opl2_reg<115><6>>.
    Found 1-bit register for signal <opl2_reg<115><5>>.
    Found 1-bit register for signal <opl2_reg<115><4>>.
    Found 1-bit register for signal <opl2_reg<115><3>>.
    Found 1-bit register for signal <opl2_reg<115><2>>.
    Found 1-bit register for signal <opl2_reg<115><1>>.
    Found 1-bit register for signal <opl2_reg<115><0>>.
    Found 1-bit register for signal <opl2_reg<116><7>>.
    Found 1-bit register for signal <opl2_reg<116><6>>.
    Found 1-bit register for signal <opl2_reg<116><5>>.
    Found 1-bit register for signal <opl2_reg<116><4>>.
    Found 1-bit register for signal <opl2_reg<116><3>>.
    Found 1-bit register for signal <opl2_reg<116><2>>.
    Found 1-bit register for signal <opl2_reg<116><1>>.
    Found 1-bit register for signal <opl2_reg<116><0>>.
    Found 1-bit register for signal <opl2_reg<117><7>>.
    Found 1-bit register for signal <opl2_reg<117><6>>.
    Found 1-bit register for signal <opl2_reg<117><5>>.
    Found 1-bit register for signal <opl2_reg<117><4>>.
    Found 1-bit register for signal <opl2_reg<117><3>>.
    Found 1-bit register for signal <opl2_reg<117><2>>.
    Found 1-bit register for signal <opl2_reg<117><1>>.
    Found 1-bit register for signal <opl2_reg<117><0>>.
    Found 1-bit register for signal <opl2_reg<128><7>>.
    Found 1-bit register for signal <opl2_reg<128><6>>.
    Found 1-bit register for signal <opl2_reg<128><5>>.
    Found 1-bit register for signal <opl2_reg<128><4>>.
    Found 1-bit register for signal <opl2_reg<128><3>>.
    Found 1-bit register for signal <opl2_reg<128><2>>.
    Found 1-bit register for signal <opl2_reg<128><1>>.
    Found 1-bit register for signal <opl2_reg<128><0>>.
    Found 1-bit register for signal <opl2_reg<129><7>>.
    Found 1-bit register for signal <opl2_reg<129><6>>.
    Found 1-bit register for signal <opl2_reg<129><5>>.
    Found 1-bit register for signal <opl2_reg<129><4>>.
    Found 1-bit register for signal <opl2_reg<129><3>>.
    Found 1-bit register for signal <opl2_reg<129><2>>.
    Found 1-bit register for signal <opl2_reg<129><1>>.
    Found 1-bit register for signal <opl2_reg<129><0>>.
    Found 1-bit register for signal <opl2_reg<130><7>>.
    Found 1-bit register for signal <opl2_reg<130><6>>.
    Found 1-bit register for signal <opl2_reg<130><5>>.
    Found 1-bit register for signal <opl2_reg<130><4>>.
    Found 1-bit register for signal <opl2_reg<130><3>>.
    Found 1-bit register for signal <opl2_reg<130><2>>.
    Found 1-bit register for signal <opl2_reg<130><1>>.
    Found 1-bit register for signal <opl2_reg<130><0>>.
    Found 1-bit register for signal <opl2_reg<131><7>>.
    Found 1-bit register for signal <opl2_reg<131><6>>.
    Found 1-bit register for signal <opl2_reg<131><5>>.
    Found 1-bit register for signal <opl2_reg<131><4>>.
    Found 1-bit register for signal <opl2_reg<131><3>>.
    Found 1-bit register for signal <opl2_reg<131><2>>.
    Found 1-bit register for signal <opl2_reg<131><1>>.
    Found 1-bit register for signal <opl2_reg<131><0>>.
    Found 1-bit register for signal <opl2_reg<132><7>>.
    Found 1-bit register for signal <opl2_reg<132><6>>.
    Found 1-bit register for signal <opl2_reg<132><5>>.
    Found 1-bit register for signal <opl2_reg<132><4>>.
    Found 1-bit register for signal <opl2_reg<132><3>>.
    Found 1-bit register for signal <opl2_reg<132><2>>.
    Found 1-bit register for signal <opl2_reg<132><1>>.
    Found 1-bit register for signal <opl2_reg<132><0>>.
    Found 1-bit register for signal <opl2_reg<133><7>>.
    Found 1-bit register for signal <opl2_reg<133><6>>.
    Found 1-bit register for signal <opl2_reg<133><5>>.
    Found 1-bit register for signal <opl2_reg<133><4>>.
    Found 1-bit register for signal <opl2_reg<133><3>>.
    Found 1-bit register for signal <opl2_reg<133><2>>.
    Found 1-bit register for signal <opl2_reg<133><1>>.
    Found 1-bit register for signal <opl2_reg<133><0>>.
    Found 1-bit register for signal <opl2_reg<136><7>>.
    Found 1-bit register for signal <opl2_reg<136><6>>.
    Found 1-bit register for signal <opl2_reg<136><5>>.
    Found 1-bit register for signal <opl2_reg<136><4>>.
    Found 1-bit register for signal <opl2_reg<136><3>>.
    Found 1-bit register for signal <opl2_reg<136><2>>.
    Found 1-bit register for signal <opl2_reg<136><1>>.
    Found 1-bit register for signal <opl2_reg<136><0>>.
    Found 1-bit register for signal <opl2_reg<137><7>>.
    Found 1-bit register for signal <opl2_reg<137><6>>.
    Found 1-bit register for signal <opl2_reg<137><5>>.
    Found 1-bit register for signal <opl2_reg<137><4>>.
    Found 1-bit register for signal <opl2_reg<137><3>>.
    Found 1-bit register for signal <opl2_reg<137><2>>.
    Found 1-bit register for signal <opl2_reg<137><1>>.
    Found 1-bit register for signal <opl2_reg<137><0>>.
    Found 1-bit register for signal <opl2_reg<138><7>>.
    Found 1-bit register for signal <opl2_reg<138><6>>.
    Found 1-bit register for signal <opl2_reg<138><5>>.
    Found 1-bit register for signal <opl2_reg<138><4>>.
    Found 1-bit register for signal <opl2_reg<138><3>>.
    Found 1-bit register for signal <opl2_reg<138><2>>.
    Found 1-bit register for signal <opl2_reg<138><1>>.
    Found 1-bit register for signal <opl2_reg<138><0>>.
    Found 1-bit register for signal <opl2_reg<139><7>>.
    Found 1-bit register for signal <opl2_reg<139><6>>.
    Found 1-bit register for signal <opl2_reg<139><5>>.
    Found 1-bit register for signal <opl2_reg<139><4>>.
    Found 1-bit register for signal <opl2_reg<139><3>>.
    Found 1-bit register for signal <opl2_reg<139><2>>.
    Found 1-bit register for signal <opl2_reg<139><1>>.
    Found 1-bit register for signal <opl2_reg<139><0>>.
    Found 1-bit register for signal <opl2_reg<140><7>>.
    Found 1-bit register for signal <opl2_reg<140><6>>.
    Found 1-bit register for signal <opl2_reg<140><5>>.
    Found 1-bit register for signal <opl2_reg<140><4>>.
    Found 1-bit register for signal <opl2_reg<140><3>>.
    Found 1-bit register for signal <opl2_reg<140><2>>.
    Found 1-bit register for signal <opl2_reg<140><1>>.
    Found 1-bit register for signal <opl2_reg<140><0>>.
    Found 1-bit register for signal <opl2_reg<141><7>>.
    Found 1-bit register for signal <opl2_reg<141><6>>.
    Found 1-bit register for signal <opl2_reg<141><5>>.
    Found 1-bit register for signal <opl2_reg<141><4>>.
    Found 1-bit register for signal <opl2_reg<141><3>>.
    Found 1-bit register for signal <opl2_reg<141><2>>.
    Found 1-bit register for signal <opl2_reg<141><1>>.
    Found 1-bit register for signal <opl2_reg<141><0>>.
    Found 1-bit register for signal <opl2_reg<144><7>>.
    Found 1-bit register for signal <opl2_reg<144><6>>.
    Found 1-bit register for signal <opl2_reg<144><5>>.
    Found 1-bit register for signal <opl2_reg<144><4>>.
    Found 1-bit register for signal <opl2_reg<144><3>>.
    Found 1-bit register for signal <opl2_reg<144><2>>.
    Found 1-bit register for signal <opl2_reg<144><1>>.
    Found 1-bit register for signal <opl2_reg<144><0>>.
    Found 1-bit register for signal <opl2_reg<145><7>>.
    Found 1-bit register for signal <opl2_reg<145><6>>.
    Found 1-bit register for signal <opl2_reg<145><5>>.
    Found 1-bit register for signal <opl2_reg<145><4>>.
    Found 1-bit register for signal <opl2_reg<145><3>>.
    Found 1-bit register for signal <opl2_reg<145><2>>.
    Found 1-bit register for signal <opl2_reg<145><1>>.
    Found 1-bit register for signal <opl2_reg<145><0>>.
    Found 1-bit register for signal <opl2_reg<146><7>>.
    Found 1-bit register for signal <opl2_reg<146><6>>.
    Found 1-bit register for signal <opl2_reg<146><5>>.
    Found 1-bit register for signal <opl2_reg<146><4>>.
    Found 1-bit register for signal <opl2_reg<146><3>>.
    Found 1-bit register for signal <opl2_reg<146><2>>.
    Found 1-bit register for signal <opl2_reg<146><1>>.
    Found 1-bit register for signal <opl2_reg<146><0>>.
    Found 1-bit register for signal <opl2_reg<147><7>>.
    Found 1-bit register for signal <opl2_reg<147><6>>.
    Found 1-bit register for signal <opl2_reg<147><5>>.
    Found 1-bit register for signal <opl2_reg<147><4>>.
    Found 1-bit register for signal <opl2_reg<147><3>>.
    Found 1-bit register for signal <opl2_reg<147><2>>.
    Found 1-bit register for signal <opl2_reg<147><1>>.
    Found 1-bit register for signal <opl2_reg<147><0>>.
    Found 1-bit register for signal <opl2_reg<148><7>>.
    Found 1-bit register for signal <opl2_reg<148><6>>.
    Found 1-bit register for signal <opl2_reg<148><5>>.
    Found 1-bit register for signal <opl2_reg<148><4>>.
    Found 1-bit register for signal <opl2_reg<148><3>>.
    Found 1-bit register for signal <opl2_reg<148><2>>.
    Found 1-bit register for signal <opl2_reg<148><1>>.
    Found 1-bit register for signal <opl2_reg<148><0>>.
    Found 1-bit register for signal <opl2_reg<149><7>>.
    Found 1-bit register for signal <opl2_reg<149><6>>.
    Found 1-bit register for signal <opl2_reg<149><5>>.
    Found 1-bit register for signal <opl2_reg<149><4>>.
    Found 1-bit register for signal <opl2_reg<149><3>>.
    Found 1-bit register for signal <opl2_reg<149><2>>.
    Found 1-bit register for signal <opl2_reg<149><1>>.
    Found 1-bit register for signal <opl2_reg<149><0>>.
    Found 1-bit register for signal <opl2_reg<160><7>>.
    Found 1-bit register for signal <opl2_reg<160><6>>.
    Found 1-bit register for signal <opl2_reg<160><5>>.
    Found 1-bit register for signal <opl2_reg<160><4>>.
    Found 1-bit register for signal <opl2_reg<160><3>>.
    Found 1-bit register for signal <opl2_reg<160><2>>.
    Found 1-bit register for signal <opl2_reg<160><1>>.
    Found 1-bit register for signal <opl2_reg<160><0>>.
    Found 1-bit register for signal <opl2_reg<161><7>>.
    Found 1-bit register for signal <opl2_reg<161><6>>.
    Found 1-bit register for signal <opl2_reg<161><5>>.
    Found 1-bit register for signal <opl2_reg<161><4>>.
    Found 1-bit register for signal <opl2_reg<161><3>>.
    Found 1-bit register for signal <opl2_reg<161><2>>.
    Found 1-bit register for signal <opl2_reg<161><1>>.
    Found 1-bit register for signal <opl2_reg<161><0>>.
    Found 1-bit register for signal <opl2_reg<162><7>>.
    Found 1-bit register for signal <opl2_reg<162><6>>.
    Found 1-bit register for signal <opl2_reg<162><5>>.
    Found 1-bit register for signal <opl2_reg<162><4>>.
    Found 1-bit register for signal <opl2_reg<162><3>>.
    Found 1-bit register for signal <opl2_reg<162><2>>.
    Found 1-bit register for signal <opl2_reg<162><1>>.
    Found 1-bit register for signal <opl2_reg<162><0>>.
    Found 1-bit register for signal <opl2_reg<163><7>>.
    Found 1-bit register for signal <opl2_reg<163><6>>.
    Found 1-bit register for signal <opl2_reg<163><5>>.
    Found 1-bit register for signal <opl2_reg<163><4>>.
    Found 1-bit register for signal <opl2_reg<163><3>>.
    Found 1-bit register for signal <opl2_reg<163><2>>.
    Found 1-bit register for signal <opl2_reg<163><1>>.
    Found 1-bit register for signal <opl2_reg<163><0>>.
    Found 1-bit register for signal <opl2_reg<164><7>>.
    Found 1-bit register for signal <opl2_reg<164><6>>.
    Found 1-bit register for signal <opl2_reg<164><5>>.
    Found 1-bit register for signal <opl2_reg<164><4>>.
    Found 1-bit register for signal <opl2_reg<164><3>>.
    Found 1-bit register for signal <opl2_reg<164><2>>.
    Found 1-bit register for signal <opl2_reg<164><1>>.
    Found 1-bit register for signal <opl2_reg<164><0>>.
    Found 1-bit register for signal <opl2_reg<165><7>>.
    Found 1-bit register for signal <opl2_reg<165><6>>.
    Found 1-bit register for signal <opl2_reg<165><5>>.
    Found 1-bit register for signal <opl2_reg<165><4>>.
    Found 1-bit register for signal <opl2_reg<165><3>>.
    Found 1-bit register for signal <opl2_reg<165><2>>.
    Found 1-bit register for signal <opl2_reg<165><1>>.
    Found 1-bit register for signal <opl2_reg<165><0>>.
    Found 1-bit register for signal <opl2_reg<166><7>>.
    Found 1-bit register for signal <opl2_reg<166><6>>.
    Found 1-bit register for signal <opl2_reg<166><5>>.
    Found 1-bit register for signal <opl2_reg<166><4>>.
    Found 1-bit register for signal <opl2_reg<166><3>>.
    Found 1-bit register for signal <opl2_reg<166><2>>.
    Found 1-bit register for signal <opl2_reg<166><1>>.
    Found 1-bit register for signal <opl2_reg<166><0>>.
    Found 1-bit register for signal <opl2_reg<167><7>>.
    Found 1-bit register for signal <opl2_reg<167><6>>.
    Found 1-bit register for signal <opl2_reg<167><5>>.
    Found 1-bit register for signal <opl2_reg<167><4>>.
    Found 1-bit register for signal <opl2_reg<167><3>>.
    Found 1-bit register for signal <opl2_reg<167><2>>.
    Found 1-bit register for signal <opl2_reg<167><1>>.
    Found 1-bit register for signal <opl2_reg<167><0>>.
    Found 1-bit register for signal <opl2_reg<168><7>>.
    Found 1-bit register for signal <opl2_reg<168><6>>.
    Found 1-bit register for signal <opl2_reg<168><5>>.
    Found 1-bit register for signal <opl2_reg<168><4>>.
    Found 1-bit register for signal <opl2_reg<168><3>>.
    Found 1-bit register for signal <opl2_reg<168><2>>.
    Found 1-bit register for signal <opl2_reg<168><1>>.
    Found 1-bit register for signal <opl2_reg<168><0>>.
    Found 1-bit register for signal <opl2_reg<176><5>>.
    Found 1-bit register for signal <opl2_reg<176><4>>.
    Found 1-bit register for signal <opl2_reg<176><3>>.
    Found 1-bit register for signal <opl2_reg<176><2>>.
    Found 1-bit register for signal <opl2_reg<176><1>>.
    Found 1-bit register for signal <opl2_reg<176><0>>.
    Found 1-bit register for signal <opl2_reg<177><5>>.
    Found 1-bit register for signal <opl2_reg<177><4>>.
    Found 1-bit register for signal <opl2_reg<177><3>>.
    Found 1-bit register for signal <opl2_reg<177><2>>.
    Found 1-bit register for signal <opl2_reg<177><1>>.
    Found 1-bit register for signal <opl2_reg<177><0>>.
    Found 1-bit register for signal <opl2_reg<178><5>>.
    Found 1-bit register for signal <opl2_reg<178><4>>.
    Found 1-bit register for signal <opl2_reg<178><3>>.
    Found 1-bit register for signal <opl2_reg<178><2>>.
    Found 1-bit register for signal <opl2_reg<178><1>>.
    Found 1-bit register for signal <opl2_reg<178><0>>.
    Found 1-bit register for signal <opl2_reg<179><5>>.
    Found 1-bit register for signal <opl2_reg<179><4>>.
    Found 1-bit register for signal <opl2_reg<179><3>>.
    Found 1-bit register for signal <opl2_reg<179><2>>.
    Found 1-bit register for signal <opl2_reg<179><1>>.
    Found 1-bit register for signal <opl2_reg<179><0>>.
    Found 1-bit register for signal <opl2_reg<180><5>>.
    Found 1-bit register for signal <opl2_reg<180><4>>.
    Found 1-bit register for signal <opl2_reg<180><3>>.
    Found 1-bit register for signal <opl2_reg<180><2>>.
    Found 1-bit register for signal <opl2_reg<180><1>>.
    Found 1-bit register for signal <opl2_reg<180><0>>.
    Found 1-bit register for signal <opl2_reg<181><5>>.
    Found 1-bit register for signal <opl2_reg<181><4>>.
    Found 1-bit register for signal <opl2_reg<181><3>>.
    Found 1-bit register for signal <opl2_reg<181><2>>.
    Found 1-bit register for signal <opl2_reg<181><1>>.
    Found 1-bit register for signal <opl2_reg<181><0>>.
    Found 1-bit register for signal <opl2_reg<182><5>>.
    Found 1-bit register for signal <opl2_reg<182><4>>.
    Found 1-bit register for signal <opl2_reg<182><3>>.
    Found 1-bit register for signal <opl2_reg<182><2>>.
    Found 1-bit register for signal <opl2_reg<182><1>>.
    Found 1-bit register for signal <opl2_reg<182><0>>.
    Found 1-bit register for signal <opl2_reg<183><5>>.
    Found 1-bit register for signal <opl2_reg<183><4>>.
    Found 1-bit register for signal <opl2_reg<183><3>>.
    Found 1-bit register for signal <opl2_reg<183><2>>.
    Found 1-bit register for signal <opl2_reg<183><1>>.
    Found 1-bit register for signal <opl2_reg<183><0>>.
    Found 1-bit register for signal <opl2_reg<184><5>>.
    Found 1-bit register for signal <opl2_reg<184><4>>.
    Found 1-bit register for signal <opl2_reg<184><3>>.
    Found 1-bit register for signal <opl2_reg<184><2>>.
    Found 1-bit register for signal <opl2_reg<184><1>>.
    Found 1-bit register for signal <opl2_reg<184><0>>.
    Found 1-bit register for signal <opl2_reg<189><7>>.
    Found 1-bit register for signal <opl2_reg<189><6>>.
    Found 1-bit register for signal <opl2_reg<189><5>>.
    Found 1-bit register for signal <opl2_reg<189><4>>.
    Found 1-bit register for signal <opl2_reg<189><3>>.
    Found 1-bit register for signal <opl2_reg<189><2>>.
    Found 1-bit register for signal <opl2_reg<189><1>>.
    Found 1-bit register for signal <opl2_reg<189><0>>.
    Found 1-bit register for signal <opl2_reg<192><5>>.
    Found 1-bit register for signal <opl2_reg<192><4>>.
    Found 1-bit register for signal <opl2_reg<192><3>>.
    Found 1-bit register for signal <opl2_reg<192><2>>.
    Found 1-bit register for signal <opl2_reg<192><1>>.
    Found 1-bit register for signal <opl2_reg<192><0>>.
    Found 1-bit register for signal <opl2_reg<193><5>>.
    Found 1-bit register for signal <opl2_reg<193><4>>.
    Found 1-bit register for signal <opl2_reg<193><3>>.
    Found 1-bit register for signal <opl2_reg<193><2>>.
    Found 1-bit register for signal <opl2_reg<193><1>>.
    Found 1-bit register for signal <opl2_reg<193><0>>.
    Found 1-bit register for signal <opl2_reg<194><5>>.
    Found 1-bit register for signal <opl2_reg<194><4>>.
    Found 1-bit register for signal <opl2_reg<194><3>>.
    Found 1-bit register for signal <opl2_reg<194><2>>.
    Found 1-bit register for signal <opl2_reg<194><1>>.
    Found 1-bit register for signal <opl2_reg<194><0>>.
    Found 1-bit register for signal <opl2_reg<195><5>>.
    Found 1-bit register for signal <opl2_reg<195><4>>.
    Found 1-bit register for signal <opl2_reg<195><3>>.
    Found 1-bit register for signal <opl2_reg<195><2>>.
    Found 1-bit register for signal <opl2_reg<195><1>>.
    Found 1-bit register for signal <opl2_reg<195><0>>.
    Found 1-bit register for signal <opl2_reg<196><5>>.
    Found 1-bit register for signal <opl2_reg<196><4>>.
    Found 1-bit register for signal <opl2_reg<196><3>>.
    Found 1-bit register for signal <opl2_reg<196><2>>.
    Found 1-bit register for signal <opl2_reg<196><1>>.
    Found 1-bit register for signal <opl2_reg<196><0>>.
    Found 1-bit register for signal <opl2_reg<197><5>>.
    Found 1-bit register for signal <opl2_reg<197><4>>.
    Found 1-bit register for signal <opl2_reg<197><3>>.
    Found 1-bit register for signal <opl2_reg<197><2>>.
    Found 1-bit register for signal <opl2_reg<197><1>>.
    Found 1-bit register for signal <opl2_reg<197><0>>.
    Found 1-bit register for signal <opl2_reg<198><5>>.
    Found 1-bit register for signal <opl2_reg<198><4>>.
    Found 1-bit register for signal <opl2_reg<198><3>>.
    Found 1-bit register for signal <opl2_reg<198><2>>.
    Found 1-bit register for signal <opl2_reg<198><1>>.
    Found 1-bit register for signal <opl2_reg<198><0>>.
    Found 1-bit register for signal <opl2_reg<199><5>>.
    Found 1-bit register for signal <opl2_reg<199><4>>.
    Found 1-bit register for signal <opl2_reg<199><3>>.
    Found 1-bit register for signal <opl2_reg<199><2>>.
    Found 1-bit register for signal <opl2_reg<199><1>>.
    Found 1-bit register for signal <opl2_reg<199><0>>.
    Found 1-bit register for signal <opl2_reg<200><5>>.
    Found 1-bit register for signal <opl2_reg<200><4>>.
    Found 1-bit register for signal <opl2_reg<200><3>>.
    Found 1-bit register for signal <opl2_reg<200><2>>.
    Found 1-bit register for signal <opl2_reg<200><1>>.
    Found 1-bit register for signal <opl2_reg<200><0>>.
    Found 1-bit register for signal <opl2_reg<224><1>>.
    Found 1-bit register for signal <opl2_reg<224><0>>.
    Found 1-bit register for signal <opl2_reg<225><1>>.
    Found 1-bit register for signal <opl2_reg<225><0>>.
    Found 1-bit register for signal <opl2_reg<226><1>>.
    Found 1-bit register for signal <opl2_reg<226><0>>.
    Found 1-bit register for signal <opl2_reg<227><1>>.
    Found 1-bit register for signal <opl2_reg<227><0>>.
    Found 1-bit register for signal <opl2_reg<228><1>>.
    Found 1-bit register for signal <opl2_reg<228><0>>.
    Found 1-bit register for signal <opl2_reg<229><1>>.
    Found 1-bit register for signal <opl2_reg<229><0>>.
    Found 1-bit register for signal <opl2_reg<232><1>>.
    Found 1-bit register for signal <opl2_reg<232><0>>.
    Found 1-bit register for signal <opl2_reg<233><1>>.
    Found 1-bit register for signal <opl2_reg<233><0>>.
    Found 1-bit register for signal <opl2_reg<234><1>>.
    Found 1-bit register for signal <opl2_reg<234><0>>.
    Found 1-bit register for signal <opl2_reg<235><1>>.
    Found 1-bit register for signal <opl2_reg<235><0>>.
    Found 1-bit register for signal <opl2_reg<236><1>>.
    Found 1-bit register for signal <opl2_reg<236><0>>.
    Found 1-bit register for signal <opl2_reg<237><1>>.
    Found 1-bit register for signal <opl2_reg<237><0>>.
    Found 1-bit register for signal <opl2_reg<240><1>>.
    Found 1-bit register for signal <opl2_reg<240><0>>.
    Found 1-bit register for signal <opl2_reg<241><1>>.
    Found 1-bit register for signal <opl2_reg<241><0>>.
    Found 1-bit register for signal <opl2_reg<242><1>>.
    Found 1-bit register for signal <opl2_reg<242><0>>.
    Found 1-bit register for signal <opl2_reg<243><1>>.
    Found 1-bit register for signal <opl2_reg<243><0>>.
    Found 1-bit register for signal <opl2_reg<244><1>>.
    Found 1-bit register for signal <opl2_reg<244><0>>.
    Found 1-bit register for signal <opl2_reg<245><1>>.
    Found 1-bit register for signal <opl2_reg<245><0>>.
    Found 9-bit register for signal <cntr>.
    Found 1-bit register for signal <sample_clk_en>.
    Found 1-bit register for signal <nts>.
    Found 1-bit register for signal <dam>.
    Found 1-bit register for signal <dvb>.
    Found 1-bit register for signal <ryt>.
    Found 1-bit register for signal <bd>.
    Found 1-bit register for signal <sd>.
    Found 1-bit register for signal <tom>.
    Found 1-bit register for signal <tc>.
    Found 1-bit register for signal <hh>.
    Found 1-bit register for signal <am<0>>.
    Found 1-bit register for signal <vib<0>>.
    Found 1-bit register for signal <egt<0>>.
    Found 1-bit register for signal <ksr<0>>.
    Found 1-bit register for signal <mult<0><3>>.
    Found 1-bit register for signal <mult<0><2>>.
    Found 1-bit register for signal <mult<0><1>>.
    Found 1-bit register for signal <mult<0><0>>.
    Found 1-bit register for signal <ksl<0><1>>.
    Found 1-bit register for signal <ksl<0><0>>.
    Found 1-bit register for signal <tl<0><5>>.
    Found 1-bit register for signal <tl<0><4>>.
    Found 1-bit register for signal <tl<0><3>>.
    Found 1-bit register for signal <tl<0><2>>.
    Found 1-bit register for signal <tl<0><1>>.
    Found 1-bit register for signal <tl<0><0>>.
    Found 1-bit register for signal <ar<0><3>>.
    Found 1-bit register for signal <ar<0><2>>.
    Found 1-bit register for signal <ar<0><1>>.
    Found 1-bit register for signal <ar<0><0>>.
    Found 1-bit register for signal <dr<0><3>>.
    Found 1-bit register for signal <dr<0><2>>.
    Found 1-bit register for signal <dr<0><1>>.
    Found 1-bit register for signal <dr<0><0>>.
    Found 1-bit register for signal <sl<0><3>>.
    Found 1-bit register for signal <sl<0><2>>.
    Found 1-bit register for signal <sl<0><1>>.
    Found 1-bit register for signal <sl<0><0>>.
    Found 1-bit register for signal <rr<0><3>>.
    Found 1-bit register for signal <rr<0><2>>.
    Found 1-bit register for signal <rr<0><1>>.
    Found 1-bit register for signal <rr<0><0>>.
    Found 1-bit register for signal <ws<0><1>>.
    Found 1-bit register for signal <ws<0><0>>.
    Found 1-bit register for signal <am<1>>.
    Found 1-bit register for signal <vib<1>>.
    Found 1-bit register for signal <egt<1>>.
    Found 1-bit register for signal <ksr<1>>.
    Found 1-bit register for signal <mult<1><3>>.
    Found 1-bit register for signal <mult<1><2>>.
    Found 1-bit register for signal <mult<1><1>>.
    Found 1-bit register for signal <mult<1><0>>.
    Found 1-bit register for signal <ksl<1><1>>.
    Found 1-bit register for signal <ksl<1><0>>.
    Found 1-bit register for signal <tl<1><5>>.
    Found 1-bit register for signal <tl<1><4>>.
    Found 1-bit register for signal <tl<1><3>>.
    Found 1-bit register for signal <tl<1><2>>.
    Found 1-bit register for signal <tl<1><1>>.
    Found 1-bit register for signal <tl<1><0>>.
    Found 1-bit register for signal <ar<1><3>>.
    Found 1-bit register for signal <ar<1><2>>.
    Found 1-bit register for signal <ar<1><1>>.
    Found 1-bit register for signal <ar<1><0>>.
    Found 1-bit register for signal <dr<1><3>>.
    Found 1-bit register for signal <dr<1><2>>.
    Found 1-bit register for signal <dr<1><1>>.
    Found 1-bit register for signal <dr<1><0>>.
    Found 1-bit register for signal <sl<1><3>>.
    Found 1-bit register for signal <sl<1><2>>.
    Found 1-bit register for signal <sl<1><1>>.
    Found 1-bit register for signal <sl<1><0>>.
    Found 1-bit register for signal <rr<1><3>>.
    Found 1-bit register for signal <rr<1><2>>.
    Found 1-bit register for signal <rr<1><1>>.
    Found 1-bit register for signal <rr<1><0>>.
    Found 1-bit register for signal <ws<1><1>>.
    Found 1-bit register for signal <ws<1><0>>.
    Found 1-bit register for signal <am<2>>.
    Found 1-bit register for signal <vib<2>>.
    Found 1-bit register for signal <egt<2>>.
    Found 1-bit register for signal <ksr<2>>.
    Found 1-bit register for signal <mult<2><3>>.
    Found 1-bit register for signal <mult<2><2>>.
    Found 1-bit register for signal <mult<2><1>>.
    Found 1-bit register for signal <mult<2><0>>.
    Found 1-bit register for signal <ksl<2><1>>.
    Found 1-bit register for signal <ksl<2><0>>.
    Found 1-bit register for signal <tl<2><5>>.
    Found 1-bit register for signal <tl<2><4>>.
    Found 1-bit register for signal <tl<2><3>>.
    Found 1-bit register for signal <tl<2><2>>.
    Found 1-bit register for signal <tl<2><1>>.
    Found 1-bit register for signal <tl<2><0>>.
    Found 1-bit register for signal <ar<2><3>>.
    Found 1-bit register for signal <ar<2><2>>.
    Found 1-bit register for signal <ar<2><1>>.
    Found 1-bit register for signal <ar<2><0>>.
    Found 1-bit register for signal <dr<2><3>>.
    Found 1-bit register for signal <dr<2><2>>.
    Found 1-bit register for signal <dr<2><1>>.
    Found 1-bit register for signal <dr<2><0>>.
    Found 1-bit register for signal <sl<2><3>>.
    Found 1-bit register for signal <sl<2><2>>.
    Found 1-bit register for signal <sl<2><1>>.
    Found 1-bit register for signal <sl<2><0>>.
    Found 1-bit register for signal <rr<2><3>>.
    Found 1-bit register for signal <rr<2><2>>.
    Found 1-bit register for signal <rr<2><1>>.
    Found 1-bit register for signal <rr<2><0>>.
    Found 1-bit register for signal <ws<2><1>>.
    Found 1-bit register for signal <ws<2><0>>.
    Found 1-bit register for signal <am<3>>.
    Found 1-bit register for signal <vib<3>>.
    Found 1-bit register for signal <egt<3>>.
    Found 1-bit register for signal <ksr<3>>.
    Found 1-bit register for signal <mult<3><3>>.
    Found 1-bit register for signal <mult<3><2>>.
    Found 1-bit register for signal <mult<3><1>>.
    Found 1-bit register for signal <mult<3><0>>.
    Found 1-bit register for signal <ksl<3><1>>.
    Found 1-bit register for signal <ksl<3><0>>.
    Found 1-bit register for signal <tl<3><5>>.
    Found 1-bit register for signal <tl<3><4>>.
    Found 1-bit register for signal <tl<3><3>>.
    Found 1-bit register for signal <tl<3><2>>.
    Found 1-bit register for signal <tl<3><1>>.
    Found 1-bit register for signal <tl<3><0>>.
    Found 1-bit register for signal <ar<3><3>>.
    Found 1-bit register for signal <ar<3><2>>.
    Found 1-bit register for signal <ar<3><1>>.
    Found 1-bit register for signal <ar<3><0>>.
    Found 1-bit register for signal <dr<3><3>>.
    Found 1-bit register for signal <dr<3><2>>.
    Found 1-bit register for signal <dr<3><1>>.
    Found 1-bit register for signal <dr<3><0>>.
    Found 1-bit register for signal <sl<3><3>>.
    Found 1-bit register for signal <sl<3><2>>.
    Found 1-bit register for signal <sl<3><1>>.
    Found 1-bit register for signal <sl<3><0>>.
    Found 1-bit register for signal <rr<3><3>>.
    Found 1-bit register for signal <rr<3><2>>.
    Found 1-bit register for signal <rr<3><1>>.
    Found 1-bit register for signal <rr<3><0>>.
    Found 1-bit register for signal <ws<3><1>>.
    Found 1-bit register for signal <ws<3><0>>.
    Found 1-bit register for signal <am<4>>.
    Found 1-bit register for signal <vib<4>>.
    Found 1-bit register for signal <egt<4>>.
    Found 1-bit register for signal <ksr<4>>.
    Found 1-bit register for signal <mult<4><3>>.
    Found 1-bit register for signal <mult<4><2>>.
    Found 1-bit register for signal <mult<4><1>>.
    Found 1-bit register for signal <mult<4><0>>.
    Found 1-bit register for signal <ksl<4><1>>.
    Found 1-bit register for signal <ksl<4><0>>.
    Found 1-bit register for signal <tl<4><5>>.
    Found 1-bit register for signal <tl<4><4>>.
    Found 1-bit register for signal <tl<4><3>>.
    Found 1-bit register for signal <tl<4><2>>.
    Found 1-bit register for signal <tl<4><1>>.
    Found 1-bit register for signal <tl<4><0>>.
    Found 1-bit register for signal <ar<4><3>>.
    Found 1-bit register for signal <ar<4><2>>.
    Found 1-bit register for signal <ar<4><1>>.
    Found 1-bit register for signal <ar<4><0>>.
    Found 1-bit register for signal <dr<4><3>>.
    Found 1-bit register for signal <dr<4><2>>.
    Found 1-bit register for signal <dr<4><1>>.
    Found 1-bit register for signal <dr<4><0>>.
    Found 1-bit register for signal <sl<4><3>>.
    Found 1-bit register for signal <sl<4><2>>.
    Found 1-bit register for signal <sl<4><1>>.
    Found 1-bit register for signal <sl<4><0>>.
    Found 1-bit register for signal <rr<4><3>>.
    Found 1-bit register for signal <rr<4><2>>.
    Found 1-bit register for signal <rr<4><1>>.
    Found 1-bit register for signal <rr<4><0>>.
    Found 1-bit register for signal <ws<4><1>>.
    Found 1-bit register for signal <ws<4><0>>.
    Found 1-bit register for signal <am<5>>.
    Found 1-bit register for signal <vib<5>>.
    Found 1-bit register for signal <egt<5>>.
    Found 1-bit register for signal <ksr<5>>.
    Found 1-bit register for signal <mult<5><3>>.
    Found 1-bit register for signal <mult<5><2>>.
    Found 1-bit register for signal <mult<5><1>>.
    Found 1-bit register for signal <mult<5><0>>.
    Found 1-bit register for signal <ksl<5><1>>.
    Found 1-bit register for signal <ksl<5><0>>.
    Found 1-bit register for signal <tl<5><5>>.
    Found 1-bit register for signal <tl<5><4>>.
    Found 1-bit register for signal <tl<5><3>>.
    Found 1-bit register for signal <tl<5><2>>.
    Found 1-bit register for signal <tl<5><1>>.
    Found 1-bit register for signal <tl<5><0>>.
    Found 1-bit register for signal <ar<5><3>>.
    Found 1-bit register for signal <ar<5><2>>.
    Found 1-bit register for signal <ar<5><1>>.
    Found 1-bit register for signal <ar<5><0>>.
    Found 1-bit register for signal <dr<5><3>>.
    Found 1-bit register for signal <dr<5><2>>.
    Found 1-bit register for signal <dr<5><1>>.
    Found 1-bit register for signal <dr<5><0>>.
    Found 1-bit register for signal <sl<5><3>>.
    Found 1-bit register for signal <sl<5><2>>.
    Found 1-bit register for signal <sl<5><1>>.
    Found 1-bit register for signal <sl<5><0>>.
    Found 1-bit register for signal <rr<5><3>>.
    Found 1-bit register for signal <rr<5><2>>.
    Found 1-bit register for signal <rr<5><1>>.
    Found 1-bit register for signal <rr<5><0>>.
    Found 1-bit register for signal <ws<5><1>>.
    Found 1-bit register for signal <ws<5><0>>.
    Found 1-bit register for signal <am<6>>.
    Found 1-bit register for signal <vib<6>>.
    Found 1-bit register for signal <egt<6>>.
    Found 1-bit register for signal <ksr<6>>.
    Found 1-bit register for signal <mult<6><3>>.
    Found 1-bit register for signal <mult<6><2>>.
    Found 1-bit register for signal <mult<6><1>>.
    Found 1-bit register for signal <mult<6><0>>.
    Found 1-bit register for signal <ksl<6><1>>.
    Found 1-bit register for signal <ksl<6><0>>.
    Found 1-bit register for signal <tl<6><5>>.
    Found 1-bit register for signal <tl<6><4>>.
    Found 1-bit register for signal <tl<6><3>>.
    Found 1-bit register for signal <tl<6><2>>.
    Found 1-bit register for signal <tl<6><1>>.
    Found 1-bit register for signal <tl<6><0>>.
    Found 1-bit register for signal <ar<6><3>>.
    Found 1-bit register for signal <ar<6><2>>.
    Found 1-bit register for signal <ar<6><1>>.
    Found 1-bit register for signal <ar<6><0>>.
    Found 1-bit register for signal <dr<6><3>>.
    Found 1-bit register for signal <dr<6><2>>.
    Found 1-bit register for signal <dr<6><1>>.
    Found 1-bit register for signal <dr<6><0>>.
    Found 1-bit register for signal <sl<6><3>>.
    Found 1-bit register for signal <sl<6><2>>.
    Found 1-bit register for signal <sl<6><1>>.
    Found 1-bit register for signal <sl<6><0>>.
    Found 1-bit register for signal <rr<6><3>>.
    Found 1-bit register for signal <rr<6><2>>.
    Found 1-bit register for signal <rr<6><1>>.
    Found 1-bit register for signal <rr<6><0>>.
    Found 1-bit register for signal <ws<6><1>>.
    Found 1-bit register for signal <ws<6><0>>.
    Found 1-bit register for signal <am<7>>.
    Found 1-bit register for signal <vib<7>>.
    Found 1-bit register for signal <egt<7>>.
    Found 1-bit register for signal <ksr<7>>.
    Found 1-bit register for signal <mult<7><3>>.
    Found 1-bit register for signal <mult<7><2>>.
    Found 1-bit register for signal <mult<7><1>>.
    Found 1-bit register for signal <mult<7><0>>.
    Found 1-bit register for signal <ksl<7><1>>.
    Found 1-bit register for signal <ksl<7><0>>.
    Found 1-bit register for signal <tl<7><5>>.
    Found 1-bit register for signal <tl<7><4>>.
    Found 1-bit register for signal <tl<7><3>>.
    Found 1-bit register for signal <tl<7><2>>.
    Found 1-bit register for signal <tl<7><1>>.
    Found 1-bit register for signal <tl<7><0>>.
    Found 1-bit register for signal <ar<7><3>>.
    Found 1-bit register for signal <ar<7><2>>.
    Found 1-bit register for signal <ar<7><1>>.
    Found 1-bit register for signal <ar<7><0>>.
    Found 1-bit register for signal <dr<7><3>>.
    Found 1-bit register for signal <dr<7><2>>.
    Found 1-bit register for signal <dr<7><1>>.
    Found 1-bit register for signal <dr<7><0>>.
    Found 1-bit register for signal <sl<7><3>>.
    Found 1-bit register for signal <sl<7><2>>.
    Found 1-bit register for signal <sl<7><1>>.
    Found 1-bit register for signal <sl<7><0>>.
    Found 1-bit register for signal <rr<7><3>>.
    Found 1-bit register for signal <rr<7><2>>.
    Found 1-bit register for signal <rr<7><1>>.
    Found 1-bit register for signal <rr<7><0>>.
    Found 1-bit register for signal <ws<7><1>>.
    Found 1-bit register for signal <ws<7><0>>.
    Found 1-bit register for signal <am<8>>.
    Found 1-bit register for signal <vib<8>>.
    Found 1-bit register for signal <egt<8>>.
    Found 1-bit register for signal <ksr<8>>.
    Found 1-bit register for signal <mult<8><3>>.
    Found 1-bit register for signal <mult<8><2>>.
    Found 1-bit register for signal <mult<8><1>>.
    Found 1-bit register for signal <mult<8><0>>.
    Found 1-bit register for signal <ksl<8><1>>.
    Found 1-bit register for signal <ksl<8><0>>.
    Found 1-bit register for signal <tl<8><5>>.
    Found 1-bit register for signal <tl<8><4>>.
    Found 1-bit register for signal <tl<8><3>>.
    Found 1-bit register for signal <tl<8><2>>.
    Found 1-bit register for signal <tl<8><1>>.
    Found 1-bit register for signal <tl<8><0>>.
    Found 1-bit register for signal <ar<8><3>>.
    Found 1-bit register for signal <ar<8><2>>.
    Found 1-bit register for signal <ar<8><1>>.
    Found 1-bit register for signal <ar<8><0>>.
    Found 1-bit register for signal <dr<8><3>>.
    Found 1-bit register for signal <dr<8><2>>.
    Found 1-bit register for signal <dr<8><1>>.
    Found 1-bit register for signal <dr<8><0>>.
    Found 1-bit register for signal <sl<8><3>>.
    Found 1-bit register for signal <sl<8><2>>.
    Found 1-bit register for signal <sl<8><1>>.
    Found 1-bit register for signal <sl<8><0>>.
    Found 1-bit register for signal <rr<8><3>>.
    Found 1-bit register for signal <rr<8><2>>.
    Found 1-bit register for signal <rr<8><1>>.
    Found 1-bit register for signal <rr<8><0>>.
    Found 1-bit register for signal <ws<8><1>>.
    Found 1-bit register for signal <ws<8><0>>.
    Found 1-bit register for signal <am<9>>.
    Found 1-bit register for signal <vib<9>>.
    Found 1-bit register for signal <egt<9>>.
    Found 1-bit register for signal <ksr<9>>.
    Found 1-bit register for signal <mult<9><3>>.
    Found 1-bit register for signal <mult<9><2>>.
    Found 1-bit register for signal <mult<9><1>>.
    Found 1-bit register for signal <mult<9><0>>.
    Found 1-bit register for signal <ksl<9><1>>.
    Found 1-bit register for signal <ksl<9><0>>.
    Found 1-bit register for signal <tl<9><5>>.
    Found 1-bit register for signal <tl<9><4>>.
    Found 1-bit register for signal <tl<9><3>>.
    Found 1-bit register for signal <tl<9><2>>.
    Found 1-bit register for signal <tl<9><1>>.
    Found 1-bit register for signal <tl<9><0>>.
    Found 1-bit register for signal <ar<9><3>>.
    Found 1-bit register for signal <ar<9><2>>.
    Found 1-bit register for signal <ar<9><1>>.
    Found 1-bit register for signal <ar<9><0>>.
    Found 1-bit register for signal <dr<9><3>>.
    Found 1-bit register for signal <dr<9><2>>.
    Found 1-bit register for signal <dr<9><1>>.
    Found 1-bit register for signal <dr<9><0>>.
    Found 1-bit register for signal <sl<9><3>>.
    Found 1-bit register for signal <sl<9><2>>.
    Found 1-bit register for signal <sl<9><1>>.
    Found 1-bit register for signal <sl<9><0>>.
    Found 1-bit register for signal <rr<9><3>>.
    Found 1-bit register for signal <rr<9><2>>.
    Found 1-bit register for signal <rr<9><1>>.
    Found 1-bit register for signal <rr<9><0>>.
    Found 1-bit register for signal <ws<9><1>>.
    Found 1-bit register for signal <ws<9><0>>.
    Found 1-bit register for signal <am<10>>.
    Found 1-bit register for signal <vib<10>>.
    Found 1-bit register for signal <egt<10>>.
    Found 1-bit register for signal <ksr<10>>.
    Found 1-bit register for signal <mult<10><3>>.
    Found 1-bit register for signal <mult<10><2>>.
    Found 1-bit register for signal <mult<10><1>>.
    Found 1-bit register for signal <mult<10><0>>.
    Found 1-bit register for signal <ksl<10><1>>.
    Found 1-bit register for signal <ksl<10><0>>.
    Found 1-bit register for signal <tl<10><5>>.
    Found 1-bit register for signal <tl<10><4>>.
    Found 1-bit register for signal <tl<10><3>>.
    Found 1-bit register for signal <tl<10><2>>.
    Found 1-bit register for signal <tl<10><1>>.
    Found 1-bit register for signal <tl<10><0>>.
    Found 1-bit register for signal <ar<10><3>>.
    Found 1-bit register for signal <ar<10><2>>.
    Found 1-bit register for signal <ar<10><1>>.
    Found 1-bit register for signal <ar<10><0>>.
    Found 1-bit register for signal <dr<10><3>>.
    Found 1-bit register for signal <dr<10><2>>.
    Found 1-bit register for signal <dr<10><1>>.
    Found 1-bit register for signal <dr<10><0>>.
    Found 1-bit register for signal <sl<10><3>>.
    Found 1-bit register for signal <sl<10><2>>.
    Found 1-bit register for signal <sl<10><1>>.
    Found 1-bit register for signal <sl<10><0>>.
    Found 1-bit register for signal <rr<10><3>>.
    Found 1-bit register for signal <rr<10><2>>.
    Found 1-bit register for signal <rr<10><1>>.
    Found 1-bit register for signal <rr<10><0>>.
    Found 1-bit register for signal <ws<10><1>>.
    Found 1-bit register for signal <ws<10><0>>.
    Found 1-bit register for signal <am<11>>.
    Found 1-bit register for signal <vib<11>>.
    Found 1-bit register for signal <egt<11>>.
    Found 1-bit register for signal <ksr<11>>.
    Found 1-bit register for signal <mult<11><3>>.
    Found 1-bit register for signal <mult<11><2>>.
    Found 1-bit register for signal <mult<11><1>>.
    Found 1-bit register for signal <mult<11><0>>.
    Found 1-bit register for signal <ksl<11><1>>.
    Found 1-bit register for signal <ksl<11><0>>.
    Found 1-bit register for signal <tl<11><5>>.
    Found 1-bit register for signal <tl<11><4>>.
    Found 1-bit register for signal <tl<11><3>>.
    Found 1-bit register for signal <tl<11><2>>.
    Found 1-bit register for signal <tl<11><1>>.
    Found 1-bit register for signal <tl<11><0>>.
    Found 1-bit register for signal <ar<11><3>>.
    Found 1-bit register for signal <ar<11><2>>.
    Found 1-bit register for signal <ar<11><1>>.
    Found 1-bit register for signal <ar<11><0>>.
    Found 1-bit register for signal <dr<11><3>>.
    Found 1-bit register for signal <dr<11><2>>.
    Found 1-bit register for signal <dr<11><1>>.
    Found 1-bit register for signal <dr<11><0>>.
    Found 1-bit register for signal <sl<11><3>>.
    Found 1-bit register for signal <sl<11><2>>.
    Found 1-bit register for signal <sl<11><1>>.
    Found 1-bit register for signal <sl<11><0>>.
    Found 1-bit register for signal <rr<11><3>>.
    Found 1-bit register for signal <rr<11><2>>.
    Found 1-bit register for signal <rr<11><1>>.
    Found 1-bit register for signal <rr<11><0>>.
    Found 1-bit register for signal <ws<11><1>>.
    Found 1-bit register for signal <ws<11><0>>.
    Found 1-bit register for signal <am<12>>.
    Found 1-bit register for signal <vib<12>>.
    Found 1-bit register for signal <egt<12>>.
    Found 1-bit register for signal <ksr<12>>.
    Found 1-bit register for signal <mult<12><3>>.
    Found 1-bit register for signal <mult<12><2>>.
    Found 1-bit register for signal <mult<12><1>>.
    Found 1-bit register for signal <mult<12><0>>.
    Found 1-bit register for signal <ksl<12><1>>.
    Found 1-bit register for signal <ksl<12><0>>.
    Found 1-bit register for signal <tl<12><5>>.
    Found 1-bit register for signal <tl<12><4>>.
    Found 1-bit register for signal <tl<12><3>>.
    Found 1-bit register for signal <tl<12><2>>.
    Found 1-bit register for signal <tl<12><1>>.
    Found 1-bit register for signal <tl<12><0>>.
    Found 1-bit register for signal <ar<12><3>>.
    Found 1-bit register for signal <ar<12><2>>.
    Found 1-bit register for signal <ar<12><1>>.
    Found 1-bit register for signal <ar<12><0>>.
    Found 1-bit register for signal <dr<12><3>>.
    Found 1-bit register for signal <dr<12><2>>.
    Found 1-bit register for signal <dr<12><1>>.
    Found 1-bit register for signal <dr<12><0>>.
    Found 1-bit register for signal <sl<12><3>>.
    Found 1-bit register for signal <sl<12><2>>.
    Found 1-bit register for signal <sl<12><1>>.
    Found 1-bit register for signal <sl<12><0>>.
    Found 1-bit register for signal <rr<12><3>>.
    Found 1-bit register for signal <rr<12><2>>.
    Found 1-bit register for signal <rr<12><1>>.
    Found 1-bit register for signal <rr<12><0>>.
    Found 1-bit register for signal <ws<12><1>>.
    Found 1-bit register for signal <ws<12><0>>.
    Found 1-bit register for signal <am<13>>.
    Found 1-bit register for signal <vib<13>>.
    Found 1-bit register for signal <egt<13>>.
    Found 1-bit register for signal <ksr<13>>.
    Found 1-bit register for signal <mult<13><3>>.
    Found 1-bit register for signal <mult<13><2>>.
    Found 1-bit register for signal <mult<13><1>>.
    Found 1-bit register for signal <mult<13><0>>.
    Found 1-bit register for signal <ksl<13><1>>.
    Found 1-bit register for signal <ksl<13><0>>.
    Found 1-bit register for signal <tl<13><5>>.
    Found 1-bit register for signal <tl<13><4>>.
    Found 1-bit register for signal <tl<13><3>>.
    Found 1-bit register for signal <tl<13><2>>.
    Found 1-bit register for signal <tl<13><1>>.
    Found 1-bit register for signal <tl<13><0>>.
    Found 1-bit register for signal <ar<13><3>>.
    Found 1-bit register for signal <ar<13><2>>.
    Found 1-bit register for signal <ar<13><1>>.
    Found 1-bit register for signal <ar<13><0>>.
    Found 1-bit register for signal <dr<13><3>>.
    Found 1-bit register for signal <dr<13><2>>.
    Found 1-bit register for signal <dr<13><1>>.
    Found 1-bit register for signal <dr<13><0>>.
    Found 1-bit register for signal <sl<13><3>>.
    Found 1-bit register for signal <sl<13><2>>.
    Found 1-bit register for signal <sl<13><1>>.
    Found 1-bit register for signal <sl<13><0>>.
    Found 1-bit register for signal <rr<13><3>>.
    Found 1-bit register for signal <rr<13><2>>.
    Found 1-bit register for signal <rr<13><1>>.
    Found 1-bit register for signal <rr<13><0>>.
    Found 1-bit register for signal <ws<13><1>>.
    Found 1-bit register for signal <ws<13><0>>.
    Found 1-bit register for signal <am<14>>.
    Found 1-bit register for signal <vib<14>>.
    Found 1-bit register for signal <egt<14>>.
    Found 1-bit register for signal <ksr<14>>.
    Found 1-bit register for signal <mult<14><3>>.
    Found 1-bit register for signal <mult<14><2>>.
    Found 1-bit register for signal <mult<14><1>>.
    Found 1-bit register for signal <mult<14><0>>.
    Found 1-bit register for signal <ksl<14><1>>.
    Found 1-bit register for signal <ksl<14><0>>.
    Found 1-bit register for signal <tl<14><5>>.
    Found 1-bit register for signal <tl<14><4>>.
    Found 1-bit register for signal <tl<14><3>>.
    Found 1-bit register for signal <tl<14><2>>.
    Found 1-bit register for signal <tl<14><1>>.
    Found 1-bit register for signal <tl<14><0>>.
    Found 1-bit register for signal <ar<14><3>>.
    Found 1-bit register for signal <ar<14><2>>.
    Found 1-bit register for signal <ar<14><1>>.
    Found 1-bit register for signal <ar<14><0>>.
    Found 1-bit register for signal <dr<14><3>>.
    Found 1-bit register for signal <dr<14><2>>.
    Found 1-bit register for signal <dr<14><1>>.
    Found 1-bit register for signal <dr<14><0>>.
    Found 1-bit register for signal <sl<14><3>>.
    Found 1-bit register for signal <sl<14><2>>.
    Found 1-bit register for signal <sl<14><1>>.
    Found 1-bit register for signal <sl<14><0>>.
    Found 1-bit register for signal <rr<14><3>>.
    Found 1-bit register for signal <rr<14><2>>.
    Found 1-bit register for signal <rr<14><1>>.
    Found 1-bit register for signal <rr<14><0>>.
    Found 1-bit register for signal <ws<14><1>>.
    Found 1-bit register for signal <ws<14><0>>.
    Found 1-bit register for signal <am<15>>.
    Found 1-bit register for signal <vib<15>>.
    Found 1-bit register for signal <egt<15>>.
    Found 1-bit register for signal <ksr<15>>.
    Found 1-bit register for signal <mult<15><3>>.
    Found 1-bit register for signal <mult<15><2>>.
    Found 1-bit register for signal <mult<15><1>>.
    Found 1-bit register for signal <mult<15><0>>.
    Found 1-bit register for signal <ksl<15><1>>.
    Found 1-bit register for signal <ksl<15><0>>.
    Found 1-bit register for signal <tl<15><5>>.
    Found 1-bit register for signal <tl<15><4>>.
    Found 1-bit register for signal <tl<15><3>>.
    Found 1-bit register for signal <tl<15><2>>.
    Found 1-bit register for signal <tl<15><1>>.
    Found 1-bit register for signal <tl<15><0>>.
    Found 1-bit register for signal <ar<15><3>>.
    Found 1-bit register for signal <ar<15><2>>.
    Found 1-bit register for signal <ar<15><1>>.
    Found 1-bit register for signal <ar<15><0>>.
    Found 1-bit register for signal <dr<15><3>>.
    Found 1-bit register for signal <dr<15><2>>.
    Found 1-bit register for signal <dr<15><1>>.
    Found 1-bit register for signal <dr<15><0>>.
    Found 1-bit register for signal <sl<15><3>>.
    Found 1-bit register for signal <sl<15><2>>.
    Found 1-bit register for signal <sl<15><1>>.
    Found 1-bit register for signal <sl<15><0>>.
    Found 1-bit register for signal <rr<15><3>>.
    Found 1-bit register for signal <rr<15><2>>.
    Found 1-bit register for signal <rr<15><1>>.
    Found 1-bit register for signal <rr<15><0>>.
    Found 1-bit register for signal <ws<15><1>>.
    Found 1-bit register for signal <ws<15><0>>.
    Found 1-bit register for signal <am<16>>.
    Found 1-bit register for signal <vib<16>>.
    Found 1-bit register for signal <egt<16>>.
    Found 1-bit register for signal <ksr<16>>.
    Found 1-bit register for signal <mult<16><3>>.
    Found 1-bit register for signal <mult<16><2>>.
    Found 1-bit register for signal <mult<16><1>>.
    Found 1-bit register for signal <mult<16><0>>.
    Found 1-bit register for signal <ksl<16><1>>.
    Found 1-bit register for signal <ksl<16><0>>.
    Found 1-bit register for signal <tl<16><5>>.
    Found 1-bit register for signal <tl<16><4>>.
    Found 1-bit register for signal <tl<16><3>>.
    Found 1-bit register for signal <tl<16><2>>.
    Found 1-bit register for signal <tl<16><1>>.
    Found 1-bit register for signal <tl<16><0>>.
    Found 1-bit register for signal <ar<16><3>>.
    Found 1-bit register for signal <ar<16><2>>.
    Found 1-bit register for signal <ar<16><1>>.
    Found 1-bit register for signal <ar<16><0>>.
    Found 1-bit register for signal <dr<16><3>>.
    Found 1-bit register for signal <dr<16><2>>.
    Found 1-bit register for signal <dr<16><1>>.
    Found 1-bit register for signal <dr<16><0>>.
    Found 1-bit register for signal <sl<16><3>>.
    Found 1-bit register for signal <sl<16><2>>.
    Found 1-bit register for signal <sl<16><1>>.
    Found 1-bit register for signal <sl<16><0>>.
    Found 1-bit register for signal <rr<16><3>>.
    Found 1-bit register for signal <rr<16><2>>.
    Found 1-bit register for signal <rr<16><1>>.
    Found 1-bit register for signal <rr<16><0>>.
    Found 1-bit register for signal <ws<16><1>>.
    Found 1-bit register for signal <ws<16><0>>.
    Found 1-bit register for signal <am<17>>.
    Found 1-bit register for signal <vib<17>>.
    Found 1-bit register for signal <egt<17>>.
    Found 1-bit register for signal <ksr<17>>.
    Found 1-bit register for signal <mult<17><3>>.
    Found 1-bit register for signal <mult<17><2>>.
    Found 1-bit register for signal <mult<17><1>>.
    Found 1-bit register for signal <mult<17><0>>.
    Found 1-bit register for signal <ksl<17><1>>.
    Found 1-bit register for signal <ksl<17><0>>.
    Found 1-bit register for signal <tl<17><5>>.
    Found 1-bit register for signal <tl<17><4>>.
    Found 1-bit register for signal <tl<17><3>>.
    Found 1-bit register for signal <tl<17><2>>.
    Found 1-bit register for signal <tl<17><1>>.
    Found 1-bit register for signal <tl<17><0>>.
    Found 1-bit register for signal <ar<17><3>>.
    Found 1-bit register for signal <ar<17><2>>.
    Found 1-bit register for signal <ar<17><1>>.
    Found 1-bit register for signal <ar<17><0>>.
    Found 1-bit register for signal <dr<17><3>>.
    Found 1-bit register for signal <dr<17><2>>.
    Found 1-bit register for signal <dr<17><1>>.
    Found 1-bit register for signal <dr<17><0>>.
    Found 1-bit register for signal <sl<17><3>>.
    Found 1-bit register for signal <sl<17><2>>.
    Found 1-bit register for signal <sl<17><1>>.
    Found 1-bit register for signal <sl<17><0>>.
    Found 1-bit register for signal <rr<17><3>>.
    Found 1-bit register for signal <rr<17><2>>.
    Found 1-bit register for signal <rr<17><1>>.
    Found 1-bit register for signal <rr<17><0>>.
    Found 1-bit register for signal <ws<17><1>>.
    Found 1-bit register for signal <ws<17><0>>.
    Found 1-bit register for signal <fnum<0><9>>.
    Found 1-bit register for signal <fnum<0><8>>.
    Found 1-bit register for signal <fnum<0><7>>.
    Found 1-bit register for signal <fnum<0><6>>.
    Found 1-bit register for signal <fnum<0><5>>.
    Found 1-bit register for signal <fnum<0><4>>.
    Found 1-bit register for signal <fnum<0><3>>.
    Found 1-bit register for signal <fnum<0><2>>.
    Found 1-bit register for signal <fnum<0><1>>.
    Found 1-bit register for signal <fnum<0><0>>.
    Found 1-bit register for signal <kon<0>>.
    Found 1-bit register for signal <block<0><2>>.
    Found 1-bit register for signal <block<0><1>>.
    Found 1-bit register for signal <block<0><0>>.
    Found 1-bit register for signal <chb<0>>.
    Found 1-bit register for signal <cha<0>>.
    Found 1-bit register for signal <fb<0><2>>.
    Found 1-bit register for signal <fb<0><1>>.
    Found 1-bit register for signal <fb<0><0>>.
    Found 1-bit register for signal <cnt<0>>.
    Found 1-bit register for signal <fnum<1><9>>.
    Found 1-bit register for signal <fnum<1><8>>.
    Found 1-bit register for signal <fnum<1><7>>.
    Found 1-bit register for signal <fnum<1><6>>.
    Found 1-bit register for signal <fnum<1><5>>.
    Found 1-bit register for signal <fnum<1><4>>.
    Found 1-bit register for signal <fnum<1><3>>.
    Found 1-bit register for signal <fnum<1><2>>.
    Found 1-bit register for signal <fnum<1><1>>.
    Found 1-bit register for signal <fnum<1><0>>.
    Found 1-bit register for signal <kon<1>>.
    Found 1-bit register for signal <block<1><2>>.
    Found 1-bit register for signal <block<1><1>>.
    Found 1-bit register for signal <block<1><0>>.
    Found 1-bit register for signal <chb<1>>.
    Found 1-bit register for signal <cha<1>>.
    Found 1-bit register for signal <fb<1><2>>.
    Found 1-bit register for signal <fb<1><1>>.
    Found 1-bit register for signal <fb<1><0>>.
    Found 1-bit register for signal <cnt<1>>.
    Found 1-bit register for signal <fnum<2><9>>.
    Found 1-bit register for signal <fnum<2><8>>.
    Found 1-bit register for signal <fnum<2><7>>.
    Found 1-bit register for signal <fnum<2><6>>.
    Found 1-bit register for signal <fnum<2><5>>.
    Found 1-bit register for signal <fnum<2><4>>.
    Found 1-bit register for signal <fnum<2><3>>.
    Found 1-bit register for signal <fnum<2><2>>.
    Found 1-bit register for signal <fnum<2><1>>.
    Found 1-bit register for signal <fnum<2><0>>.
    Found 1-bit register for signal <kon<2>>.
    Found 1-bit register for signal <block<2><2>>.
    Found 1-bit register for signal <block<2><1>>.
    Found 1-bit register for signal <block<2><0>>.
    Found 1-bit register for signal <chb<2>>.
    Found 1-bit register for signal <cha<2>>.
    Found 1-bit register for signal <fb<2><2>>.
    Found 1-bit register for signal <fb<2><1>>.
    Found 1-bit register for signal <fb<2><0>>.
    Found 1-bit register for signal <cnt<2>>.
    Found 1-bit register for signal <fnum<3><9>>.
    Found 1-bit register for signal <fnum<3><8>>.
    Found 1-bit register for signal <fnum<3><7>>.
    Found 1-bit register for signal <fnum<3><6>>.
    Found 1-bit register for signal <fnum<3><5>>.
    Found 1-bit register for signal <fnum<3><4>>.
    Found 1-bit register for signal <fnum<3><3>>.
    Found 1-bit register for signal <fnum<3><2>>.
    Found 1-bit register for signal <fnum<3><1>>.
    Found 1-bit register for signal <fnum<3><0>>.
    Found 1-bit register for signal <kon<3>>.
    Found 1-bit register for signal <block<3><2>>.
    Found 1-bit register for signal <block<3><1>>.
    Found 1-bit register for signal <block<3><0>>.
    Found 1-bit register for signal <chb<3>>.
    Found 1-bit register for signal <cha<3>>.
    Found 1-bit register for signal <fb<3><2>>.
    Found 1-bit register for signal <fb<3><1>>.
    Found 1-bit register for signal <fb<3><0>>.
    Found 1-bit register for signal <cnt<3>>.
    Found 1-bit register for signal <fnum<4><9>>.
    Found 1-bit register for signal <fnum<4><8>>.
    Found 1-bit register for signal <fnum<4><7>>.
    Found 1-bit register for signal <fnum<4><6>>.
    Found 1-bit register for signal <fnum<4><5>>.
    Found 1-bit register for signal <fnum<4><4>>.
    Found 1-bit register for signal <fnum<4><3>>.
    Found 1-bit register for signal <fnum<4><2>>.
    Found 1-bit register for signal <fnum<4><1>>.
    Found 1-bit register for signal <fnum<4><0>>.
    Found 1-bit register for signal <kon<4>>.
    Found 1-bit register for signal <block<4><2>>.
    Found 1-bit register for signal <block<4><1>>.
    Found 1-bit register for signal <block<4><0>>.
    Found 1-bit register for signal <chb<4>>.
    Found 1-bit register for signal <cha<4>>.
    Found 1-bit register for signal <fb<4><2>>.
    Found 1-bit register for signal <fb<4><1>>.
    Found 1-bit register for signal <fb<4><0>>.
    Found 1-bit register for signal <cnt<4>>.
    Found 1-bit register for signal <fnum<5><9>>.
    Found 1-bit register for signal <fnum<5><8>>.
    Found 1-bit register for signal <fnum<5><7>>.
    Found 1-bit register for signal <fnum<5><6>>.
    Found 1-bit register for signal <fnum<5><5>>.
    Found 1-bit register for signal <fnum<5><4>>.
    Found 1-bit register for signal <fnum<5><3>>.
    Found 1-bit register for signal <fnum<5><2>>.
    Found 1-bit register for signal <fnum<5><1>>.
    Found 1-bit register for signal <fnum<5><0>>.
    Found 1-bit register for signal <kon<5>>.
    Found 1-bit register for signal <block<5><2>>.
    Found 1-bit register for signal <block<5><1>>.
    Found 1-bit register for signal <block<5><0>>.
    Found 1-bit register for signal <chb<5>>.
    Found 1-bit register for signal <cha<5>>.
    Found 1-bit register for signal <fb<5><2>>.
    Found 1-bit register for signal <fb<5><1>>.
    Found 1-bit register for signal <fb<5><0>>.
    Found 1-bit register for signal <cnt<5>>.
    Found 1-bit register for signal <fnum<6><9>>.
    Found 1-bit register for signal <fnum<6><8>>.
    Found 1-bit register for signal <fnum<6><7>>.
    Found 1-bit register for signal <fnum<6><6>>.
    Found 1-bit register for signal <fnum<6><5>>.
    Found 1-bit register for signal <fnum<6><4>>.
    Found 1-bit register for signal <fnum<6><3>>.
    Found 1-bit register for signal <fnum<6><2>>.
    Found 1-bit register for signal <fnum<6><1>>.
    Found 1-bit register for signal <fnum<6><0>>.
    Found 1-bit register for signal <kon<6>>.
    Found 1-bit register for signal <block<6><2>>.
    Found 1-bit register for signal <block<6><1>>.
    Found 1-bit register for signal <block<6><0>>.
    Found 1-bit register for signal <chb<6>>.
    Found 1-bit register for signal <cha<6>>.
    Found 1-bit register for signal <fb<6><2>>.
    Found 1-bit register for signal <fb<6><1>>.
    Found 1-bit register for signal <fb<6><0>>.
    Found 1-bit register for signal <cnt<6>>.
    Found 1-bit register for signal <fnum<7><9>>.
    Found 1-bit register for signal <fnum<7><8>>.
    Found 1-bit register for signal <fnum<7><7>>.
    Found 1-bit register for signal <fnum<7><6>>.
    Found 1-bit register for signal <fnum<7><5>>.
    Found 1-bit register for signal <fnum<7><4>>.
    Found 1-bit register for signal <fnum<7><3>>.
    Found 1-bit register for signal <fnum<7><2>>.
    Found 1-bit register for signal <fnum<7><1>>.
    Found 1-bit register for signal <fnum<7><0>>.
    Found 1-bit register for signal <kon<7>>.
    Found 1-bit register for signal <block<7><2>>.
    Found 1-bit register for signal <block<7><1>>.
    Found 1-bit register for signal <block<7><0>>.
    Found 1-bit register for signal <chb<7>>.
    Found 1-bit register for signal <cha<7>>.
    Found 1-bit register for signal <fb<7><2>>.
    Found 1-bit register for signal <fb<7><1>>.
    Found 1-bit register for signal <fb<7><0>>.
    Found 1-bit register for signal <cnt<7>>.
    Found 1-bit register for signal <fnum<8><9>>.
    Found 1-bit register for signal <fnum<8><8>>.
    Found 1-bit register for signal <fnum<8><7>>.
    Found 1-bit register for signal <fnum<8><6>>.
    Found 1-bit register for signal <fnum<8><5>>.
    Found 1-bit register for signal <fnum<8><4>>.
    Found 1-bit register for signal <fnum<8><3>>.
    Found 1-bit register for signal <fnum<8><2>>.
    Found 1-bit register for signal <fnum<8><1>>.
    Found 1-bit register for signal <fnum<8><0>>.
    Found 1-bit register for signal <kon<8>>.
    Found 1-bit register for signal <block<8><2>>.
    Found 1-bit register for signal <block<8><1>>.
    Found 1-bit register for signal <block<8><0>>.
    Found 1-bit register for signal <chb<8>>.
    Found 1-bit register for signal <cha<8>>.
    Found 1-bit register for signal <fb<8><2>>.
    Found 1-bit register for signal <fb<8><1>>.
    Found 1-bit register for signal <fb<8><0>>.
    Found 1-bit register for signal <cnt<8>>.
    Found 5-bit register for signal <delay_state>.
    Found 3-bit register for signal <delay_counter>.
    Found 234-bit register for signal <n5275[233:0]>.
    Found 1-bit register for signal <calc_state>.
    Found 4-bit register for signal <channel>.
    Found 171-bit register for signal <n5286>.
    Found 171-bit register for signal <n5288>.
    Found 19-bit register for signal <channel_a_acc_pre_clamp>.
    Found 19-bit register for signal <channel_b_acc_pre_clamp>.
    Found 16-bit register for signal <channel_a>.
    Found 16-bit register for signal <channel_b>.
    Found 9-bit adder for signal <cntr[8]_GND_23_o_add_514_OUT> created at line 175.
    Found 5-bit adder for signal <delay_state[4]_GND_23_o_add_576_OUT> created at line 516.
    Found 3-bit adder for signal <delay_counter[2]_GND_23_o_add_583_OUT> created at line 529.
    Found 4-bit adder for signal <channel[3]_GND_23_o_add_642_OUT> created at line 606.
    Found 14-bit adder for signal <operator_out[0][12]_operator_out[3][12]_add_645_OUT> created at line 610.
    Found 14-bit adder for signal <operator_out[1][12]_operator_out[4][12]_add_647_OUT> created at line 612.
    Found 14-bit adder for signal <operator_out[2][12]_operator_out[5][12]_add_649_OUT> created at line 614.
    Found 14-bit adder for signal <operator_out[6][12]_operator_out[9][12]_add_651_OUT> created at line 616.
    Found 14-bit adder for signal <operator_out[7][12]_operator_out[10][12]_add_653_OUT> created at line 618.
    Found 14-bit adder for signal <operator_out[8][12]_operator_out[11][12]_add_655_OUT> created at line 620.
    Found 14-bit adder for signal <operator_out[12][12]_operator_out[15][12]_add_658_OUT> created at line 627.
    Found 14-bit adder for signal <operator_out[13][12]_operator_out[16][12]_add_660_OUT> created at line 631.
    Found 14-bit adder for signal <operator_out[14][12]_operator_out[17][12]_add_662_OUT> created at line 635.
    Found 19-bit adder for signal <channel_a_acc_pre_clamp[18]_channel[3]_add_688_OUT> created at line 669.
    Found 19-bit adder for signal <channel_b_acc_pre_clamp[18]_channel[3]_add_695_OUT> created at line 676.
    Found 5-bit subtractor for signal <GND_23_o_GND_23_o_sub_590_OUT<4:0>> created at line 536.
    Found 4-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_wide_mux_594_OUT> created at line 548.
    Found 2-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_wide_mux_596_OUT> created at line 550.
    Found 1-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_Mux_597_o> created at line 551.
    Found 4-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_wide_mux_598_OUT> created at line 553.
    Found 4-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_wide_mux_599_OUT> created at line 554.
    Found 4-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_wide_mux_600_OUT> created at line 555.
    Found 4-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_wide_mux_601_OUT> created at line 556.
    Found 6-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_wide_mux_602_OUT> created at line 557.
    Found 1-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_Mux_603_o> created at line 558.
    Found 2-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_wide_mux_604_OUT> created at line 559.
    Found 1-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_Mux_605_o> created at line 560.
    Found 1-bit 18-to-1 multiplexer for signal <op_num[4]_X_23_o_Mux_606_o> created at line 561.
    Found 19-bit 9-to-1 multiplexer for signal <n5798> created at line 670.
    Found 19-bit 9-to-1 multiplexer for signal <n5801> created at line 677.
    Found 5-bit comparator equal for signal <n5108> created at line 524
    Found 32-bit comparator greater for signal <channel_a_acc_pre_clamp[18]_GND_23_o_LessThan_701_o> created at line 684
    Found 32-bit comparator greater for signal <PWR_24_o_channel_a_acc_pre_clamp[18]_LessThan_702_o> created at line 686
    Found 32-bit comparator greater for signal <channel_b_acc_pre_clamp[18]_GND_23_o_LessThan_705_o> created at line 691
    Found 32-bit comparator greater for signal <PWR_24_o_channel_b_acc_pre_clamp[18]_LessThan_706_o> created at line 693
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 2271 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred 229 Multiplexer(s).
Unit <opl2> synthesized.

Synthesizing Unit <operator>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/operator.v".
    Found 1-bit register for signal <feedback1<0><11>>.
    Found 1-bit register for signal <feedback1<0><10>>.
    Found 1-bit register for signal <feedback1<0><9>>.
    Found 1-bit register for signal <feedback1<0><8>>.
    Found 1-bit register for signal <feedback1<0><7>>.
    Found 1-bit register for signal <feedback1<0><6>>.
    Found 1-bit register for signal <feedback1<0><5>>.
    Found 1-bit register for signal <feedback1<0><4>>.
    Found 1-bit register for signal <feedback1<0><3>>.
    Found 1-bit register for signal <feedback1<0><2>>.
    Found 1-bit register for signal <feedback1<0><1>>.
    Found 1-bit register for signal <feedback1<0><0>>.
    Found 1-bit register for signal <feedback2<0><12>>.
    Found 1-bit register for signal <feedback2<0><11>>.
    Found 1-bit register for signal <feedback2<0><10>>.
    Found 1-bit register for signal <feedback2<0><9>>.
    Found 1-bit register for signal <feedback2<0><8>>.
    Found 1-bit register for signal <feedback2<0><7>>.
    Found 1-bit register for signal <feedback2<0><6>>.
    Found 1-bit register for signal <feedback2<0><5>>.
    Found 1-bit register for signal <feedback2<0><4>>.
    Found 1-bit register for signal <feedback2<0><3>>.
    Found 1-bit register for signal <feedback2<0><2>>.
    Found 1-bit register for signal <feedback2<0><1>>.
    Found 1-bit register for signal <feedback2<0><0>>.
    Found 1-bit register for signal <feedback1<1><12>>.
    Found 1-bit register for signal <feedback1<1><11>>.
    Found 1-bit register for signal <feedback1<1><10>>.
    Found 1-bit register for signal <feedback1<1><9>>.
    Found 1-bit register for signal <feedback1<1><8>>.
    Found 1-bit register for signal <feedback1<1><7>>.
    Found 1-bit register for signal <feedback1<1><6>>.
    Found 1-bit register for signal <feedback1<1><5>>.
    Found 1-bit register for signal <feedback1<1><4>>.
    Found 1-bit register for signal <feedback1<1><3>>.
    Found 1-bit register for signal <feedback1<1><2>>.
    Found 1-bit register for signal <feedback1<1><1>>.
    Found 1-bit register for signal <feedback1<1><0>>.
    Found 1-bit register for signal <feedback2<1><12>>.
    Found 1-bit register for signal <feedback2<1><11>>.
    Found 1-bit register for signal <feedback2<1><10>>.
    Found 1-bit register for signal <feedback2<1><9>>.
    Found 1-bit register for signal <feedback2<1><8>>.
    Found 1-bit register for signal <feedback2<1><7>>.
    Found 1-bit register for signal <feedback2<1><6>>.
    Found 1-bit register for signal <feedback2<1><5>>.
    Found 1-bit register for signal <feedback2<1><4>>.
    Found 1-bit register for signal <feedback2<1><3>>.
    Found 1-bit register for signal <feedback2<1><2>>.
    Found 1-bit register for signal <feedback2<1><1>>.
    Found 1-bit register for signal <feedback2<1><0>>.
    Found 1-bit register for signal <feedback1<2><12>>.
    Found 1-bit register for signal <feedback1<2><11>>.
    Found 1-bit register for signal <feedback1<2><10>>.
    Found 1-bit register for signal <feedback1<2><9>>.
    Found 1-bit register for signal <feedback1<2><8>>.
    Found 1-bit register for signal <feedback1<2><7>>.
    Found 1-bit register for signal <feedback1<2><6>>.
    Found 1-bit register for signal <feedback1<2><5>>.
    Found 1-bit register for signal <feedback1<2><4>>.
    Found 1-bit register for signal <feedback1<2><3>>.
    Found 1-bit register for signal <feedback1<2><2>>.
    Found 1-bit register for signal <feedback1<2><1>>.
    Found 1-bit register for signal <feedback1<2><0>>.
    Found 1-bit register for signal <feedback2<2><12>>.
    Found 1-bit register for signal <feedback2<2><11>>.
    Found 1-bit register for signal <feedback2<2><10>>.
    Found 1-bit register for signal <feedback2<2><9>>.
    Found 1-bit register for signal <feedback2<2><8>>.
    Found 1-bit register for signal <feedback2<2><7>>.
    Found 1-bit register for signal <feedback2<2><6>>.
    Found 1-bit register for signal <feedback2<2><5>>.
    Found 1-bit register for signal <feedback2<2><4>>.
    Found 1-bit register for signal <feedback2<2><3>>.
    Found 1-bit register for signal <feedback2<2><2>>.
    Found 1-bit register for signal <feedback2<2><1>>.
    Found 1-bit register for signal <feedback2<2><0>>.
    Found 1-bit register for signal <feedback1<3><12>>.
    Found 1-bit register for signal <feedback1<3><11>>.
    Found 1-bit register for signal <feedback1<3><10>>.
    Found 1-bit register for signal <feedback1<3><9>>.
    Found 1-bit register for signal <feedback1<3><8>>.
    Found 1-bit register for signal <feedback1<3><7>>.
    Found 1-bit register for signal <feedback1<3><6>>.
    Found 1-bit register for signal <feedback1<3><5>>.
    Found 1-bit register for signal <feedback1<3><4>>.
    Found 1-bit register for signal <feedback1<3><3>>.
    Found 1-bit register for signal <feedback1<3><2>>.
    Found 1-bit register for signal <feedback1<3><1>>.
    Found 1-bit register for signal <feedback1<3><0>>.
    Found 1-bit register for signal <feedback2<3><12>>.
    Found 1-bit register for signal <feedback2<3><11>>.
    Found 1-bit register for signal <feedback2<3><10>>.
    Found 1-bit register for signal <feedback2<3><9>>.
    Found 1-bit register for signal <feedback2<3><8>>.
    Found 1-bit register for signal <feedback2<3><7>>.
    Found 1-bit register for signal <feedback2<3><6>>.
    Found 1-bit register for signal <feedback2<3><5>>.
    Found 1-bit register for signal <feedback2<3><4>>.
    Found 1-bit register for signal <feedback2<3><3>>.
    Found 1-bit register for signal <feedback2<3><2>>.
    Found 1-bit register for signal <feedback2<3><1>>.
    Found 1-bit register for signal <feedback2<3><0>>.
    Found 1-bit register for signal <feedback1<4><12>>.
    Found 1-bit register for signal <feedback1<4><11>>.
    Found 1-bit register for signal <feedback1<4><10>>.
    Found 1-bit register for signal <feedback1<4><9>>.
    Found 1-bit register for signal <feedback1<4><8>>.
    Found 1-bit register for signal <feedback1<4><7>>.
    Found 1-bit register for signal <feedback1<4><6>>.
    Found 1-bit register for signal <feedback1<4><5>>.
    Found 1-bit register for signal <feedback1<4><4>>.
    Found 1-bit register for signal <feedback1<4><3>>.
    Found 1-bit register for signal <feedback1<4><2>>.
    Found 1-bit register for signal <feedback1<4><1>>.
    Found 1-bit register for signal <feedback1<4><0>>.
    Found 1-bit register for signal <feedback2<4><12>>.
    Found 1-bit register for signal <feedback2<4><11>>.
    Found 1-bit register for signal <feedback2<4><10>>.
    Found 1-bit register for signal <feedback2<4><9>>.
    Found 1-bit register for signal <feedback2<4><8>>.
    Found 1-bit register for signal <feedback2<4><7>>.
    Found 1-bit register for signal <feedback2<4><6>>.
    Found 1-bit register for signal <feedback2<4><5>>.
    Found 1-bit register for signal <feedback2<4><4>>.
    Found 1-bit register for signal <feedback2<4><3>>.
    Found 1-bit register for signal <feedback2<4><2>>.
    Found 1-bit register for signal <feedback2<4><1>>.
    Found 1-bit register for signal <feedback2<4><0>>.
    Found 1-bit register for signal <feedback1<5><12>>.
    Found 1-bit register for signal <feedback1<5><11>>.
    Found 1-bit register for signal <feedback1<5><10>>.
    Found 1-bit register for signal <feedback1<5><9>>.
    Found 1-bit register for signal <feedback1<5><8>>.
    Found 1-bit register for signal <feedback1<5><7>>.
    Found 1-bit register for signal <feedback1<5><6>>.
    Found 1-bit register for signal <feedback1<5><5>>.
    Found 1-bit register for signal <feedback1<5><4>>.
    Found 1-bit register for signal <feedback1<5><3>>.
    Found 1-bit register for signal <feedback1<5><2>>.
    Found 1-bit register for signal <feedback1<5><1>>.
    Found 1-bit register for signal <feedback1<5><0>>.
    Found 1-bit register for signal <feedback2<5><12>>.
    Found 1-bit register for signal <feedback2<5><11>>.
    Found 1-bit register for signal <feedback2<5><10>>.
    Found 1-bit register for signal <feedback2<5><9>>.
    Found 1-bit register for signal <feedback2<5><8>>.
    Found 1-bit register for signal <feedback2<5><7>>.
    Found 1-bit register for signal <feedback2<5><6>>.
    Found 1-bit register for signal <feedback2<5><5>>.
    Found 1-bit register for signal <feedback2<5><4>>.
    Found 1-bit register for signal <feedback2<5><3>>.
    Found 1-bit register for signal <feedback2<5><2>>.
    Found 1-bit register for signal <feedback2<5><1>>.
    Found 1-bit register for signal <feedback2<5><0>>.
    Found 1-bit register for signal <feedback1<6><12>>.
    Found 1-bit register for signal <feedback1<6><11>>.
    Found 1-bit register for signal <feedback1<6><10>>.
    Found 1-bit register for signal <feedback1<6><9>>.
    Found 1-bit register for signal <feedback1<6><8>>.
    Found 1-bit register for signal <feedback1<6><7>>.
    Found 1-bit register for signal <feedback1<6><6>>.
    Found 1-bit register for signal <feedback1<6><5>>.
    Found 1-bit register for signal <feedback1<6><4>>.
    Found 1-bit register for signal <feedback1<6><3>>.
    Found 1-bit register for signal <feedback1<6><2>>.
    Found 1-bit register for signal <feedback1<6><1>>.
    Found 1-bit register for signal <feedback1<6><0>>.
    Found 1-bit register for signal <feedback2<6><12>>.
    Found 1-bit register for signal <feedback2<6><11>>.
    Found 1-bit register for signal <feedback2<6><10>>.
    Found 1-bit register for signal <feedback2<6><9>>.
    Found 1-bit register for signal <feedback2<6><8>>.
    Found 1-bit register for signal <feedback2<6><7>>.
    Found 1-bit register for signal <feedback2<6><6>>.
    Found 1-bit register for signal <feedback2<6><5>>.
    Found 1-bit register for signal <feedback2<6><4>>.
    Found 1-bit register for signal <feedback2<6><3>>.
    Found 1-bit register for signal <feedback2<6><2>>.
    Found 1-bit register for signal <feedback2<6><1>>.
    Found 1-bit register for signal <feedback2<6><0>>.
    Found 1-bit register for signal <feedback1<7><12>>.
    Found 1-bit register for signal <feedback1<7><11>>.
    Found 1-bit register for signal <feedback1<7><10>>.
    Found 1-bit register for signal <feedback1<7><9>>.
    Found 1-bit register for signal <feedback1<7><8>>.
    Found 1-bit register for signal <feedback1<7><7>>.
    Found 1-bit register for signal <feedback1<7><6>>.
    Found 1-bit register for signal <feedback1<7><5>>.
    Found 1-bit register for signal <feedback1<7><4>>.
    Found 1-bit register for signal <feedback1<7><3>>.
    Found 1-bit register for signal <feedback1<7><2>>.
    Found 1-bit register for signal <feedback1<7><1>>.
    Found 1-bit register for signal <feedback1<7><0>>.
    Found 1-bit register for signal <feedback2<7><12>>.
    Found 1-bit register for signal <feedback2<7><11>>.
    Found 1-bit register for signal <feedback2<7><10>>.
    Found 1-bit register for signal <feedback2<7><9>>.
    Found 1-bit register for signal <feedback2<7><8>>.
    Found 1-bit register for signal <feedback2<7><7>>.
    Found 1-bit register for signal <feedback2<7><6>>.
    Found 1-bit register for signal <feedback2<7><5>>.
    Found 1-bit register for signal <feedback2<7><4>>.
    Found 1-bit register for signal <feedback2<7><3>>.
    Found 1-bit register for signal <feedback2<7><2>>.
    Found 1-bit register for signal <feedback2<7><1>>.
    Found 1-bit register for signal <feedback2<7><0>>.
    Found 1-bit register for signal <feedback1<8><12>>.
    Found 1-bit register for signal <feedback1<8><11>>.
    Found 1-bit register for signal <feedback1<8><10>>.
    Found 1-bit register for signal <feedback1<8><9>>.
    Found 1-bit register for signal <feedback1<8><8>>.
    Found 1-bit register for signal <feedback1<8><7>>.
    Found 1-bit register for signal <feedback1<8><6>>.
    Found 1-bit register for signal <feedback1<8><5>>.
    Found 1-bit register for signal <feedback1<8><4>>.
    Found 1-bit register for signal <feedback1<8><3>>.
    Found 1-bit register for signal <feedback1<8><2>>.
    Found 1-bit register for signal <feedback1<8><1>>.
    Found 1-bit register for signal <feedback1<8><0>>.
    Found 1-bit register for signal <feedback2<8><12>>.
    Found 1-bit register for signal <feedback2<8><11>>.
    Found 1-bit register for signal <feedback2<8><10>>.
    Found 1-bit register for signal <feedback2<8><9>>.
    Found 1-bit register for signal <feedback2<8><8>>.
    Found 1-bit register for signal <feedback2<8><7>>.
    Found 1-bit register for signal <feedback2<8><6>>.
    Found 1-bit register for signal <feedback2<8><5>>.
    Found 1-bit register for signal <feedback2<8><4>>.
    Found 1-bit register for signal <feedback2<8><3>>.
    Found 1-bit register for signal <feedback2<8><2>>.
    Found 1-bit register for signal <feedback2<8><1>>.
    Found 1-bit register for signal <feedback2<8><0>>.
    Found 1-bit register for signal <feedback1<9><12>>.
    Found 1-bit register for signal <feedback1<9><11>>.
    Found 1-bit register for signal <feedback1<9><10>>.
    Found 1-bit register for signal <feedback1<9><9>>.
    Found 1-bit register for signal <feedback1<9><8>>.
    Found 1-bit register for signal <feedback1<9><7>>.
    Found 1-bit register for signal <feedback1<9><6>>.
    Found 1-bit register for signal <feedback1<9><5>>.
    Found 1-bit register for signal <feedback1<9><4>>.
    Found 1-bit register for signal <feedback1<9><3>>.
    Found 1-bit register for signal <feedback1<9><2>>.
    Found 1-bit register for signal <feedback1<9><1>>.
    Found 1-bit register for signal <feedback1<9><0>>.
    Found 1-bit register for signal <feedback2<9><12>>.
    Found 1-bit register for signal <feedback2<9><11>>.
    Found 1-bit register for signal <feedback2<9><10>>.
    Found 1-bit register for signal <feedback2<9><9>>.
    Found 1-bit register for signal <feedback2<9><8>>.
    Found 1-bit register for signal <feedback2<9><7>>.
    Found 1-bit register for signal <feedback2<9><6>>.
    Found 1-bit register for signal <feedback2<9><5>>.
    Found 1-bit register for signal <feedback2<9><4>>.
    Found 1-bit register for signal <feedback2<9><3>>.
    Found 1-bit register for signal <feedback2<9><2>>.
    Found 1-bit register for signal <feedback2<9><1>>.
    Found 1-bit register for signal <feedback2<9><0>>.
    Found 1-bit register for signal <feedback1<10><12>>.
    Found 1-bit register for signal <feedback1<10><11>>.
    Found 1-bit register for signal <feedback1<10><10>>.
    Found 1-bit register for signal <feedback1<10><9>>.
    Found 1-bit register for signal <feedback1<10><8>>.
    Found 1-bit register for signal <feedback1<10><7>>.
    Found 1-bit register for signal <feedback1<10><6>>.
    Found 1-bit register for signal <feedback1<10><5>>.
    Found 1-bit register for signal <feedback1<10><4>>.
    Found 1-bit register for signal <feedback1<10><3>>.
    Found 1-bit register for signal <feedback1<10><2>>.
    Found 1-bit register for signal <feedback1<10><1>>.
    Found 1-bit register for signal <feedback1<10><0>>.
    Found 1-bit register for signal <feedback2<10><12>>.
    Found 1-bit register for signal <feedback2<10><11>>.
    Found 1-bit register for signal <feedback2<10><10>>.
    Found 1-bit register for signal <feedback2<10><9>>.
    Found 1-bit register for signal <feedback2<10><8>>.
    Found 1-bit register for signal <feedback2<10><7>>.
    Found 1-bit register for signal <feedback2<10><6>>.
    Found 1-bit register for signal <feedback2<10><5>>.
    Found 1-bit register for signal <feedback2<10><4>>.
    Found 1-bit register for signal <feedback2<10><3>>.
    Found 1-bit register for signal <feedback2<10><2>>.
    Found 1-bit register for signal <feedback2<10><1>>.
    Found 1-bit register for signal <feedback2<10><0>>.
    Found 1-bit register for signal <feedback1<11><12>>.
    Found 1-bit register for signal <feedback1<11><11>>.
    Found 1-bit register for signal <feedback1<11><10>>.
    Found 1-bit register for signal <feedback1<11><9>>.
    Found 1-bit register for signal <feedback1<11><8>>.
    Found 1-bit register for signal <feedback1<11><7>>.
    Found 1-bit register for signal <feedback1<11><6>>.
    Found 1-bit register for signal <feedback1<11><5>>.
    Found 1-bit register for signal <feedback1<11><4>>.
    Found 1-bit register for signal <feedback1<11><3>>.
    Found 1-bit register for signal <feedback1<11><2>>.
    Found 1-bit register for signal <feedback1<11><1>>.
    Found 1-bit register for signal <feedback1<11><0>>.
    Found 1-bit register for signal <feedback2<11><12>>.
    Found 1-bit register for signal <feedback2<11><11>>.
    Found 1-bit register for signal <feedback2<11><10>>.
    Found 1-bit register for signal <feedback2<11><9>>.
    Found 1-bit register for signal <feedback2<11><8>>.
    Found 1-bit register for signal <feedback2<11><7>>.
    Found 1-bit register for signal <feedback2<11><6>>.
    Found 1-bit register for signal <feedback2<11><5>>.
    Found 1-bit register for signal <feedback2<11><4>>.
    Found 1-bit register for signal <feedback2<11><3>>.
    Found 1-bit register for signal <feedback2<11><2>>.
    Found 1-bit register for signal <feedback2<11><1>>.
    Found 1-bit register for signal <feedback2<11><0>>.
    Found 1-bit register for signal <feedback1<12><12>>.
    Found 1-bit register for signal <feedback1<12><11>>.
    Found 1-bit register for signal <feedback1<12><10>>.
    Found 1-bit register for signal <feedback1<12><9>>.
    Found 1-bit register for signal <feedback1<12><8>>.
    Found 1-bit register for signal <feedback1<12><7>>.
    Found 1-bit register for signal <feedback1<12><6>>.
    Found 1-bit register for signal <feedback1<12><5>>.
    Found 1-bit register for signal <feedback1<12><4>>.
    Found 1-bit register for signal <feedback1<12><3>>.
    Found 1-bit register for signal <feedback1<12><2>>.
    Found 1-bit register for signal <feedback1<12><1>>.
    Found 1-bit register for signal <feedback1<12><0>>.
    Found 1-bit register for signal <feedback2<12><12>>.
    Found 1-bit register for signal <feedback2<12><11>>.
    Found 1-bit register for signal <feedback2<12><10>>.
    Found 1-bit register for signal <feedback2<12><9>>.
    Found 1-bit register for signal <feedback2<12><8>>.
    Found 1-bit register for signal <feedback2<12><7>>.
    Found 1-bit register for signal <feedback2<12><6>>.
    Found 1-bit register for signal <feedback2<12><5>>.
    Found 1-bit register for signal <feedback2<12><4>>.
    Found 1-bit register for signal <feedback2<12><3>>.
    Found 1-bit register for signal <feedback2<12><2>>.
    Found 1-bit register for signal <feedback2<12><1>>.
    Found 1-bit register for signal <feedback2<12><0>>.
    Found 1-bit register for signal <feedback1<13><12>>.
    Found 1-bit register for signal <feedback1<13><11>>.
    Found 1-bit register for signal <feedback1<13><10>>.
    Found 1-bit register for signal <feedback1<13><9>>.
    Found 1-bit register for signal <feedback1<13><8>>.
    Found 1-bit register for signal <feedback1<13><7>>.
    Found 1-bit register for signal <feedback1<13><6>>.
    Found 1-bit register for signal <feedback1<13><5>>.
    Found 1-bit register for signal <feedback1<13><4>>.
    Found 1-bit register for signal <feedback1<13><3>>.
    Found 1-bit register for signal <feedback1<13><2>>.
    Found 1-bit register for signal <feedback1<13><1>>.
    Found 1-bit register for signal <feedback1<13><0>>.
    Found 1-bit register for signal <feedback2<13><12>>.
    Found 1-bit register for signal <feedback2<13><11>>.
    Found 1-bit register for signal <feedback2<13><10>>.
    Found 1-bit register for signal <feedback2<13><9>>.
    Found 1-bit register for signal <feedback2<13><8>>.
    Found 1-bit register for signal <feedback2<13><7>>.
    Found 1-bit register for signal <feedback2<13><6>>.
    Found 1-bit register for signal <feedback2<13><5>>.
    Found 1-bit register for signal <feedback2<13><4>>.
    Found 1-bit register for signal <feedback2<13><3>>.
    Found 1-bit register for signal <feedback2<13><2>>.
    Found 1-bit register for signal <feedback2<13><1>>.
    Found 1-bit register for signal <feedback2<13><0>>.
    Found 1-bit register for signal <feedback1<14><12>>.
    Found 1-bit register for signal <feedback1<14><11>>.
    Found 1-bit register for signal <feedback1<14><10>>.
    Found 1-bit register for signal <feedback1<14><9>>.
    Found 1-bit register for signal <feedback1<14><8>>.
    Found 1-bit register for signal <feedback1<14><7>>.
    Found 1-bit register for signal <feedback1<14><6>>.
    Found 1-bit register for signal <feedback1<14><5>>.
    Found 1-bit register for signal <feedback1<14><4>>.
    Found 1-bit register for signal <feedback1<14><3>>.
    Found 1-bit register for signal <feedback1<14><2>>.
    Found 1-bit register for signal <feedback1<14><1>>.
    Found 1-bit register for signal <feedback1<14><0>>.
    Found 1-bit register for signal <feedback2<14><12>>.
    Found 1-bit register for signal <feedback2<14><11>>.
    Found 1-bit register for signal <feedback2<14><10>>.
    Found 1-bit register for signal <feedback2<14><9>>.
    Found 1-bit register for signal <feedback2<14><8>>.
    Found 1-bit register for signal <feedback2<14><7>>.
    Found 1-bit register for signal <feedback2<14><6>>.
    Found 1-bit register for signal <feedback2<14><5>>.
    Found 1-bit register for signal <feedback2<14><4>>.
    Found 1-bit register for signal <feedback2<14><3>>.
    Found 1-bit register for signal <feedback2<14><2>>.
    Found 1-bit register for signal <feedback2<14><1>>.
    Found 1-bit register for signal <feedback2<14><0>>.
    Found 1-bit register for signal <feedback1<15><12>>.
    Found 1-bit register for signal <feedback1<15><11>>.
    Found 1-bit register for signal <feedback1<15><10>>.
    Found 1-bit register for signal <feedback1<15><9>>.
    Found 1-bit register for signal <feedback1<15><8>>.
    Found 1-bit register for signal <feedback1<15><7>>.
    Found 1-bit register for signal <feedback1<15><6>>.
    Found 1-bit register for signal <feedback1<15><5>>.
    Found 1-bit register for signal <feedback1<15><4>>.
    Found 1-bit register for signal <feedback1<15><3>>.
    Found 1-bit register for signal <feedback1<15><2>>.
    Found 1-bit register for signal <feedback1<15><1>>.
    Found 1-bit register for signal <feedback1<15><0>>.
    Found 1-bit register for signal <feedback2<15><12>>.
    Found 1-bit register for signal <feedback2<15><11>>.
    Found 1-bit register for signal <feedback2<15><10>>.
    Found 1-bit register for signal <feedback2<15><9>>.
    Found 1-bit register for signal <feedback2<15><8>>.
    Found 1-bit register for signal <feedback2<15><7>>.
    Found 1-bit register for signal <feedback2<15><6>>.
    Found 1-bit register for signal <feedback2<15><5>>.
    Found 1-bit register for signal <feedback2<15><4>>.
    Found 1-bit register for signal <feedback2<15><3>>.
    Found 1-bit register for signal <feedback2<15><2>>.
    Found 1-bit register for signal <feedback2<15><1>>.
    Found 1-bit register for signal <feedback2<15><0>>.
    Found 1-bit register for signal <feedback1<16><12>>.
    Found 1-bit register for signal <feedback1<16><11>>.
    Found 1-bit register for signal <feedback1<16><10>>.
    Found 1-bit register for signal <feedback1<16><9>>.
    Found 1-bit register for signal <feedback1<16><8>>.
    Found 1-bit register for signal <feedback1<16><7>>.
    Found 1-bit register for signal <feedback1<16><6>>.
    Found 1-bit register for signal <feedback1<16><5>>.
    Found 1-bit register for signal <feedback1<16><4>>.
    Found 1-bit register for signal <feedback1<16><3>>.
    Found 1-bit register for signal <feedback1<16><2>>.
    Found 1-bit register for signal <feedback1<16><1>>.
    Found 1-bit register for signal <feedback1<16><0>>.
    Found 1-bit register for signal <feedback2<16><12>>.
    Found 1-bit register for signal <feedback2<16><11>>.
    Found 1-bit register for signal <feedback2<16><10>>.
    Found 1-bit register for signal <feedback2<16><9>>.
    Found 1-bit register for signal <feedback2<16><8>>.
    Found 1-bit register for signal <feedback2<16><7>>.
    Found 1-bit register for signal <feedback2<16><6>>.
    Found 1-bit register for signal <feedback2<16><5>>.
    Found 1-bit register for signal <feedback2<16><4>>.
    Found 1-bit register for signal <feedback2<16><3>>.
    Found 1-bit register for signal <feedback2<16><2>>.
    Found 1-bit register for signal <feedback2<16><1>>.
    Found 1-bit register for signal <feedback2<16><0>>.
    Found 1-bit register for signal <feedback1<17><12>>.
    Found 1-bit register for signal <feedback1<17><11>>.
    Found 1-bit register for signal <feedback1<17><10>>.
    Found 1-bit register for signal <feedback1<17><9>>.
    Found 1-bit register for signal <feedback1<17><8>>.
    Found 1-bit register for signal <feedback1<17><7>>.
    Found 1-bit register for signal <feedback1<17><6>>.
    Found 1-bit register for signal <feedback1<17><5>>.
    Found 1-bit register for signal <feedback1<17><4>>.
    Found 1-bit register for signal <feedback1<17><3>>.
    Found 1-bit register for signal <feedback1<17><2>>.
    Found 1-bit register for signal <feedback1<17><1>>.
    Found 1-bit register for signal <feedback1<17><0>>.
    Found 1-bit register for signal <feedback2<17><12>>.
    Found 1-bit register for signal <feedback2<17><11>>.
    Found 1-bit register for signal <feedback2<17><10>>.
    Found 1-bit register for signal <feedback2<17><9>>.
    Found 1-bit register for signal <feedback2<17><8>>.
    Found 1-bit register for signal <feedback2<17><7>>.
    Found 1-bit register for signal <feedback2<17><6>>.
    Found 1-bit register for signal <feedback2<17><5>>.
    Found 1-bit register for signal <feedback2<17><4>>.
    Found 1-bit register for signal <feedback2<17><3>>.
    Found 1-bit register for signal <feedback2<17><2>>.
    Found 1-bit register for signal <feedback2<17><1>>.
    Found 1-bit register for signal <feedback2<17><0>>.
    Found 1-bit register for signal <feedback1<0><12>>.
    Found 14-bit adder for signal <op_num[4]_op_num[4]_add_105_OUT> created at line 208.
    Found 22-bit shifter logical left for signal <op_num[4]_fb[2]_shift_left_106_OUT> created at line 208
    Found 1-bit 18-to-1 multiplexer for signal <op_num[4]_X_24_o_Mux_64_o> created at line 185.
    Found 1-bit 18-to-1 multiplexer for signal <key_off_pulse> created at line 186.
    Found 13-bit 18-to-1 multiplexer for signal <op_num[4]_X_24_o_wide_mux_103_OUT> created at line 208.
    Found 13-bit 18-to-1 multiplexer for signal <op_num[4]_X_24_o_wide_mux_104_OUT> created at line 209.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 468 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <operator> synthesized.

Synthesizing Unit <edge_detector_1>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/edge_detector.v".
        EDGE_LEVEL = 1
        CLK_DLY = 1
        INITIAL_INPUT_LEVEL = 0
    Found 1-bit register for signal <in_r1>.
    Found 1-bit register for signal <in_r0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edge_detector_1> synthesized.

Synthesizing Unit <edge_detector_2>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/edge_detector.v".
        EDGE_LEVEL = 0
        CLK_DLY = 1
        INITIAL_INPUT_LEVEL = 0
    Found 1-bit register for signal <in_r1>.
    Found 1-bit register for signal <in_r0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edge_detector_2> synthesized.

Synthesizing Unit <calc_phase_inc>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v".
    Found 20-bit register for signal <post_mult>.
    Found 20-bit adder for signal <post_mult[19]_vib_val[9]_add_16_OUT> created at line 97.
    Found 20-bit shifter logical left for signal <pre_mult> created at line 65
    Found 20x3-bit multiplier for signal <n0021> created at line 80.
    Found 20x4-bit multiplier for signal <n0022> created at line 82.
    Found 20x4-bit multiplier for signal <n0023> created at line 83.
    Found 20x4-bit multiplier for signal <n0024> created at line 84.
    Found 20x5-bit multiplier for signal <n0025> created at line 86.
    Found 20x5-bit multiplier for signal <n0026> created at line 88.
    Found 20x5-bit multiplier for signal <n0027> created at line 90.
    Found 20x5-bit multiplier for signal <n0028> created at line 92.
    Found 20-bit 13-to-1 multiplexer for signal <mult[3]_GND_27_o_mux_14_OUT> created at line 76.
    Summary:
	inferred   8 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <calc_phase_inc> synthesized.

Synthesizing Unit <vibrato>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/vibrato.v".
WARNING:Xst:647 - Input <fnum<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <vib_val>.
    Found 13-bit register for signal <vibrato_index>.
    Found 13-bit adder for signal <vibrato_index[12]_GND_31_o_add_1_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <vibrato> synthesized.

Synthesizing Unit <envelope_generator>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/envelope_generator.v".
        SILENCE = 511
    Found 1-bit register for signal <state<0><0>>.
    Found 1-bit register for signal <state<1><1>>.
    Found 1-bit register for signal <state<1><0>>.
    Found 1-bit register for signal <state<2><1>>.
    Found 1-bit register for signal <state<2><0>>.
    Found 1-bit register for signal <state<3><1>>.
    Found 1-bit register for signal <state<3><0>>.
    Found 1-bit register for signal <state<4><1>>.
    Found 1-bit register for signal <state<4><0>>.
    Found 1-bit register for signal <state<5><1>>.
    Found 1-bit register for signal <state<5><0>>.
    Found 1-bit register for signal <state<6><1>>.
    Found 1-bit register for signal <state<6><0>>.
    Found 1-bit register for signal <state<7><1>>.
    Found 1-bit register for signal <state<7><0>>.
    Found 1-bit register for signal <state<8><1>>.
    Found 1-bit register for signal <state<8><0>>.
    Found 1-bit register for signal <state<9><1>>.
    Found 1-bit register for signal <state<9><0>>.
    Found 1-bit register for signal <state<10><1>>.
    Found 1-bit register for signal <state<10><0>>.
    Found 1-bit register for signal <state<11><1>>.
    Found 1-bit register for signal <state<11><0>>.
    Found 1-bit register for signal <state<12><1>>.
    Found 1-bit register for signal <state<12><0>>.
    Found 1-bit register for signal <state<13><1>>.
    Found 1-bit register for signal <state<13><0>>.
    Found 1-bit register for signal <state<14><1>>.
    Found 1-bit register for signal <state<14><0>>.
    Found 1-bit register for signal <state<15><1>>.
    Found 1-bit register for signal <state<15><0>>.
    Found 1-bit register for signal <state<16><1>>.
    Found 1-bit register for signal <state<16><0>>.
    Found 1-bit register for signal <state<17><1>>.
    Found 1-bit register for signal <state<17><0>>.
    Found 2-bit register for signal <sample_clk_en_delayed>.
    Found 1-bit register for signal <env_int<0><8>>.
    Found 1-bit register for signal <env_int<0><7>>.
    Found 1-bit register for signal <env_int<0><6>>.
    Found 1-bit register for signal <env_int<0><5>>.
    Found 1-bit register for signal <env_int<0><4>>.
    Found 1-bit register for signal <env_int<0><3>>.
    Found 1-bit register for signal <env_int<0><2>>.
    Found 1-bit register for signal <env_int<0><1>>.
    Found 1-bit register for signal <env_int<0><0>>.
    Found 1-bit register for signal <env_int<1><8>>.
    Found 1-bit register for signal <env_int<1><7>>.
    Found 1-bit register for signal <env_int<1><6>>.
    Found 1-bit register for signal <env_int<1><5>>.
    Found 1-bit register for signal <env_int<1><4>>.
    Found 1-bit register for signal <env_int<1><3>>.
    Found 1-bit register for signal <env_int<1><2>>.
    Found 1-bit register for signal <env_int<1><1>>.
    Found 1-bit register for signal <env_int<1><0>>.
    Found 1-bit register for signal <env_int<2><8>>.
    Found 1-bit register for signal <env_int<2><7>>.
    Found 1-bit register for signal <env_int<2><6>>.
    Found 1-bit register for signal <env_int<2><5>>.
    Found 1-bit register for signal <env_int<2><4>>.
    Found 1-bit register for signal <env_int<2><3>>.
    Found 1-bit register for signal <env_int<2><2>>.
    Found 1-bit register for signal <env_int<2><1>>.
    Found 1-bit register for signal <env_int<2><0>>.
    Found 1-bit register for signal <env_int<3><8>>.
    Found 1-bit register for signal <env_int<3><7>>.
    Found 1-bit register for signal <env_int<3><6>>.
    Found 1-bit register for signal <env_int<3><5>>.
    Found 1-bit register for signal <env_int<3><4>>.
    Found 1-bit register for signal <env_int<3><3>>.
    Found 1-bit register for signal <env_int<3><2>>.
    Found 1-bit register for signal <env_int<3><1>>.
    Found 1-bit register for signal <env_int<3><0>>.
    Found 1-bit register for signal <env_int<4><8>>.
    Found 1-bit register for signal <env_int<4><7>>.
    Found 1-bit register for signal <env_int<4><6>>.
    Found 1-bit register for signal <env_int<4><5>>.
    Found 1-bit register for signal <env_int<4><4>>.
    Found 1-bit register for signal <env_int<4><3>>.
    Found 1-bit register for signal <env_int<4><2>>.
    Found 1-bit register for signal <env_int<4><1>>.
    Found 1-bit register for signal <env_int<4><0>>.
    Found 1-bit register for signal <env_int<5><8>>.
    Found 1-bit register for signal <env_int<5><7>>.
    Found 1-bit register for signal <env_int<5><6>>.
    Found 1-bit register for signal <env_int<5><5>>.
    Found 1-bit register for signal <env_int<5><4>>.
    Found 1-bit register for signal <env_int<5><3>>.
    Found 1-bit register for signal <env_int<5><2>>.
    Found 1-bit register for signal <env_int<5><1>>.
    Found 1-bit register for signal <env_int<5><0>>.
    Found 1-bit register for signal <env_int<6><8>>.
    Found 1-bit register for signal <env_int<6><7>>.
    Found 1-bit register for signal <env_int<6><6>>.
    Found 1-bit register for signal <env_int<6><5>>.
    Found 1-bit register for signal <env_int<6><4>>.
    Found 1-bit register for signal <env_int<6><3>>.
    Found 1-bit register for signal <env_int<6><2>>.
    Found 1-bit register for signal <env_int<6><1>>.
    Found 1-bit register for signal <env_int<6><0>>.
    Found 1-bit register for signal <env_int<7><8>>.
    Found 1-bit register for signal <env_int<7><7>>.
    Found 1-bit register for signal <env_int<7><6>>.
    Found 1-bit register for signal <env_int<7><5>>.
    Found 1-bit register for signal <env_int<7><4>>.
    Found 1-bit register for signal <env_int<7><3>>.
    Found 1-bit register for signal <env_int<7><2>>.
    Found 1-bit register for signal <env_int<7><1>>.
    Found 1-bit register for signal <env_int<7><0>>.
    Found 1-bit register for signal <env_int<8><8>>.
    Found 1-bit register for signal <env_int<8><7>>.
    Found 1-bit register for signal <env_int<8><6>>.
    Found 1-bit register for signal <env_int<8><5>>.
    Found 1-bit register for signal <env_int<8><4>>.
    Found 1-bit register for signal <env_int<8><3>>.
    Found 1-bit register for signal <env_int<8><2>>.
    Found 1-bit register for signal <env_int<8><1>>.
    Found 1-bit register for signal <env_int<8><0>>.
    Found 1-bit register for signal <env_int<9><8>>.
    Found 1-bit register for signal <env_int<9><7>>.
    Found 1-bit register for signal <env_int<9><6>>.
    Found 1-bit register for signal <env_int<9><5>>.
    Found 1-bit register for signal <env_int<9><4>>.
    Found 1-bit register for signal <env_int<9><3>>.
    Found 1-bit register for signal <env_int<9><2>>.
    Found 1-bit register for signal <env_int<9><1>>.
    Found 1-bit register for signal <env_int<9><0>>.
    Found 1-bit register for signal <env_int<10><8>>.
    Found 1-bit register for signal <env_int<10><7>>.
    Found 1-bit register for signal <env_int<10><6>>.
    Found 1-bit register for signal <env_int<10><5>>.
    Found 1-bit register for signal <env_int<10><4>>.
    Found 1-bit register for signal <env_int<10><3>>.
    Found 1-bit register for signal <env_int<10><2>>.
    Found 1-bit register for signal <env_int<10><1>>.
    Found 1-bit register for signal <env_int<10><0>>.
    Found 1-bit register for signal <env_int<11><8>>.
    Found 1-bit register for signal <env_int<11><7>>.
    Found 1-bit register for signal <env_int<11><6>>.
    Found 1-bit register for signal <env_int<11><5>>.
    Found 1-bit register for signal <env_int<11><4>>.
    Found 1-bit register for signal <env_int<11><3>>.
    Found 1-bit register for signal <env_int<11><2>>.
    Found 1-bit register for signal <env_int<11><1>>.
    Found 1-bit register for signal <env_int<11><0>>.
    Found 1-bit register for signal <env_int<12><8>>.
    Found 1-bit register for signal <env_int<12><7>>.
    Found 1-bit register for signal <env_int<12><6>>.
    Found 1-bit register for signal <env_int<12><5>>.
    Found 1-bit register for signal <env_int<12><4>>.
    Found 1-bit register for signal <env_int<12><3>>.
    Found 1-bit register for signal <env_int<12><2>>.
    Found 1-bit register for signal <env_int<12><1>>.
    Found 1-bit register for signal <env_int<12><0>>.
    Found 1-bit register for signal <env_int<13><8>>.
    Found 1-bit register for signal <env_int<13><7>>.
    Found 1-bit register for signal <env_int<13><6>>.
    Found 1-bit register for signal <env_int<13><5>>.
    Found 1-bit register for signal <env_int<13><4>>.
    Found 1-bit register for signal <env_int<13><3>>.
    Found 1-bit register for signal <env_int<13><2>>.
    Found 1-bit register for signal <env_int<13><1>>.
    Found 1-bit register for signal <env_int<13><0>>.
    Found 1-bit register for signal <env_int<14><8>>.
    Found 1-bit register for signal <env_int<14><7>>.
    Found 1-bit register for signal <env_int<14><6>>.
    Found 1-bit register for signal <env_int<14><5>>.
    Found 1-bit register for signal <env_int<14><4>>.
    Found 1-bit register for signal <env_int<14><3>>.
    Found 1-bit register for signal <env_int<14><2>>.
    Found 1-bit register for signal <env_int<14><1>>.
    Found 1-bit register for signal <env_int<14><0>>.
    Found 1-bit register for signal <env_int<15><8>>.
    Found 1-bit register for signal <env_int<15><7>>.
    Found 1-bit register for signal <env_int<15><6>>.
    Found 1-bit register for signal <env_int<15><5>>.
    Found 1-bit register for signal <env_int<15><4>>.
    Found 1-bit register for signal <env_int<15><3>>.
    Found 1-bit register for signal <env_int<15><2>>.
    Found 1-bit register for signal <env_int<15><1>>.
    Found 1-bit register for signal <env_int<15><0>>.
    Found 1-bit register for signal <env_int<16><8>>.
    Found 1-bit register for signal <env_int<16><7>>.
    Found 1-bit register for signal <env_int<16><6>>.
    Found 1-bit register for signal <env_int<16><5>>.
    Found 1-bit register for signal <env_int<16><4>>.
    Found 1-bit register for signal <env_int<16><3>>.
    Found 1-bit register for signal <env_int<16><2>>.
    Found 1-bit register for signal <env_int<16><1>>.
    Found 1-bit register for signal <env_int<16><0>>.
    Found 1-bit register for signal <env_int<17><8>>.
    Found 1-bit register for signal <env_int<17><7>>.
    Found 1-bit register for signal <env_int<17><6>>.
    Found 1-bit register for signal <env_int<17><5>>.
    Found 1-bit register for signal <env_int<17><4>>.
    Found 1-bit register for signal <env_int<17><3>>.
    Found 1-bit register for signal <env_int<17><2>>.
    Found 1-bit register for signal <env_int<17><1>>.
    Found 1-bit register for signal <env_int<17><0>>.
    Found 9-bit register for signal <env>.
    Found 1-bit register for signal <state<0><1>>.
    Found 15-bit adder for signal <n1851> created at line 171.
    Found 10-bit adder for signal <n1649> created at line 177.
    Found 15-bit adder for signal <n1856> created at line 171.
    Found 10-bit adder for signal <n1659> created at line 177.
    Found 15-bit adder for signal <n1861> created at line 171.
    Found 10-bit adder for signal <n1669> created at line 177.
    Found 15-bit adder for signal <n1866> created at line 171.
    Found 10-bit adder for signal <n1679> created at line 177.
    Found 15-bit adder for signal <n1871> created at line 171.
    Found 10-bit adder for signal <n1689> created at line 177.
    Found 15-bit adder for signal <n1876> created at line 171.
    Found 10-bit adder for signal <n1699> created at line 177.
    Found 15-bit adder for signal <n1881> created at line 171.
    Found 10-bit adder for signal <n1709> created at line 177.
    Found 15-bit adder for signal <n1886> created at line 171.
    Found 10-bit adder for signal <n1719> created at line 177.
    Found 15-bit adder for signal <n1891> created at line 171.
    Found 10-bit adder for signal <n1729> created at line 177.
    Found 15-bit adder for signal <n1896> created at line 171.
    Found 10-bit adder for signal <n1739> created at line 177.
    Found 15-bit adder for signal <n1901> created at line 171.
    Found 10-bit adder for signal <n1749> created at line 177.
    Found 15-bit adder for signal <n1906> created at line 171.
    Found 10-bit adder for signal <n1759> created at line 177.
    Found 15-bit adder for signal <n1911> created at line 171.
    Found 10-bit adder for signal <n1769> created at line 177.
    Found 15-bit adder for signal <n1916> created at line 171.
    Found 10-bit adder for signal <n1779> created at line 177.
    Found 15-bit adder for signal <n1921> created at line 171.
    Found 10-bit adder for signal <n1789> created at line 177.
    Found 15-bit adder for signal <n1926> created at line 171.
    Found 10-bit adder for signal <n1799> created at line 177.
    Found 15-bit adder for signal <n1931> created at line 171.
    Found 10-bit adder for signal <n1809> created at line 177.
    Found 15-bit adder for signal <n1936> created at line 171.
    Found 10-bit adder for signal <n1819> created at line 177.
    Found 11-bit adder for signal <BUS_0056_GND_32_o_add_323_OUT> created at line 194.
    Found 10-bit adder for signal <n1945[9:0]> created at line 196.
    Found 11-bit adder for signal <n1940> created at line 196.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_94_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_107_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_120_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_133_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_146_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_159_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_172_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_185_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_198_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_211_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_224_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_237_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_250_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_263_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_276_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_289_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_302_OUT<8:0>> created at line 171.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_315_OUT<8:0>> created at line 171.
    Found 9x8-bit multiplier for signal <n1523> created at line 171.
    Found 9x8-bit multiplier for signal <n1527> created at line 171.
    Found 9x8-bit multiplier for signal <n1531> created at line 171.
    Found 9x8-bit multiplier for signal <n1535> created at line 171.
    Found 9x8-bit multiplier for signal <n1539> created at line 171.
    Found 9x8-bit multiplier for signal <n1543> created at line 171.
    Found 9x8-bit multiplier for signal <n1547> created at line 171.
    Found 9x8-bit multiplier for signal <n1551> created at line 171.
    Found 9x8-bit multiplier for signal <n1555> created at line 171.
    Found 9x8-bit multiplier for signal <n1559> created at line 171.
    Found 9x8-bit multiplier for signal <n1563> created at line 171.
    Found 9x8-bit multiplier for signal <n1567> created at line 171.
    Found 9x8-bit multiplier for signal <n1571> created at line 171.
    Found 9x8-bit multiplier for signal <n1575> created at line 171.
    Found 9x8-bit multiplier for signal <n1579> created at line 171.
    Found 9x8-bit multiplier for signal <n1583> created at line 171.
    Found 9x8-bit multiplier for signal <n1587> created at line 171.
    Found 9x8-bit multiplier for signal <n1591> created at line 171.
    Found 4-bit 4-to-1 multiplexer for signal <requested_rate> created at line 131.
    Found 9-bit 18-to-1 multiplexer for signal <_n2084> created at line 196.
    Found 1-bit 18-to-1 multiplexer for signal <op_num[4]_X_29_o_wide_mux_72_OUT<1>> created at line 122.
    Found 1-bit 18-to-1 multiplexer for signal <op_num[4]_X_29_o_wide_mux_72_OUT<0>> created at line 122.
    Found 1-bit 4-to-1 multiplexer for signal <next_state<1>> created at line 117.
    Found 1-bit 4-to-1 multiplexer for signal <next_state<0>> created at line 117.
    Found 5-bit comparator lessequal for signal <n0255> created at line 124
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0002_LessThan_98_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0005_LessThan_111_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0008_LessThan_124_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0011_LessThan_137_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0014_LessThan_150_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0017_LessThan_163_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0020_LessThan_176_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0023_LessThan_189_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0026_LessThan_202_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0029_LessThan_215_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0032_LessThan_228_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0035_LessThan_241_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0038_LessThan_254_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0041_LessThan_267_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0044_LessThan_280_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0047_LessThan_293_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0050_LessThan_306_o> created at line 173
    Found 10-bit comparator greater for signal <GND_32_o_BUS_0053_LessThan_319_o> created at line 173
    Found 32-bit comparator greater for signal <GND_32_o_env_tmp[10]_LessThan_330_o> created at line 201
    Found 32-bit comparator greater for signal <env_tmp[10]_GND_32_o_LessThan_331_o> created at line 203
    Summary:
	inferred  18 Multiplier(s).
	inferred  57 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred 187 Multiplexer(s).
Unit <envelope_generator> synthesized.

Synthesizing Unit <ksl_add_rom>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/ksl_add_rom.v".
        KSL_ADD_WIDTH = 8
WARNING:Xst:647 - Input <fnum<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <ksl_add>.
    Found 7-bit register for signal <rom_out>.
    Found 8-bit adder for signal <tmp1> created at line 95.
    Found 5-bit subtractor for signal <n0019[4:0]> created at line 95.
    Found 16x7-bit Read Only RAM for signal <fnum_shifted[3]_GND_33_o_mux_3_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <ksl[1]_GND_33_o_mux_15_OUT> created at line 101.
    Found 32-bit comparator lessequal for signal <n0008> created at line 105
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ksl_add_rom> synthesized.

Synthesizing Unit <env_rate_counter>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/env_rate_counter.v".
WARNING:Xst:647 - Input <fnum<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <counter<0><14>>.
    Found 1-bit register for signal <counter<0><13>>.
    Found 1-bit register for signal <counter<0><12>>.
    Found 1-bit register for signal <counter<0><11>>.
    Found 1-bit register for signal <counter<0><10>>.
    Found 1-bit register for signal <counter<0><9>>.
    Found 1-bit register for signal <counter<0><8>>.
    Found 1-bit register for signal <counter<0><7>>.
    Found 1-bit register for signal <counter<0><6>>.
    Found 1-bit register for signal <counter<0><5>>.
    Found 1-bit register for signal <counter<0><4>>.
    Found 1-bit register for signal <counter<0><3>>.
    Found 1-bit register for signal <counter<0><2>>.
    Found 1-bit register for signal <counter<0><1>>.
    Found 1-bit register for signal <counter<0><0>>.
    Found 1-bit register for signal <counter<1><14>>.
    Found 1-bit register for signal <counter<1><13>>.
    Found 1-bit register for signal <counter<1><12>>.
    Found 1-bit register for signal <counter<1><11>>.
    Found 1-bit register for signal <counter<1><10>>.
    Found 1-bit register for signal <counter<1><9>>.
    Found 1-bit register for signal <counter<1><8>>.
    Found 1-bit register for signal <counter<1><7>>.
    Found 1-bit register for signal <counter<1><6>>.
    Found 1-bit register for signal <counter<1><5>>.
    Found 1-bit register for signal <counter<1><4>>.
    Found 1-bit register for signal <counter<1><3>>.
    Found 1-bit register for signal <counter<1><2>>.
    Found 1-bit register for signal <counter<1><1>>.
    Found 1-bit register for signal <counter<1><0>>.
    Found 1-bit register for signal <counter<2><14>>.
    Found 1-bit register for signal <counter<2><13>>.
    Found 1-bit register for signal <counter<2><12>>.
    Found 1-bit register for signal <counter<2><11>>.
    Found 1-bit register for signal <counter<2><10>>.
    Found 1-bit register for signal <counter<2><9>>.
    Found 1-bit register for signal <counter<2><8>>.
    Found 1-bit register for signal <counter<2><7>>.
    Found 1-bit register for signal <counter<2><6>>.
    Found 1-bit register for signal <counter<2><5>>.
    Found 1-bit register for signal <counter<2><4>>.
    Found 1-bit register for signal <counter<2><3>>.
    Found 1-bit register for signal <counter<2><2>>.
    Found 1-bit register for signal <counter<2><1>>.
    Found 1-bit register for signal <counter<2><0>>.
    Found 1-bit register for signal <counter<3><14>>.
    Found 1-bit register for signal <counter<3><13>>.
    Found 1-bit register for signal <counter<3><12>>.
    Found 1-bit register for signal <counter<3><11>>.
    Found 1-bit register for signal <counter<3><10>>.
    Found 1-bit register for signal <counter<3><9>>.
    Found 1-bit register for signal <counter<3><8>>.
    Found 1-bit register for signal <counter<3><7>>.
    Found 1-bit register for signal <counter<3><6>>.
    Found 1-bit register for signal <counter<3><5>>.
    Found 1-bit register for signal <counter<3><4>>.
    Found 1-bit register for signal <counter<3><3>>.
    Found 1-bit register for signal <counter<3><2>>.
    Found 1-bit register for signal <counter<3><1>>.
    Found 1-bit register for signal <counter<3><0>>.
    Found 1-bit register for signal <counter<4><14>>.
    Found 1-bit register for signal <counter<4><13>>.
    Found 1-bit register for signal <counter<4><12>>.
    Found 1-bit register for signal <counter<4><11>>.
    Found 1-bit register for signal <counter<4><10>>.
    Found 1-bit register for signal <counter<4><9>>.
    Found 1-bit register for signal <counter<4><8>>.
    Found 1-bit register for signal <counter<4><7>>.
    Found 1-bit register for signal <counter<4><6>>.
    Found 1-bit register for signal <counter<4><5>>.
    Found 1-bit register for signal <counter<4><4>>.
    Found 1-bit register for signal <counter<4><3>>.
    Found 1-bit register for signal <counter<4><2>>.
    Found 1-bit register for signal <counter<4><1>>.
    Found 1-bit register for signal <counter<4><0>>.
    Found 1-bit register for signal <counter<5><14>>.
    Found 1-bit register for signal <counter<5><13>>.
    Found 1-bit register for signal <counter<5><12>>.
    Found 1-bit register for signal <counter<5><11>>.
    Found 1-bit register for signal <counter<5><10>>.
    Found 1-bit register for signal <counter<5><9>>.
    Found 1-bit register for signal <counter<5><8>>.
    Found 1-bit register for signal <counter<5><7>>.
    Found 1-bit register for signal <counter<5><6>>.
    Found 1-bit register for signal <counter<5><5>>.
    Found 1-bit register for signal <counter<5><4>>.
    Found 1-bit register for signal <counter<5><3>>.
    Found 1-bit register for signal <counter<5><2>>.
    Found 1-bit register for signal <counter<5><1>>.
    Found 1-bit register for signal <counter<5><0>>.
    Found 1-bit register for signal <counter<6><14>>.
    Found 1-bit register for signal <counter<6><13>>.
    Found 1-bit register for signal <counter<6><12>>.
    Found 1-bit register for signal <counter<6><11>>.
    Found 1-bit register for signal <counter<6><10>>.
    Found 1-bit register for signal <counter<6><9>>.
    Found 1-bit register for signal <counter<6><8>>.
    Found 1-bit register for signal <counter<6><7>>.
    Found 1-bit register for signal <counter<6><6>>.
    Found 1-bit register for signal <counter<6><5>>.
    Found 1-bit register for signal <counter<6><4>>.
    Found 1-bit register for signal <counter<6><3>>.
    Found 1-bit register for signal <counter<6><2>>.
    Found 1-bit register for signal <counter<6><1>>.
    Found 1-bit register for signal <counter<6><0>>.
    Found 1-bit register for signal <counter<7><14>>.
    Found 1-bit register for signal <counter<7><13>>.
    Found 1-bit register for signal <counter<7><12>>.
    Found 1-bit register for signal <counter<7><11>>.
    Found 1-bit register for signal <counter<7><10>>.
    Found 1-bit register for signal <counter<7><9>>.
    Found 1-bit register for signal <counter<7><8>>.
    Found 1-bit register for signal <counter<7><7>>.
    Found 1-bit register for signal <counter<7><6>>.
    Found 1-bit register for signal <counter<7><5>>.
    Found 1-bit register for signal <counter<7><4>>.
    Found 1-bit register for signal <counter<7><3>>.
    Found 1-bit register for signal <counter<7><2>>.
    Found 1-bit register for signal <counter<7><1>>.
    Found 1-bit register for signal <counter<7><0>>.
    Found 1-bit register for signal <counter<8><14>>.
    Found 1-bit register for signal <counter<8><13>>.
    Found 1-bit register for signal <counter<8><12>>.
    Found 1-bit register for signal <counter<8><11>>.
    Found 1-bit register for signal <counter<8><10>>.
    Found 1-bit register for signal <counter<8><9>>.
    Found 1-bit register for signal <counter<8><8>>.
    Found 1-bit register for signal <counter<8><7>>.
    Found 1-bit register for signal <counter<8><6>>.
    Found 1-bit register for signal <counter<8><5>>.
    Found 1-bit register for signal <counter<8><4>>.
    Found 1-bit register for signal <counter<8><3>>.
    Found 1-bit register for signal <counter<8><2>>.
    Found 1-bit register for signal <counter<8><1>>.
    Found 1-bit register for signal <counter<8><0>>.
    Found 1-bit register for signal <counter<9><14>>.
    Found 1-bit register for signal <counter<9><13>>.
    Found 1-bit register for signal <counter<9><12>>.
    Found 1-bit register for signal <counter<9><11>>.
    Found 1-bit register for signal <counter<9><10>>.
    Found 1-bit register for signal <counter<9><9>>.
    Found 1-bit register for signal <counter<9><8>>.
    Found 1-bit register for signal <counter<9><7>>.
    Found 1-bit register for signal <counter<9><6>>.
    Found 1-bit register for signal <counter<9><5>>.
    Found 1-bit register for signal <counter<9><4>>.
    Found 1-bit register for signal <counter<9><3>>.
    Found 1-bit register for signal <counter<9><2>>.
    Found 1-bit register for signal <counter<9><1>>.
    Found 1-bit register for signal <counter<9><0>>.
    Found 1-bit register for signal <counter<10><14>>.
    Found 1-bit register for signal <counter<10><13>>.
    Found 1-bit register for signal <counter<10><12>>.
    Found 1-bit register for signal <counter<10><11>>.
    Found 1-bit register for signal <counter<10><10>>.
    Found 1-bit register for signal <counter<10><9>>.
    Found 1-bit register for signal <counter<10><8>>.
    Found 1-bit register for signal <counter<10><7>>.
    Found 1-bit register for signal <counter<10><6>>.
    Found 1-bit register for signal <counter<10><5>>.
    Found 1-bit register for signal <counter<10><4>>.
    Found 1-bit register for signal <counter<10><3>>.
    Found 1-bit register for signal <counter<10><2>>.
    Found 1-bit register for signal <counter<10><1>>.
    Found 1-bit register for signal <counter<10><0>>.
    Found 1-bit register for signal <counter<11><14>>.
    Found 1-bit register for signal <counter<11><13>>.
    Found 1-bit register for signal <counter<11><12>>.
    Found 1-bit register for signal <counter<11><11>>.
    Found 1-bit register for signal <counter<11><10>>.
    Found 1-bit register for signal <counter<11><9>>.
    Found 1-bit register for signal <counter<11><8>>.
    Found 1-bit register for signal <counter<11><7>>.
    Found 1-bit register for signal <counter<11><6>>.
    Found 1-bit register for signal <counter<11><5>>.
    Found 1-bit register for signal <counter<11><4>>.
    Found 1-bit register for signal <counter<11><3>>.
    Found 1-bit register for signal <counter<11><2>>.
    Found 1-bit register for signal <counter<11><1>>.
    Found 1-bit register for signal <counter<11><0>>.
    Found 1-bit register for signal <counter<12><14>>.
    Found 1-bit register for signal <counter<12><13>>.
    Found 1-bit register for signal <counter<12><12>>.
    Found 1-bit register for signal <counter<12><11>>.
    Found 1-bit register for signal <counter<12><10>>.
    Found 1-bit register for signal <counter<12><9>>.
    Found 1-bit register for signal <counter<12><8>>.
    Found 1-bit register for signal <counter<12><7>>.
    Found 1-bit register for signal <counter<12><6>>.
    Found 1-bit register for signal <counter<12><5>>.
    Found 1-bit register for signal <counter<12><4>>.
    Found 1-bit register for signal <counter<12><3>>.
    Found 1-bit register for signal <counter<12><2>>.
    Found 1-bit register for signal <counter<12><1>>.
    Found 1-bit register for signal <counter<12><0>>.
    Found 1-bit register for signal <counter<13><14>>.
    Found 1-bit register for signal <counter<13><13>>.
    Found 1-bit register for signal <counter<13><12>>.
    Found 1-bit register for signal <counter<13><11>>.
    Found 1-bit register for signal <counter<13><10>>.
    Found 1-bit register for signal <counter<13><9>>.
    Found 1-bit register for signal <counter<13><8>>.
    Found 1-bit register for signal <counter<13><7>>.
    Found 1-bit register for signal <counter<13><6>>.
    Found 1-bit register for signal <counter<13><5>>.
    Found 1-bit register for signal <counter<13><4>>.
    Found 1-bit register for signal <counter<13><3>>.
    Found 1-bit register for signal <counter<13><2>>.
    Found 1-bit register for signal <counter<13><1>>.
    Found 1-bit register for signal <counter<13><0>>.
    Found 1-bit register for signal <counter<14><14>>.
    Found 1-bit register for signal <counter<14><13>>.
    Found 1-bit register for signal <counter<14><12>>.
    Found 1-bit register for signal <counter<14><11>>.
    Found 1-bit register for signal <counter<14><10>>.
    Found 1-bit register for signal <counter<14><9>>.
    Found 1-bit register for signal <counter<14><8>>.
    Found 1-bit register for signal <counter<14><7>>.
    Found 1-bit register for signal <counter<14><6>>.
    Found 1-bit register for signal <counter<14><5>>.
    Found 1-bit register for signal <counter<14><4>>.
    Found 1-bit register for signal <counter<14><3>>.
    Found 1-bit register for signal <counter<14><2>>.
    Found 1-bit register for signal <counter<14><1>>.
    Found 1-bit register for signal <counter<14><0>>.
    Found 1-bit register for signal <counter<15><14>>.
    Found 1-bit register for signal <counter<15><13>>.
    Found 1-bit register for signal <counter<15><12>>.
    Found 1-bit register for signal <counter<15><11>>.
    Found 1-bit register for signal <counter<15><10>>.
    Found 1-bit register for signal <counter<15><9>>.
    Found 1-bit register for signal <counter<15><8>>.
    Found 1-bit register for signal <counter<15><7>>.
    Found 1-bit register for signal <counter<15><6>>.
    Found 1-bit register for signal <counter<15><5>>.
    Found 1-bit register for signal <counter<15><4>>.
    Found 1-bit register for signal <counter<15><3>>.
    Found 1-bit register for signal <counter<15><2>>.
    Found 1-bit register for signal <counter<15><1>>.
    Found 1-bit register for signal <counter<15><0>>.
    Found 1-bit register for signal <counter<16><14>>.
    Found 1-bit register for signal <counter<16><13>>.
    Found 1-bit register for signal <counter<16><12>>.
    Found 1-bit register for signal <counter<16><11>>.
    Found 1-bit register for signal <counter<16><10>>.
    Found 1-bit register for signal <counter<16><9>>.
    Found 1-bit register for signal <counter<16><8>>.
    Found 1-bit register for signal <counter<16><7>>.
    Found 1-bit register for signal <counter<16><6>>.
    Found 1-bit register for signal <counter<16><5>>.
    Found 1-bit register for signal <counter<16><4>>.
    Found 1-bit register for signal <counter<16><3>>.
    Found 1-bit register for signal <counter<16><2>>.
    Found 1-bit register for signal <counter<16><1>>.
    Found 1-bit register for signal <counter<16><0>>.
    Found 1-bit register for signal <counter<17><14>>.
    Found 1-bit register for signal <counter<17><13>>.
    Found 1-bit register for signal <counter<17><12>>.
    Found 1-bit register for signal <counter<17><11>>.
    Found 1-bit register for signal <counter<17><10>>.
    Found 1-bit register for signal <counter<17><9>>.
    Found 1-bit register for signal <counter<17><8>>.
    Found 1-bit register for signal <counter<17><7>>.
    Found 1-bit register for signal <counter<17><6>>.
    Found 1-bit register for signal <counter<17><5>>.
    Found 1-bit register for signal <counter<17><4>>.
    Found 1-bit register for signal <counter<17><3>>.
    Found 1-bit register for signal <counter<17><2>>.
    Found 1-bit register for signal <counter<17><1>>.
    Found 1-bit register for signal <counter<17><0>>.
    Found 1-bit register for signal <sample_clk_en_d0>.
    Found 9-bit adder for signal <n0923> created at line 85.
    Found 32-bit adder for signal <n0897> created at line 103.
    Found 32-bit adder for signal <n0898> created at line 103.
    Found 32-bit adder for signal <n0899> created at line 103.
    Found 32-bit adder for signal <n0900> created at line 103.
    Found 32-bit adder for signal <n0901> created at line 103.
    Found 32-bit adder for signal <n0902> created at line 103.
    Found 32-bit adder for signal <n0903> created at line 103.
    Found 32-bit adder for signal <n0904> created at line 103.
    Found 32-bit adder for signal <n0905> created at line 103.
    Found 32-bit adder for signal <n0906> created at line 103.
    Found 32-bit adder for signal <n0907> created at line 103.
    Found 32-bit adder for signal <n0908> created at line 103.
    Found 32-bit adder for signal <n0909> created at line 103.
    Found 32-bit adder for signal <n0910> created at line 103.
    Found 32-bit adder for signal <n0911> created at line 103.
    Found 32-bit adder for signal <n0912> created at line 103.
    Found 32-bit adder for signal <n0913> created at line 103.
    Found 32-bit adder for signal <n0914> created at line 103.
    Found 32-bit adder for signal <n0895> created at line 106.
    Found 32-bit shifter logical left for signal <n0989> created at line 106
    Found 15-bit 18-to-1 multiplexer for signal <op_num[4]_X_31_o_wide_mux_119_OUT> created at line 106.
    Found 9-bit comparator greater for signal <GND_34_o_BUS_0001_LessThan_6_o> created at line 84
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred 271 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <env_rate_counter> synthesized.

Synthesizing Unit <tremolo>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/tremolo.v".
    Found 5-bit register for signal <am_val>.
    Found 14-bit register for signal <tremolo_index>.
    Found 14-bit adder for signal <tremolo_index[13]_GND_37_o_add_3_OUT> created at line 79.
    Found 32-bit adder for signal <GND_37_o_GND_37_o_add_11_OUT> created at line 82.
    Found 6-bit comparator greater for signal <GND_37_o_am_val_tmp0[5]_LessThan_10_o> created at line 82
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <tremolo> synthesized.

Synthesizing Unit <phase_generator>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/phase_generator.v".
WARNING:Xst:647 - Input <modulation<12:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 360-bit register for signal <n0091[359:0]>.
    Found 13-bit register for signal <out>.
    Found 2-bit register for signal <sample_clk_en_delayed>.
    Found 20-bit adder for signal <op_num[4]_phase_inc[19]_add_46_OUT> created at line 125.
    Found 20-bit adder for signal <n0217> created at line 126.
    Found 20-bit adder for signal <rhythm_phase[19]_modulation[9]_add_67_OUT> created at line 126.
    Found 13-bit adder for signal <n0222> created at line 140.
    Found 12-bit adder for signal <n0224[11:0]> created at line 149.
    Found 13-bit shifter logical right for signal <tmp_out0[12]_log_sin_plus_gain[12]_shift_right_87_OUT> created at line 155
WARNING:Xst:3035 - Index value(s) does not match array range for signal <final_phase>, simulation mismatch.
    Found 18x20-bit single-port RAM <Mram_final_phase> for signal <final_phase>.
    Found 20-bit 18-to-1 multiplexer for signal <n0211> created at line 125.
    Found 13-bit 4-to-1 multiplexer for signal <tmp_out2> created at line 161.
    Found 32-bit comparator greater for signal <GND_38_o_tmp_out1[12]_LessThan_74_o> created at line 130
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred 375 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  46 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <phase_generator> synthesized.

Synthesizing Unit <calc_rhythm_phase>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/calc_rhythm_phase.v".
WARNING:Xst:647 - Input <phase_acc_17<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phase_acc_13<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <rand_num>.
    Found 32-bit adder for signal <GND_39_o_GND_39_o_add_21_OUT> created at line 107.
    Found 10-bit adder for signal <n0058> created at line 108.
    Found 32-bit shifter logical left for signal <GND_39_o_phase_bit[9]_shift_left_18_OUT> created at line 105
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <calc_rhythm_phase> synthesized.

Synthesizing Unit <opl3_log_sine_lut>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl3_log_sine_lut.v".
    Found 12-bit register for signal <out>.
    Found 256x12-bit Read Only RAM for signal <theta[7]_GND_41_o_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <opl3_log_sine_lut> synthesized.

Synthesizing Unit <opl3_exp_lut>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/opl3_exp_lut.v".
    Found 10-bit register for signal <out>.
    Found 256x10-bit Read Only RAM for signal <in[7]_GND_42_o_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <opl3_exp_lut> synthesized.

Synthesizing Unit <dac>.
    Related source file is "D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_system/pcores/sound_v1_00_a/hdl/verilog/dac.v".
    Found 13-bit register for signal <accumulator>.
    Found 13-bit adder for signal <n0006> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x32-bit dual-port RAM                             : 2
 16x7-bit single-port Read Only RAM                    : 1
 18x20-bit single-port RAM                             : 1
 256x10-bit single-port Read Only RAM                  : 1
 256x12-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 26
 20x3-bit multiplier                                   : 1
 20x4-bit multiplier                                   : 3
 20x5-bit multiplier                                   : 4
 9x8-bit multiplier                                    : 18
# Adders/Subtractors                                   : 121
 10-bit adder                                          : 24
 11-bit adder                                          : 2
 11-bit addsub                                         : 2
 12-bit adder                                          : 1
 13-bit adder                                          : 4
 14-bit adder                                          : 11
 15-bit adder                                          : 18
 16-bit adder                                          : 2
 17-bit adder                                          : 1
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 3-bit adder                                           : 1
 32-bit adder                                          : 21
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 18
# Registers                                            : 1488
 1-bit register                                        : 1214
 10-bit register                                       : 15
 11-bit register                                       : 2
 12-bit register                                       : 1
 13-bit register                                       : 40
 14-bit register                                       : 1
 15-bit register                                       : 18
 16-bit register                                       : 8
 17-bit register                                       : 1
 171-bit register                                      : 2
 19-bit register                                       : 2
 2-bit register                                        : 40
 20-bit register                                       : 1
 234-bit register                                      : 1
 24-bit register                                       : 1
 3-bit register                                        : 17
 32-bit register                                       : 3
 360-bit register                                      : 1
 4-bit register                                        : 92
 5-bit register                                        : 2
 6-bit register                                        : 18
 7-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 3
# Comparators                                          : 38
 10-bit comparator greater                             : 18
 11-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 2
 32-bit comparator greater                             : 11
 32-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 529
 1-bit 18-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 247
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 34
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 18-to-1 multiplexer                            : 2
 13-bit 2-to-1 multiplexer                             : 51
 13-bit 4-to-1 multiplexer                             : 1
 15-bit 18-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 19
 17-bit 2-to-1 multiplexer                             : 2
 19-bit 9-to-1 multiplexer                             : 2
 2-bit 18-to-1 multiplexer                             : 2
 20-bit 13-to-1 multiplexer                            : 1
 20-bit 18-to-1 multiplexer                            : 1
 20-bit 2-to-1 multiplexer                             : 25
 22-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 51
 32-bit 2-to-1 multiplexer                             : 58
 4-bit 18-to-1 multiplexer                             : 5
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 18-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 18-to-1 multiplexer                             : 1
# Logic shifters                                       : 5
 13-bit shifter logical right                          : 1
 20-bit shifter logical left                           : 1
 22-bit shifter logical left                           : 1
 32-bit shifter logical left                           : 2
# FSMs                                                 : 1
# Xors                                                 : 7
 10-bit xor2                                           : 1
 16-bit xor2                                           : 2
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <env_rate_counter>.
The following registers are absorbed into accumulator <counter<16>_01>: 1 register on signal <counter<16>_01>.
The following registers are absorbed into accumulator <counter<15>_01>: 1 register on signal <counter<15>_01>.
The following registers are absorbed into accumulator <counter<17>_01>: 1 register on signal <counter<17>_01>.
The following registers are absorbed into accumulator <counter<13>_01>: 1 register on signal <counter<13>_01>.
The following registers are absorbed into accumulator <counter<12>_01>: 1 register on signal <counter<12>_01>.
The following registers are absorbed into accumulator <counter<14>_01>: 1 register on signal <counter<14>_01>.
The following registers are absorbed into accumulator <counter<10>_01>: 1 register on signal <counter<10>_01>.
The following registers are absorbed into accumulator <counter<9>_01>: 1 register on signal <counter<9>_01>.
The following registers are absorbed into accumulator <counter<11>_01>: 1 register on signal <counter<11>_01>.
The following registers are absorbed into accumulator <counter<7>_01>: 1 register on signal <counter<7>_01>.
The following registers are absorbed into accumulator <counter<6>_01>: 1 register on signal <counter<6>_01>.
The following registers are absorbed into accumulator <counter<8>_01>: 1 register on signal <counter<8>_01>.
The following registers are absorbed into accumulator <counter<4>_01>: 1 register on signal <counter<4>_01>.
The following registers are absorbed into accumulator <counter<3>_01>: 1 register on signal <counter<3>_01>.
The following registers are absorbed into accumulator <counter<5>_01>: 1 register on signal <counter<5>_01>.
The following registers are absorbed into accumulator <counter<1>_01>: 1 register on signal <counter<1>_01>.
The following registers are absorbed into accumulator <counter<2>_01>: 1 register on signal <counter<2>_01>.
The following registers are absorbed into accumulator <counter<0>_01>: 1 register on signal <counter<0>_01>.
Unit <env_rate_counter> synthesized (advanced).

Synthesizing (advanced) Unit <ksl_add_rom>.
INFO:Xst:3231 - The small RAM <Mram_fnum_shifted[3]_GND_33_o_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fnum>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ksl_add_rom> synthesized (advanced).

Synthesizing (advanced) Unit <opl2>.
The following registers are absorbed into accumulator <channel_a_acc_pre_clamp>: 1 register on signal <channel_a_acc_pre_clamp>.
The following registers are absorbed into accumulator <channel_b_acc_pre_clamp>: 1 register on signal <channel_b_acc_pre_clamp>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
The following registers are absorbed into counter <delay_counter>: 1 register on signal <delay_counter>.
The following registers are absorbed into counter <channel>: 1 register on signal <channel>.
Unit <opl2> synthesized (advanced).

Synthesizing (advanced) Unit <opl3_exp_lut>.
INFO:Xst:3226 - The RAM <Mram_in[7]_GND_42_o_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 10-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <opl3_exp_lut> synthesized (advanced).

Synthesizing (advanced) Unit <opl3_log_sine_lut>.
INFO:Xst:3226 - The RAM <Mram_theta[7]_GND_41_o_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <theta>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <opl3_log_sine_lut> synthesized (advanced).

Synthesizing (advanced) Unit <phase_generator>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_final_phase> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 18-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <sample_clk_en_delayed<1>> | high     |
    |     addrA          | connected to signal <op_num>        |          |
    |     diA            | connected to signal <_n0301>        |          |
    -----------------------------------------------------------------------
Unit <phase_generator> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

Synthesizing (advanced) Unit <syn_fifo>.
The following registers are absorbed into counter <rd_pointer>: 1 register on signal <rd_pointer>.
The following registers are absorbed into counter <wr_pointer>: 1 register on signal <wr_pointer>.
The following registers are absorbed into counter <status_cnt>: 1 register on signal <status_cnt>.
INFO:Xst:3217 - HDL ADVISOR - Register <data_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_ram> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_pointer>    |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     addrB          | connected to signal <rd_pointer>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <syn_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <tremolo>.
The following registers are absorbed into counter <tremolo_index>: 1 register on signal <tremolo_index>.
Unit <tremolo> synthesized (advanced).

Synthesizing (advanced) Unit <user_logic>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <opl2_counter>: 1 register on signal <opl2_counter>.
Unit <user_logic> synthesized (advanced).

Synthesizing (advanced) Unit <vibrato>.
The following registers are absorbed into counter <vibrato_index>: 1 register on signal <vibrato_index>.
Unit <vibrato> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x32-bit dual-port distributed RAM                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 18x20-bit single-port distributed RAM                 : 1
 256x10-bit single-port block Read Only RAM            : 1
 256x12-bit single-port block Read Only RAM            : 1
# Multipliers                                          : 26
 20x3-bit multiplier                                   : 1
 20x4-bit multiplier                                   : 3
 20x5-bit multiplier                                   : 4
 9x8-bit multiplier                                    : 18
# Adders/Subtractors                                   : 69
 10-bit adder                                          : 19
 11-bit adder                                          : 2
 12-bit adder                                          : 1
 13-bit adder                                          : 3
 14-bit adder                                          : 10
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 4
 32-bit adder                                          : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
 9-bit subtractor borrow in                            : 18
# Counters                                             : 14
 10-bit up counter                                     : 4
 11-bit updown counter                                 : 2
 13-bit up counter                                     : 1
 14-bit up counter                                     : 1
 16-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 20
 15-bit up accumulator                                 : 18
 19-bit up accumulator                                 : 2
# Registers                                            : 3673
 Flip-Flops                                            : 3673
# Comparators                                          : 38
 10-bit comparator greater                             : 18
 11-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 2
 32-bit comparator greater                             : 11
 32-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 663
 1-bit 18-to-1 multiplexer                             : 21
 1-bit 2-to-1 multiplexer                              : 390
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 26
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 18-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 51
 13-bit 4-to-1 multiplexer                             : 1
 15-bit 18-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 17
 17-bit 2-to-1 multiplexer                             : 2
 19-bit 9-to-1 multiplexer                             : 2
 2-bit 18-to-1 multiplexer                             : 2
 20-bit 13-to-1 multiplexer                            : 1
 20-bit 18-to-1 multiplexer                            : 1
 20-bit 2-to-1 multiplexer                             : 24
 22-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 42
 32-bit 2-to-1 multiplexer                             : 58
 4-bit 18-to-1 multiplexer                             : 5
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 18-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 18-to-1 multiplexer                             : 1
# Logic shifters                                       : 5
 13-bit shifter logical right                          : 1
 20-bit shifter logical left                           : 1
 22-bit shifter logical left                           : 1
 32-bit shifter logical left                           : 2
# FSMs                                                 : 1
# Xors                                                 : 7
 10-bit xor2                                           : 1
 16-bit xor2                                           : 2
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
WARNING:Xst:2677 - Node <Mram_final_phase1> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <Mram_final_phase2> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <Mram_final_phase3> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <Mram_final_phase6> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <Mram_final_phase4> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <Mram_final_phase5> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <Mram_final_phase7> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <Mram_final_phase8> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <Mram_final_phase9> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <Mram_final_phase10> of sequential type is unconnected in block <phase_generator>.
WARNING:Xst:2677 - Node <fifo_left_0> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <fifo_left_1> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <fifo_left_2> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <fifo_left_3> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <fifo_right_0> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <fifo_right_1> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <fifo_right_2> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <fifo_right_3> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/data_out_19> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/data_out_18> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/data_out_17> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/data_out_16> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/data_out_3> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/data_out_2> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/data_out_1> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/data_out_0> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram1> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram2> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram3> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram4> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram5> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram6> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram7> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram8> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram9> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram10> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram11> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram14> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram12> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram13> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram15> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <sound_fifo/Mram_ram16> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:1293 - FF/Latch <rand_num_23> has a constant value of 0 in block <calc_rhythm_phase>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <channel_a_acc_pre_clamp_p_0_70> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_a_acc_pre_clamp_p_0_71> <channel_a_acc_pre_clamp_p_0_72> <channel_a_acc_pre_clamp_p_0_73> <channel_a_acc_pre_clamp_p_0_74> <channel_a_acc_pre_clamp_p_0_75> 
INFO:Xst:2261 - The FF/Latch <channel_a_acc_pre_clamp_p_0_165> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_a_acc_pre_clamp_p_0_166> <channel_a_acc_pre_clamp_p_0_167> <channel_a_acc_pre_clamp_p_0_168> <channel_a_acc_pre_clamp_p_0_169> <channel_a_acc_pre_clamp_p_0_170> 
INFO:Xst:2261 - The FF/Latch <channel_b_acc_pre_clamp_p_0_89> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_b_acc_pre_clamp_p_0_90> <channel_b_acc_pre_clamp_p_0_91> <channel_b_acc_pre_clamp_p_0_92> <channel_b_acc_pre_clamp_p_0_93> <channel_b_acc_pre_clamp_p_0_94> 
INFO:Xst:2261 - The FF/Latch <channel_b_acc_pre_clamp_p_0_13> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_b_acc_pre_clamp_p_0_14> <channel_b_acc_pre_clamp_p_0_15> <channel_b_acc_pre_clamp_p_0_16> <channel_b_acc_pre_clamp_p_0_17> <channel_b_acc_pre_clamp_p_0_18> 
INFO:Xst:2261 - The FF/Latch <channel_a_acc_pre_clamp_p_0_89> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_a_acc_pre_clamp_p_0_90> <channel_a_acc_pre_clamp_p_0_91> <channel_a_acc_pre_clamp_p_0_92> <channel_a_acc_pre_clamp_p_0_93> <channel_a_acc_pre_clamp_p_0_94> 
INFO:Xst:2261 - The FF/Latch <channel_b_acc_pre_clamp_p_0_108> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_b_acc_pre_clamp_p_0_109> <channel_b_acc_pre_clamp_p_0_110> <channel_b_acc_pre_clamp_p_0_111> <channel_b_acc_pre_clamp_p_0_112> <channel_b_acc_pre_clamp_p_0_113> 
INFO:Xst:2261 - The FF/Latch <channel_a_acc_pre_clamp_p_0_13> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_a_acc_pre_clamp_p_0_14> <channel_a_acc_pre_clamp_p_0_15> <channel_a_acc_pre_clamp_p_0_16> <channel_a_acc_pre_clamp_p_0_17> <channel_a_acc_pre_clamp_p_0_18> 
INFO:Xst:2261 - The FF/Latch <channel_b_acc_pre_clamp_p_0_32> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_b_acc_pre_clamp_p_0_33> <channel_b_acc_pre_clamp_p_0_34> <channel_b_acc_pre_clamp_p_0_35> <channel_b_acc_pre_clamp_p_0_36> <channel_b_acc_pre_clamp_p_0_37> 
INFO:Xst:2261 - The FF/Latch <channel_a_acc_pre_clamp_p_0_108> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_a_acc_pre_clamp_p_0_109> <channel_a_acc_pre_clamp_p_0_110> <channel_a_acc_pre_clamp_p_0_111> <channel_a_acc_pre_clamp_p_0_112> <channel_a_acc_pre_clamp_p_0_113> 
INFO:Xst:2261 - The FF/Latch <channel_b_acc_pre_clamp_p_0_127> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_b_acc_pre_clamp_p_0_128> <channel_b_acc_pre_clamp_p_0_129> <channel_b_acc_pre_clamp_p_0_130> <channel_b_acc_pre_clamp_p_0_131> <channel_b_acc_pre_clamp_p_0_132> 
INFO:Xst:2261 - The FF/Latch <channel_a_acc_pre_clamp_p_0_32> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_a_acc_pre_clamp_p_0_33> <channel_a_acc_pre_clamp_p_0_34> <channel_a_acc_pre_clamp_p_0_35> <channel_a_acc_pre_clamp_p_0_36> <channel_a_acc_pre_clamp_p_0_37> 
INFO:Xst:2261 - The FF/Latch <channel_b_acc_pre_clamp_p_0_51> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_b_acc_pre_clamp_p_0_52> <channel_b_acc_pre_clamp_p_0_53> <channel_b_acc_pre_clamp_p_0_54> <channel_b_acc_pre_clamp_p_0_55> <channel_b_acc_pre_clamp_p_0_56> 
INFO:Xst:2261 - The FF/Latch <channel_a_acc_pre_clamp_p_0_127> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_a_acc_pre_clamp_p_0_128> <channel_a_acc_pre_clamp_p_0_129> <channel_a_acc_pre_clamp_p_0_130> <channel_a_acc_pre_clamp_p_0_131> <channel_a_acc_pre_clamp_p_0_132> 
INFO:Xst:2261 - The FF/Latch <channel_b_acc_pre_clamp_p_0_146> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_b_acc_pre_clamp_p_0_147> <channel_b_acc_pre_clamp_p_0_148> <channel_b_acc_pre_clamp_p_0_149> <channel_b_acc_pre_clamp_p_0_150> <channel_b_acc_pre_clamp_p_0_151> 
INFO:Xst:2261 - The FF/Latch <channel_a_acc_pre_clamp_p_0_51> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_a_acc_pre_clamp_p_0_52> <channel_a_acc_pre_clamp_p_0_53> <channel_a_acc_pre_clamp_p_0_54> <channel_a_acc_pre_clamp_p_0_55> <channel_a_acc_pre_clamp_p_0_56> 
INFO:Xst:2261 - The FF/Latch <channel_b_acc_pre_clamp_p_0_70> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_b_acc_pre_clamp_p_0_71> <channel_b_acc_pre_clamp_p_0_72> <channel_b_acc_pre_clamp_p_0_73> <channel_b_acc_pre_clamp_p_0_74> <channel_b_acc_pre_clamp_p_0_75> 
INFO:Xst:2261 - The FF/Latch <channel_a_acc_pre_clamp_p_0_146> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_a_acc_pre_clamp_p_0_147> <channel_a_acc_pre_clamp_p_0_148> <channel_a_acc_pre_clamp_p_0_149> <channel_a_acc_pre_clamp_p_0_150> <channel_a_acc_pre_clamp_p_0_151> 
INFO:Xst:2261 - The FF/Latch <channel_b_acc_pre_clamp_p_0_165> in Unit <opl2> is equivalent to the following 5 FFs/Latches, which will be removed : <channel_b_acc_pre_clamp_p_0_166> <channel_b_acc_pre_clamp_p_0_167> <channel_b_acc_pre_clamp_p_0_168> <channel_b_acc_pre_clamp_p_0_169> <channel_b_acc_pre_clamp_p_0_170> 
INFO:Xst:2261 - The FF/Latch <vib_val_3> in Unit <vibrato> is equivalent to the following 6 FFs/Latches, which will be removed : <vib_val_4> <vib_val_5> <vib_val_6> <vib_val_7> <vib_val_8> <vib_val_9> 

Optimizing unit <mb_system_sound_0_wrapper> ...

Optimizing unit <dac> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <user_logic> ...

Optimizing unit <opl2> ...

Optimizing unit <operator> ...

Optimizing unit <envelope_generator> ...

Optimizing unit <env_rate_counter> ...

Optimizing unit <tremolo> ...

Optimizing unit <ksl_add_rom> ...

Optimizing unit <phase_generator> ...

Optimizing unit <calc_rhythm_phase> ...

Optimizing unit <calc_phase_inc> ...

Optimizing unit <vibrato> ...
WARNING:Xst:1293 - FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <mb_system_sound_0_wrapper>.
WARNING:Xst:2677 - Node <sound_0/USER_LOGIC_I/opl2/channel_b_15> of sequential type is unconnected in block <mb_system_sound_0_wrapper>.
WARNING:Xst:2677 - Node <sound_0/USER_LOGIC_I/opl2/channel_a_15> of sequential type is unconnected in block <mb_system_sound_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<16>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<15>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<12>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<17>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<13>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<14>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<10>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<9>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<11>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<8>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<7>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<6>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<5>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<4>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<3>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<0>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<1>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/counter<2>_01_14> (without init value) has a constant value of 0 in block <mb_system_sound_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_178> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_95> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_228> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_7> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_233> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_12> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_183> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_13> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[3].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[3].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_179> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_105> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_229> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_8> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_184> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_21> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[3].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[3].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_190> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_81> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_185> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_31> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_191> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_91> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_186> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_41> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_192> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_101> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_187> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_51> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_193> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_111> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/sample_clk_en_delayed_0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/sample_clk_en_d0> <sound_0/USER_LOGIC_I/opl2/operator_inst/phase_generator/sample_clk_en_delayed_0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_188> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_61> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_194> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_121> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/sample_clk_en_delayed_1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/phase_generator/sample_clk_en_delayed_1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_189> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_71> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_195> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_03> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_196> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_15> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_197> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_23> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_198> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_33> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_199> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_43> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[4].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[4].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[4].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[4].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[5].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[5].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[5].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[5].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[6].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[6].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[6].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[6].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[7].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[7].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[7].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[7].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[8].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[8].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[8].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[8].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[9].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[9].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[9].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[9].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[10].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[10].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[10].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[10].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[11].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[11].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[11].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[11].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_10> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1015> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_11> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1116> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_12> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1215> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_13> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_017> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_14> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_136> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_15> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_217> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_20> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_717> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_16> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_317> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_21> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_817> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_17> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_417> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_22> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_917> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_18> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_517> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_23> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1017> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_19> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_617> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_24> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1118> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_30> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_416> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_25> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1217> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_26> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_016> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_31> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_516> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_27> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_135> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_32> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_616> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_28> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_216> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_33> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_716> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_29> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_316> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_34> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_816> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_40> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_131> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_35> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_916> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_41> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_212> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_36> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1016> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_42> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_312> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_37> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1117> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_43> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_412> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_38> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1216> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_44> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_512> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_39> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_012> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_50> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1113> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_45> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_612> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_51> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1212> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_46> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_712> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_52> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_014> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_47> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_812> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_53> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_133> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_48> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_912> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_54> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_214> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_49> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1012> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_60> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_814> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_55> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_314> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_61> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_914> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_56> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_414> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_62> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1014> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_57> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_514> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_63> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1115> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_58> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_614> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_59> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_714> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_64> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1214> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_70> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_513> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_65> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_013> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_71> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_613> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_66> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_132> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_67> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_213> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_72> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_713> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_68> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_313> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_73> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_813> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_69> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_413> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_74> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_913> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_80> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_29> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_75> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1013> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_81> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_39> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_76> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1114> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_82> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_49> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_77> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1213> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_83> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_59> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_78> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_09> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_84> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_69> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_79> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_119> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_90> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_129> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_85> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_79> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_86> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_89> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_91> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_011> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_87> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_99> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_92> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_130> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_88> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_109> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_93> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_211> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_89> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1110> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_94> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_311> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_95> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_411> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_96> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_511> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_97> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_611> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_98> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_711> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_99> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_811> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[0].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[0].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[0].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[0].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_100> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_911> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_101> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1011> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_102> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1112> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_103> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1211> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_104> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_010> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_110> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_610> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_105> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_120> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_111> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_710> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_106> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_210> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_112> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_810> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_107> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_310> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_113> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_910> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_108> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_410> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_109> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_510> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_114> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1010> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_115> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1111> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_120> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_38> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_116> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1210> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_121> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_48> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_122> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_58> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_117> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_08> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_123> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_68> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_118> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_110> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[1].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[1].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_124> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_78> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_119> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_28> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[1].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[1].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_125> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_88> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_130> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_07> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_126> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_98> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_131> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_19> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_127> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_108> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_132> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_27> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_128> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_118> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_133> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_37> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_134> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_47> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_129> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_128> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_135> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_57> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_140> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_107> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_136> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_67> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_141> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_117> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_015> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_137> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_77> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_142> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_127> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_134> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_138> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_87> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_143> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_04> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_2> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_215> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_139> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_97> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_144> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_16> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_3> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_315> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_4> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_415> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_200> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_53> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_145> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_24> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_150> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_74> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_5> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_515> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_201> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_63> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_146> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_34> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_151> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_84> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_6> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_615> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_202> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_73> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_147> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_44> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_152> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_94> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[2].key_off_edge_detect/in_r0> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[2].key_on_edge_detect/in_r0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_203> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_83> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_148> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_54> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_153> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_104> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_7> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_715> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[2].key_off_edge_detect/in_r1> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/detect[2].key_on_edge_detect/in_r1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_204> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_93> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_149> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_64> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_154> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_114> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_8> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_815> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_160> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_46> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_210> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_22> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_205> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_103> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_155> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_124> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_9> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_915> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_156> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_06> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_211> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_32> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_206> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_113> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_161> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_56> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_157> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_18> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_212> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_42> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_207> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_123> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_162> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_66> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_158> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_26> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_208> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_02> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_213> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_52> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_163> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_76> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_159> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_36> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_209> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_14> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_214> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_62> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_164> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_86> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_170> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_17> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_215> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_72> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_220> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_122> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_165> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_96> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_171> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_25> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_221> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_0> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_216> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_82> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_166> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_106> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_172> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_35> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_222> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_1> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_217> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_92> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_167> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_116> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_173> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_45> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_223> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_2> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_218> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_102> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_168> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_126> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_169> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_05> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_224> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_3> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_219> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_112> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_174> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_55> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_175> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_65> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_225> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_4> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_230> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_9> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_180> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_115> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_176> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_75> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_226> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_5> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_231> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_10> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_181> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_125> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_177> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_85> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_227> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_6> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_232> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_11> 
INFO:Xst:2261 - The FF/Latch <sound_0/USER_LOGIC_I/opl2/operator_out_0_182> in Unit <mb_system_sound_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sound_0/USER_LOGIC_I/opl2/operator_inst/feedback1_01> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mb_system_sound_0_wrapper, actual ratio is 25.
FlipFlop sound_0/USER_LOGIC_I/opl2/delay_state_0 has been replicated 2 time(s)
FlipFlop sound_0/USER_LOGIC_I/opl2/delay_state_1 has been replicated 2 time(s)
FlipFlop sound_0/USER_LOGIC_I/opl2/delay_state_2 has been replicated 3 time(s)
FlipFlop sound_0/USER_LOGIC_I/opl2/delay_state_3 has been replicated 4 time(s)
FlipFlop sound_0/USER_LOGIC_I/opl2/delay_state_4 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mb_system_sound_0_wrapper> :
	Found 14-bit shift register for signal <sound_0/USER_LOGIC_I/opl2/operator_inst/phase_generator/calc_rhythm_phase/rand_num_9>.
	Found 6-bit shift register for signal <sound_0/USER_LOGIC_I/opl2/operator_inst/phase_generator/calc_rhythm_phase/rand_num_1>.
Unit <mb_system_sound_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3702
 Flip-Flops                                            : 3702
# Shift Registers                                      : 2
 14-bit shift register                                 : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mb_system_sound_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6993
#      GND                         : 1
#      INV                         : 66
#      LUT1                        : 198
#      LUT2                        : 607
#      LUT3                        : 527
#      LUT4                        : 640
#      LUT5                        : 669
#      LUT6                        : 1666
#      MUXCY                       : 1154
#      MUXF7                       : 240
#      MUXF8                       : 56
#      VCC                         : 1
#      XORCY                       : 1168
# FlipFlops/Latches                : 3704
#      FD                          : 365
#      FDCE                        : 118
#      FDE                         : 2805
#      FDR                         : 82
#      FDRE                        : 172
#      FDSE                        : 162
# RAMS                             : 380
#      RAM32X1S                    : 10
#      RAM64M                      : 304
#      RAM64X1D                    : 64
#      RAMB8BWER                   : 2
# Shift Registers                  : 2
#      SRLC16E                     : 2
# DSPs                             : 22
#      DSP48A1                     : 22

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3704  out of  54576     6%  
 Number of Slice LUTs:                 5729  out of  27288    20%  
    Number used as Logic:              4373  out of  27288    16%  
    Number used as Memory:             1356  out of   6408    21%  
       Number used as RAM:             1354
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7558
   Number with an unused Flip Flop:    3854  out of   7558    50%  
   Number with an unused LUT:          1829  out of   7558    24%  
   Number of fully used LUT-FF pairs:  1875  out of   7558    24%  
   Number of unique control sets:       277

IO Utilization: 
 Number of IOs:                         152
 Number of bonded IOBs:                   0  out of    218     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of DSP48A1s:                     22  out of     58    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                          | Load  |
-----------------------------------+----------------------------------------------------------------+-------+
S_AXI_ACLK                         | NONE(sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)| 1479  |
OPL2_clk                           | NONE(sound_0/USER_LOGIC_I/opl2/channel_a_acc_pre_clamp_18)     | 2607  |
-----------------------------------+----------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 17.486ns (Maximum Frequency: 57.188MHz)
   Minimum input arrival time before clock: 6.278ns
   Maximum output required time after clock: 2.278ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 8.593ns (frequency: 116.376MHz)
  Total number of paths / destination ports: 60525 / 5339
-------------------------------------------------------------------------
Delay:               8.593ns (Levels of Logic = 4)
  Source:            sound_0/USER_LOGIC_I/opl2_fifo_paused (FF)
  Destination:       sound_0/USER_LOGIC_I/opl2/opl2_reg<167>_0 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: sound_0/USER_LOGIC_I/opl2_fifo_paused to sound_0/USER_LOGIC_I/opl2/opl2_reg<167>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             64   0.447   1.868  sound_0/USER_LOGIC_I/opl2_fifo_paused (sound_0/USER_LOGIC_I/opl2_fifo_paused)
     LUT3:I0->O           35   0.205   1.699  sound_0/USER_LOGIC_I/Mmux_opl2_adr[7]_fifo_din[15]_mux_73_OUT61 (sound_0/USER_LOGIC_I/opl2_adr[7]_fifo_din[15]_mux_73_OUT<5>)
     LUT6:I0->O           29   0.203   1.594  sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_131_o11 (sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_131_o1)
     LUT5:I0->O            4   0.203   1.048  sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_150_o11 (sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_150_o1)
     LUT6:I0->O            8   0.203   0.802  sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_150_o1 (sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_150_o)
     FDE:CE                    0.322          sound_0/USER_LOGIC_I/opl2/opl2_reg<115>_7
    ----------------------------------------
    Total                      8.593ns (1.583ns logic, 7.010ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPL2_clk'
  Clock period: 17.486ns (frequency: 57.188MHz)
  Total number of paths / destination ports: 857264334 / 4368
-------------------------------------------------------------------------
Delay:               17.486ns (Levels of Logic = 34)
  Source:            sound_0/USER_LOGIC_I/opl2/delay_state_3_1 (FF)
  Destination:       sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_int<17>_8 (FF)
  Source Clock:      OPL2_clk rising
  Destination Clock: OPL2_clk rising

  Data Path: sound_0/USER_LOGIC_I/opl2/delay_state_3_1 to sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_int<17>_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.201  sound_0/USER_LOGIC_I/opl2/delay_state_3_1 (sound_0/USER_LOGIC_I/opl2/delay_state_3_1)
     LUT5:I0->O            7   0.203   0.878  sound_0/USER_LOGIC_I/opl2/Mmux_op_num11_3 (sound_0/USER_LOGIC_I/opl2/Mmux_op_num11_2)
     LUT6:I4->O            1   0.203   0.827  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Mmux_op_num[4]_X_29_o_wide_mux_72_OUT<0>_91 (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Mmux_op_num[4]_X_29_o_wide_mux_72_OUT<0>_91)
     LUT6:I2->O            1   0.203   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Mmux_op_num[4]_X_29_o_wide_mux_72_OUT<0>_4 (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Mmux_op_num[4]_X_29_o_wide_mux_72_OUT<0>_4)
     MUXF7:I0->O          28   0.131   1.339  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Mmux_op_num[4]_X_29_o_wide_mux_72_OUT<0>_2_f7 (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/op_num[4]_X_29_o_wide_mux_72_OUT<0>)
     LUT5:I3->O            1   0.203   0.684  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Mmux_requested_rate21_1 (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Mmux_requested_rate21)
     LUT3:I1->O           17   0.203   1.132  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0923_lut<3>1 (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0923_lut<3>)
     LUT6:I4->O           16   0.203   1.233  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Mmux_n089141 (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/n0891<3>1)
     LUT6:I3->O           19   0.205   1.072  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Sh691 (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Sh69)
     LUT2:I1->O            1   0.205   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_lut<5> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_lut<5>)
     MUXCY:S->O            1   0.172   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<5> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<6> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<7> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<8> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<9> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<10> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<11> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<12> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<13> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<14> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<15> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<16> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_cy<16>)
     XORCY:CI->O          37   0.180   1.362  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_rate_counter/Madd_n0895_Madd_xor<17> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/rate_counter_overflow<2>)
     DSP48A1:A2->M3        1   2.835   0.580  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Mmult_n1523 (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/n1523<3>)
     LUT2:I1->O            1   0.205   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_lut<0> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<0> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<1> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<2> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<3> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<4> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<5> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<6> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<7> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_cy<7>)
     XORCY:CI->O           1   0.180   0.580  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Msub_GND_32_o_GND_32_o_sub_94_OUT<8:0>_Madd_xor<8> (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/GND_32_o_GND_32_o_sub_94_OUT<8>)
     LUT6:I5->O            1   0.205   0.000  sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/Mmux_env_int[0][8]_GND_32_o_MUX_8007_o11 (sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_int[0][8]_GND_32_o_MUX_8007_o)
     FDSE:D                    0.102          sound_0/USER_LOGIC_I/opl2/operator_inst/envelope_generator/env_int<0>_8
    ----------------------------------------
    Total                     17.486ns (6.599ns logic, 10.887ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 8296 / 2645
-------------------------------------------------------------------------
Offset:              6.278ns (Levels of Logic = 4)
  Source:            S_AXI_WDATA<13> (PAD)
  Destination:       sound_0/USER_LOGIC_I/opl2/opl2_reg<167>_0 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_WDATA<13> to sound_0/USER_LOGIC_I/opl2/opl2_reg<167>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I2->O           35   0.205   1.699  sound_0/USER_LOGIC_I/Mmux_opl2_adr[7]_fifo_din[15]_mux_73_OUT61 (sound_0/USER_LOGIC_I/opl2_adr[7]_fifo_din[15]_mux_73_OUT<5>)
     LUT6:I0->O           29   0.203   1.594  sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_131_o11 (sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_131_o1)
     LUT5:I0->O            4   0.203   1.048  sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_150_o11 (sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_150_o1)
     LUT6:I0->O            8   0.203   0.802  sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_150_o1 (sound_0/USER_LOGIC_I/opl2/opl2_we_GND_23_o_AND_150_o)
     FDE:CE                    0.322          sound_0/USER_LOGIC_I/opl2/opl2_reg<115>_7
    ----------------------------------------
    Total                      6.278ns (1.137ns logic, 5.141ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 44 / 24
-------------------------------------------------------------------------
Offset:              2.278ns (Levels of Logic = 1)
  Source:            sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       S_AXI_ARREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to S_AXI_ARREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             30   0.447   1.628  sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT6:I0->O            2   0.203   0.000  sound_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY)
    ----------------------------------------
    Total                      2.278ns (0.650ns logic, 1.628ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OPL2_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OPL2_clk       |   17.486|         |         |         |
S_AXI_ACLK     |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OPL2_clk       |    4.009|         |         |         |
S_AXI_ACLK     |    8.593|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 48.00 secs
Total CPU time to Xst completion: 48.08 secs
 
--> 

Total memory usage is 419152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  201 (   0 filtered)
Number of infos    :  291 (   0 filtered)

