{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636580828988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636580829004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 23:47:08 2021 " "Processing started: Wed Nov 10 23:47:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636580829004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636580829004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off muxbuffer -c muxbuffer " "Command: quartus_map --read_settings_files=on --write_settings_files=off muxbuffer -c muxbuffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636580829004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636580830497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636580830497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/masha/onedrive/desktop/my verilog/myveriloglab1/mux4buffer/rtlcode/muxbuffer.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/masha/onedrive/desktop/my verilog/myveriloglab1/mux4buffer/rtlcode/muxbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_rtl " "Found entity 1: decoder_rtl" {  } { { "../RTLcode/muxbuffer.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/mux4buffer/RTLcode/muxbuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636580845850 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxbuffer " "Found entity 2: muxbuffer" {  } { { "../RTLcode/muxbuffer.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/mux4buffer/RTLcode/muxbuffer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636580845850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636580845850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "muxbuffer " "Elaborating entity \"muxbuffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636580845918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_rtl decoder_rtl:decoderone " "Elaborating entity \"decoder_rtl\" for hierarchy \"decoder_rtl:decoderone\"" {  } { { "../RTLcode/muxbuffer.v" "decoderone" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/mux4buffer/RTLcode/muxbuffer.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636580845938 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tribufferone " "Converted tri-state buffer \"tribufferone\" feeding internal logic into a wire" {  } { { "../RTLcode/muxbuffer.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/mux4buffer/RTLcode/muxbuffer.v" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636580846114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tribuffertwo " "Converted tri-state buffer \"tribuffertwo\" feeding internal logic into a wire" {  } { { "../RTLcode/muxbuffer.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/mux4buffer/RTLcode/muxbuffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636580846114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tribufferthree " "Converted tri-state buffer \"tribufferthree\" feeding internal logic into a wire" {  } { { "../RTLcode/muxbuffer.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/mux4buffer/RTLcode/muxbuffer.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636580846114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tribufferfour " "Converted tri-state buffer \"tribufferfour\" feeding internal logic into a wire" {  } { { "../RTLcode/muxbuffer.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/mux4buffer/RTLcode/muxbuffer.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636580846114 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1636580846114 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s1 " "No output dependent on input pin \"s1\"" {  } { { "../RTLcode/muxbuffer.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/mux4buffer/RTLcode/muxbuffer.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636580846339 "|muxbuffer|s1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s0 " "No output dependent on input pin \"s0\"" {  } { { "../RTLcode/muxbuffer.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/mux4buffer/RTLcode/muxbuffer.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636580846339 "|muxbuffer|s0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1636580846339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636580846339 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636580846339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636580846339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636580846339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636580846423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 23:47:26 2021 " "Processing ended: Wed Nov 10 23:47:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636580846423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636580846423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636580846423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636580846423 ""}
