# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../ECE385_Lab7.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../ECE385_Lab7.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../ECE385_Lab7.gen/sources_1/ip/clk_wiz_0" \
"../../../../ECE385_Lab7.srcs/sources_1/new/gamefsm.sv" \
"../../../../ECE385_Lab7.srcs/sim_1/new/test_for_fsm.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
