<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.01.08.16:59:51"
 outputDirectory="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL006YE144A7G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avalon_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8589934592" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avalon_slave_address"
       direction="input"
       role="address"
       width="32" />
   <port name="avalon_slave_read" direction="input" role="read" width="1" />
   <port
       name="avalon_slave_readdata"
       direction="output"
       role="readdata"
       width="16" />
   <port name="avalon_slave_write" direction="input" role="write" width="1" />
   <port
       name="avalon_slave_writedata"
       direction="input"
       role="writedata"
       width="16" />
   <port
       name="avalon_slave_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="avalon_slave_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="avalon_slave_burstcount"
       direction="input"
       role="burstcount"
       width="11" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="hyperbus_clock" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hyperbus_clock_outclk"
       direction="output"
       role="outclk"
       width="1" />
  </interface>
  <interface name="hyperbus_master" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port
       name="hyperbus_master_chipselect"
       direction="output"
       role="chipselect"
       width="1" />
   <port name="hyperbus_master_data" direction="bidir" role="data" width="8" />
   <port
       name="hyperbus_master_memory_reset"
       direction="output"
       role="memory_reset"
       width="1" />
   <port
       name="hyperbus_master_strobe"
       direction="bidir"
       role="strobe"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="avs_hram_converter_TEST_basic:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10CL006YE144A7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1704729590,AUTO_UNIQUE_ID=(avs_hram_converter:1.0:AUTO_DEVICE=10CL006YE144A7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7(avs_hram_mainconv:1.0:drive_strength=0)(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clkctrl:1.0:AUTO_DEVICE=10CL006YE144A7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=0,AUTO_UNIQUE_ID=avs_hram_converter_clkctrl(altclkctrl:22.1:CLOCK_TYPE=1,DEVICE_FAMILY=Cyclone 10 LP,ENA_REGISTER_MODE=1,GUI_USE_ENA=true,NUMBER_OF_CLOCKS=1,USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION=false))(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:22.1:)(reset:22.1:))(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock:22.1:)(reset:22.1:)"
   instancePathKey="avs_hram_converter_TEST_basic"
   kind="avs_hram_converter_TEST_basic"
   version="1.0"
   name="avs_hram_converter_TEST_basic">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1704729590" />
  <parameter name="AUTO_DEVICE" value="10CL006YE144A7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/avs_hram_converter_TEST_basic.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter_TEST_basic_avs_hram_converter.v"
       type="VERILOG" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/d_flipflop.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/dff_negedge.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/sr_flipflop.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/t_flipflop.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/reg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/reg_negedge.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/mux_2to1.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/mux_4to1.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/CA_builder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/CA_unpacker.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/comparator_Nbit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/counter_Nbit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/conf_builder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/decoder_2bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/fulladder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/halfadder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/SDR_to_DDR_converter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/timer_14bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/tristate_buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/voter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/adder_22bit_1pipe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/counter_11bit_updown.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/dll_90.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/pll_x8.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/DDR_to_SDR_converter_EU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/DDR_to_SDR_converter_CU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/DDR_to_SDR_converter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/synchronizer_CU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/synchronizer_EU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_mainconv_CU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_mainconv_EU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_mainconv.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl.vhd"
       type="VHDL" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/avs_hram_converter_hw.tcl" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/avs_hram_mainconv_hw.tcl" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/clkctrl.qsys" />
   <file
       path="/home/andrea/intelFPGA_lite/22.1std/ip/altera/megafunctions/altclkctrl/altclkctrl_hw.tcl" />
   <file
       path="/home/andrea/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 0 starting:avs_hram_converter_TEST_basic "avs_hram_converter_TEST_basic"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic"><![CDATA["<b>avs_hram_converter_TEST_basic</b>" reuses <b>avs_hram_converter</b> "<b>submodules/avs_hram_converter_TEST_basic_avs_hram_converter</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 0 starting:avs_hram_converter "submodules/avs_hram_converter_TEST_basic_avs_hram_converter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug" culprit="avs_hram_converter"><![CDATA["<b>avs_hram_converter</b>" reuses <b>avs_hram_mainconv</b> "<b>submodules/avs_hram_mainconv</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter"><![CDATA["<b>avs_hram_converter</b>" reuses <b>clkctrl</b> "<b>submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter"><![CDATA["<b>avs_hram_converter</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="avs_hram_converter"><![CDATA["<b>avs_hram_converter_TEST_basic</b>" instantiated <b>avs_hram_converter</b> "<b>avs_hram_converter</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 2 starting:avs_hram_mainconv "submodules/avs_hram_mainconv"</message>
   <message level="Info" culprit="avs_hram_mainconv"><![CDATA["<b>avs_hram_converter</b>" instantiated <b>avs_hram_mainconv</b> "<b>avs_hram_mainconv</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 1 starting:clkctrl "submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="clkctrl"><![CDATA["<b>clkctrl</b>" reuses <b>altclkctrl</b> "<b>submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0</b>"]]></message>
   <message level="Info" culprit="clkctrl"><![CDATA["<b>avs_hram_converter</b>" instantiated <b>clkctrl</b> "<b>clkctrl</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 0 starting:altclkctrl "submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0"</message>
   <message level="Info" culprit="altclkctrl_0">Generating top-level entity avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0.</message>
   <message level="Debug" culprit="altclkctrl_0">Current quartus bindir: /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/.</message>
   <message level="Info" culprit="altclkctrl_0"><![CDATA["<b>clkctrl</b>" instantiated <b>altclkctrl</b> "<b>altclkctrl_0</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>avs_hram_converter</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avs_hram_converter:1.0:AUTO_DEVICE=10CL006YE144A7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7(avs_hram_mainconv:1.0:drive_strength=0)(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clkctrl:1.0:AUTO_DEVICE=10CL006YE144A7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=0,AUTO_UNIQUE_ID=avs_hram_converter_clkctrl(altclkctrl:22.1:CLOCK_TYPE=1,DEVICE_FAMILY=Cyclone 10 LP,ENA_REGISTER_MODE=1,GUI_USE_ENA=true,NUMBER_OF_CLOCKS=1,USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION=false))(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:22.1:)(reset:22.1:)"
   instancePathKey="avs_hram_converter_TEST_basic:.:avs_hram_converter"
   kind="avs_hram_converter"
   version="1.0"
   name="avs_hram_converter_TEST_basic_avs_hram_converter">
  <parameter name="AUTO_DEVICE" value="10CL006YE144A7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter_TEST_basic_avs_hram_converter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/d_flipflop.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/dff_negedge.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/sr_flipflop.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/t_flipflop.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/reg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/reg_negedge.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/mux_2to1.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/mux_4to1.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/CA_builder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/CA_unpacker.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/comparator_Nbit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/counter_Nbit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/conf_builder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/decoder_2bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/fulladder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/halfadder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/SDR_to_DDR_converter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/timer_14bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/tristate_buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/voter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/adder_22bit_1pipe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/counter_11bit_updown.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/dll_90.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/pll_x8.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/DDR_to_SDR_converter_EU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/DDR_to_SDR_converter_CU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/DDR_to_SDR_converter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/synchronizer_CU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/synchronizer_EU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_mainconv_CU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_mainconv_EU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_mainconv.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl.vhd"
       type="VHDL" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/avs_hram_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/avs_hram_mainconv_hw.tcl" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/clkctrl.qsys" />
   <file
       path="/home/andrea/intelFPGA_lite/22.1std/ip/altera/megafunctions/altclkctrl/altclkctrl_hw.tcl" />
   <file
       path="/home/andrea/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="avs_hram_converter_TEST_basic" as="avs_hram_converter" />
  <messages>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 0 starting:avs_hram_converter "submodules/avs_hram_converter_TEST_basic_avs_hram_converter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug" culprit="avs_hram_converter"><![CDATA["<b>avs_hram_converter</b>" reuses <b>avs_hram_mainconv</b> "<b>submodules/avs_hram_mainconv</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter"><![CDATA["<b>avs_hram_converter</b>" reuses <b>clkctrl</b> "<b>submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter"><![CDATA["<b>avs_hram_converter</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="avs_hram_converter"><![CDATA["<b>avs_hram_converter_TEST_basic</b>" instantiated <b>avs_hram_converter</b> "<b>avs_hram_converter</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 2 starting:avs_hram_mainconv "submodules/avs_hram_mainconv"</message>
   <message level="Info" culprit="avs_hram_mainconv"><![CDATA["<b>avs_hram_converter</b>" instantiated <b>avs_hram_mainconv</b> "<b>avs_hram_mainconv</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 1 starting:clkctrl "submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="clkctrl"><![CDATA["<b>clkctrl</b>" reuses <b>altclkctrl</b> "<b>submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0</b>"]]></message>
   <message level="Info" culprit="clkctrl"><![CDATA["<b>avs_hram_converter</b>" instantiated <b>clkctrl</b> "<b>clkctrl</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 0 starting:altclkctrl "submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0"</message>
   <message level="Info" culprit="altclkctrl_0">Generating top-level entity avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0.</message>
   <message level="Debug" culprit="altclkctrl_0">Current quartus bindir: /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/.</message>
   <message level="Info" culprit="altclkctrl_0"><![CDATA["<b>clkctrl</b>" instantiated <b>altclkctrl</b> "<b>altclkctrl_0</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>avs_hram_converter</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avs_hram_mainconv:1.0:drive_strength=0"
   instancePathKey="avs_hram_converter_TEST_basic:.:avs_hram_converter:.:avs_hram_mainconv"
   kind="avs_hram_mainconv"
   version="1.0"
   name="avs_hram_mainconv">
  <parameter name="drive_strength" value="0" />
  <generatedFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/d_flipflop.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/dff_negedge.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/sr_flipflop.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/t_flipflop.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/reg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/reg_negedge.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/mux_2to1.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/mux_4to1.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/CA_builder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/CA_unpacker.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/comparator_Nbit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/counter_Nbit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/conf_builder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/decoder_2bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/fulladder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/halfadder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/SDR_to_DDR_converter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/timer_14bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/tristate_buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/voter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/adder_22bit_1pipe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/counter_11bit_updown.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/dll_90.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/pll_x8.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/DDR_to_SDR_converter_EU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/DDR_to_SDR_converter_CU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/DDR_to_SDR_converter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/synchronizer_CU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/synchronizer_EU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_mainconv_CU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_mainconv_EU.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_mainconv.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/avs_hram_mainconv_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="avs_hram_converter_TEST_basic_avs_hram_converter"
     as="avs_hram_mainconv" />
  <messages>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 2 starting:avs_hram_mainconv "submodules/avs_hram_mainconv"</message>
   <message level="Info" culprit="avs_hram_mainconv"><![CDATA["<b>avs_hram_converter</b>" instantiated <b>avs_hram_mainconv</b> "<b>avs_hram_mainconv</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="clkctrl:1.0:AUTO_DEVICE=10CL006YE144A7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=0,AUTO_UNIQUE_ID=avs_hram_converter_clkctrl(altclkctrl:22.1:CLOCK_TYPE=1,DEVICE_FAMILY=Cyclone 10 LP,ENA_REGISTER_MODE=1,GUI_USE_ENA=true,NUMBER_OF_CLOCKS=1,USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION=false)"
   instancePathKey="avs_hram_converter_TEST_basic:.:avs_hram_converter:.:clkctrl"
   kind="clkctrl"
   version="1.0"
   name="avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL006YE144A7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_UNIQUE_ID" value="avs_hram_converter_clkctrl" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/clkctrl.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/andrea/intelFPGA_lite/22.1std/ip/altera/megafunctions/altclkctrl/altclkctrl_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="avs_hram_converter_TEST_basic_avs_hram_converter"
     as="clkctrl" />
  <messages>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 1 starting:clkctrl "submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="clkctrl"><![CDATA["<b>clkctrl</b>" reuses <b>altclkctrl</b> "<b>submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0</b>"]]></message>
   <message level="Info" culprit="clkctrl"><![CDATA["<b>avs_hram_converter</b>" instantiated <b>clkctrl</b> "<b>clkctrl</b>"]]></message>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 0 starting:altclkctrl "submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0"</message>
   <message level="Info" culprit="altclkctrl_0">Generating top-level entity avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0.</message>
   <message level="Debug" culprit="altclkctrl_0">Current quartus bindir: /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/.</message>
   <message level="Info" culprit="altclkctrl_0"><![CDATA["<b>clkctrl</b>" instantiated <b>altclkctrl</b> "<b>altclkctrl_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:22.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="avs_hram_converter_TEST_basic:.:avs_hram_converter:.:rst_controller"
   kind="altera_reset_controller"
   version="22.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/andrea/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="avs_hram_converter_TEST_basic_avs_hram_converter"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>avs_hram_converter</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altclkctrl:22.1:CLOCK_TYPE=1,DEVICE_FAMILY=Cyclone 10 LP,ENA_REGISTER_MODE=1,GUI_USE_ENA=true,NUMBER_OF_CLOCKS=1,USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION=false"
   instancePathKey="avs_hram_converter_TEST_basic:.:avs_hram_converter:.:clkctrl:.:altclkctrl_0"
   kind="altclkctrl"
   version="22.1"
   name="avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0">
  <parameter name="NUMBER_OF_CLOCKS" value="1" />
  <parameter name="USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION" value="false" />
  <parameter name="GUI_USE_ENA" value="true" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ENA_REGISTER_MODE" value="1" />
  <parameter name="CLOCK_TYPE" value="1" />
  <generatedFiles>
   <file
       path="/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/synthesis/submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/andrea/intelFPGA_lite/22.1std/ip/altera/megafunctions/altclkctrl/altclkctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl"
     as="altclkctrl_0" />
  <messages>
   <message level="Debug" culprit="avs_hram_converter_TEST_basic">queue size: 0 starting:altclkctrl "submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0"</message>
   <message level="Info" culprit="altclkctrl_0">Generating top-level entity avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0.</message>
   <message level="Debug" culprit="altclkctrl_0">Current quartus bindir: /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/.</message>
   <message level="Info" culprit="altclkctrl_0"><![CDATA["<b>clkctrl</b>" instantiated <b>altclkctrl</b> "<b>altclkctrl_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
