{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543829378205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543829378205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 07:29:38 2018 " "Processing started: Mon Dec 03 07:29:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543829378205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543829378205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MASTER -c MASTER " "Command: quartus_map --read_settings_files=on --write_settings_files=off MASTER -c MASTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543829378205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543829378585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm_master/stm_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm_master/stm_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM_MASTER-behavioral " "Found design unit 1: STM_MASTER-behavioral" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378971 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM_MASTER " "Found entity 1: STM_MASTER" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829378971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_frame/start_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file start_frame/start_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 START_FRAME-behavioral " "Found design unit 1: START_FRAME-behavioral" {  } { { "START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/START_FRAME/START_FRAME.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378975 ""} { "Info" "ISGN_ENTITY_NAME" "1 START_FRAME " "Found entity 1: START_FRAME" {  } { { "START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/START_FRAME/START_FRAME.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829378975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s/p2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2s/p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2S-behavioral " "Found design unit 1: P2S-behavioral" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378978 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2S " "Found entity 1: P2S" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829378978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_frame/stop_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop_frame/stop_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STOP_FRAME-behavioral " "Found design unit 1: STOP_FRAME-behavioral" {  } { { "STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STOP_FRAME/STOP_FRAME.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378982 ""} { "Info" "ISGN_ENTITY_NAME" "1 STOP_FRAME " "Found entity 1: STOP_FRAME" {  } { { "STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STOP_FRAME/STOP_FRAME.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829378982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100k/pll_100k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_100k/pll_100k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_100K-behavioral " "Found design unit 1: PLL_100K-behavioral" {  } { { "PLL_100K/PLL_100K.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/PLL_100K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378985 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_100K " "Found entity 1: PLL_100K" {  } { { "PLL_100K/PLL_100K.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/PLL_100K.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829378985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100k/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_100k/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378989 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829378989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_en/reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_en/reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_EN-behavioral " "Found design unit 1: REG_EN-behavioral" {  } { { "REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/REG_EN/REG_EN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378992 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_EN " "Found entity 1: REG_EN" {  } { { "REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/REG_EN/REG_EN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829378992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MASTER-behavioral " "Found design unit 1: MASTER-behavioral" {  } { { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378995 ""} { "Info" "ISGN_ENTITY_NAME" "1 MASTER " "Found entity 1: MASTER" {  } { { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829378995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_MASTER-behavioral " "Found design unit 1: TB_MASTER-behavioral" {  } { { "TB_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/TB_MASTER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378998 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_MASTER " "Found entity 1: TB_MASTER" {  } { { "TB_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/TB_MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829378998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829378998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "STM_MASTER TB_MASTER.vhd(39) " "VHDL error at TB_MASTER.vhd(39): object \"STM_MASTER\" is used but not declared" {  } { { "TB_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/TB_MASTER.vhd" 39 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1543829379016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543829379176 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 03 07:29:39 2018 " "Processing ended: Mon Dec 03 07:29:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543829379176 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543829379176 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543829379176 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543829379176 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543829379800 ""}
