From 6fca638f75c8a00b32a9e20daaad90b772717bcf Mon Sep 17 00:00:00 2001
From: changzhijie <elecboy@126.com>
Date: Fri, 4 Jun 2021 09:20:55 +0800
Subject: [PATCH 11/11] update qihua s905d3 based board aliases

---
 .../boot/dts/amlogic/meson-qihua-s905d3.dtsi   | 10 ----------
 .../dts/amlogic/meson-sm1-qihua-s905d3.dts     | 10 ++++++++++
 .../dts/amlogic/meson-sm1-sports-cle-v4.dts    | 18 +++++++++++++++---
 3 files changed, 25 insertions(+), 13 deletions(-)

diff --git a/arch/arm64/boot/dts/amlogic/meson-qihua-s905d3.dtsi b/arch/arm64/boot/dts/amlogic/meson-qihua-s905d3.dtsi
index 64667781e466..44f8233f8dc8 100644
--- a/arch/arm64/boot/dts/amlogic/meson-qihua-s905d3.dtsi
+++ b/arch/arm64/boot/dts/amlogic/meson-qihua-s905d3.dtsi
@@ -10,16 +10,6 @@
 #include <dt-bindings/sound/meson-g12a-tohdmitx.h>
 
 / {
-	aliases {
-		serial0 = &uart_AO;
-		ethernet0 = &ethmac;
-		i2c0 = &i2c3;
-	};
-
-	chosen {
-		stdout-path = "serial0:115200n8";
-	};
-
 	memory@0 {
 		device_type = "memory";
 		reg = <0x0 0x0 0x0 0x80000000>;
diff --git a/arch/arm64/boot/dts/amlogic/meson-sm1-qihua-s905d3.dts b/arch/arm64/boot/dts/amlogic/meson-sm1-qihua-s905d3.dts
index a1598bac5eb5..88851b5fe5ba 100644
--- a/arch/arm64/boot/dts/amlogic/meson-sm1-qihua-s905d3.dts
+++ b/arch/arm64/boot/dts/amlogic/meson-sm1-qihua-s905d3.dts
@@ -14,6 +14,16 @@ / {
 	compatible = "qihua,s905d3", "amlogic,sm1";
 	model = "Qihua S905D3";
 
+	aliases {
+		serial0 = &uart_AO;
+		ethernet0 = &ethmac;
+		i2c0 = &i2c3;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
 	vddcpu: regulator-vddcpu {
 		/*
 		 * Silergy SY8030DEC Regulator.
diff --git a/arch/arm64/boot/dts/amlogic/meson-sm1-sports-cle-v4.dts b/arch/arm64/boot/dts/amlogic/meson-sm1-sports-cle-v4.dts
index d59bebb2a893..68f3d37c44ef 100644
--- a/arch/arm64/boot/dts/amlogic/meson-sm1-sports-cle-v4.dts
+++ b/arch/arm64/boot/dts/amlogic/meson-sm1-sports-cle-v4.dts
@@ -14,6 +14,18 @@ / {
 	compatible = "qihua,s905d3", "amlogic,sm1";
 	model = "MT Sports CLE V4";
 
+	aliases {
+		serial0 = &uart_AO;
+		serial1 = &uart_AO_B;
+		serial2 = &uart_C;
+		ethernet0 = &ethmac;
+		i2c0 = &i2c3;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
 	vddcpu: regulator-vddcpu {
 		/*
 		 * Silergy SY8030DEC Regulator.
@@ -85,7 +97,7 @@ &uart_AO_B {
 };
 
 &uart_C {
-       status = "okay";
-       pinctrl-0 = <&uart_c_pins>;
-       pinctrl-names = "default";
+		status = "okay";
+		pinctrl-0 = <&uart_c_pins>;
+		pinctrl-names = "default";
 };
-- 
2.25.1

