
pushbutton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036a8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08003768  08003768  00013768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800388c  0800388c  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  0800388c  0800388c  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800388c  0800388c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800388c  0800388c  0001388c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003890  08003890  00013890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003894  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  20000068  080038fc  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  080038fc  00020170  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113ac  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000232d  00000000  00000000  0003143c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bc8  00000000  00000000  00033770  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ad0  00000000  00000000  00034338  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000186b1  00000000  00000000  00034e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bb39  00000000  00000000  0004d4b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007ebf4  00000000  00000000  00058ff2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d7be6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003048  00000000  00000000  000d7c64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003750 	.word	0x08003750

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08003750 	.word	0x08003750

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b06      	ldr	r3, [pc, #24]	; (8000244 <HAL_Init+0x24>)
 800022a:	2110      	movs	r1, #16
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f809 	bl	8000248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000236:	f002 f99f 	bl	8002578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
}
 800023c:	0018      	movs	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40022000 	.word	0x40022000

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000250:	f000 ffd4 	bl	80011fc <HAL_RCC_GetHCLKFreq>
 8000254:	0002      	movs	r2, r0
 8000256:	23fa      	movs	r3, #250	; 0xfa
 8000258:	0099      	lsls	r1, r3, #2
 800025a:	0010      	movs	r0, r2
 800025c:	f7ff ff54 	bl	8000108 <__udivsi3>
 8000260:	0003      	movs	r3, r0
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f90d 	bl	8000482 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000268:	6879      	ldr	r1, [r7, #4]
 800026a:	2301      	movs	r3, #1
 800026c:	425b      	negs	r3, r3
 800026e:	2200      	movs	r2, #0
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f8e1 	bl	8000438 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000276:	2300      	movs	r3, #0
}
 8000278:	0018      	movs	r0, r3
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}

08000280 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  uwTick++;
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <HAL_IncTick+0x14>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	1c5a      	adds	r2, r3, #1
 800028a:	4b02      	ldr	r3, [pc, #8]	; (8000294 <HAL_IncTick+0x14>)
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	200000b8 	.word	0x200000b8

08000298 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  return uwTick;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <HAL_GetTick+0x10>)
 800029e:	681b      	ldr	r3, [r3, #0]
}
 80002a0:	0018      	movs	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	200000b8 	.word	0x200000b8

080002ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b4:	f7ff fff0 	bl	8000298 <HAL_GetTick>
 80002b8:	0003      	movs	r3, r0
 80002ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	3301      	adds	r3, #1
 80002c4:	d002      	beq.n	80002cc <HAL_Delay+0x20>
  {
     wait++;
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	3301      	adds	r3, #1
 80002ca:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	46c0      	nop			; (mov r8, r8)
 80002ce:	f7ff ffe3 	bl	8000298 <HAL_GetTick>
 80002d2:	0002      	movs	r2, r0
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	429a      	cmp	r2, r3
 80002dc:	d8f7      	bhi.n	80002ce <HAL_Delay+0x22>
  {
  }
}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	b004      	add	sp, #16
 80002e4:	bd80      	pop	{r7, pc}
	...

080002e8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	0002      	movs	r2, r0
 80002f0:	1dfb      	adds	r3, r7, #7
 80002f2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002f4:	1dfb      	adds	r3, r7, #7
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	001a      	movs	r2, r3
 80002fa:	231f      	movs	r3, #31
 80002fc:	401a      	ands	r2, r3
 80002fe:	4b04      	ldr	r3, [pc, #16]	; (8000310 <NVIC_EnableIRQ+0x28>)
 8000300:	2101      	movs	r1, #1
 8000302:	4091      	lsls	r1, r2
 8000304:	000a      	movs	r2, r1
 8000306:	601a      	str	r2, [r3, #0]
}
 8000308:	46c0      	nop			; (mov r8, r8)
 800030a:	46bd      	mov	sp, r7
 800030c:	b002      	add	sp, #8
 800030e:	bd80      	pop	{r7, pc}
 8000310:	e000e100 	.word	0xe000e100

08000314 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000314:	b590      	push	{r4, r7, lr}
 8000316:	b083      	sub	sp, #12
 8000318:	af00      	add	r7, sp, #0
 800031a:	0002      	movs	r2, r0
 800031c:	6039      	str	r1, [r7, #0]
 800031e:	1dfb      	adds	r3, r7, #7
 8000320:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000322:	1dfb      	adds	r3, r7, #7
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2b7f      	cmp	r3, #127	; 0x7f
 8000328:	d932      	bls.n	8000390 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800032a:	4a2f      	ldr	r2, [pc, #188]	; (80003e8 <NVIC_SetPriority+0xd4>)
 800032c:	1dfb      	adds	r3, r7, #7
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	0019      	movs	r1, r3
 8000332:	230f      	movs	r3, #15
 8000334:	400b      	ands	r3, r1
 8000336:	3b08      	subs	r3, #8
 8000338:	089b      	lsrs	r3, r3, #2
 800033a:	3306      	adds	r3, #6
 800033c:	009b      	lsls	r3, r3, #2
 800033e:	18d3      	adds	r3, r2, r3
 8000340:	3304      	adds	r3, #4
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	1dfa      	adds	r2, r7, #7
 8000346:	7812      	ldrb	r2, [r2, #0]
 8000348:	0011      	movs	r1, r2
 800034a:	2203      	movs	r2, #3
 800034c:	400a      	ands	r2, r1
 800034e:	00d2      	lsls	r2, r2, #3
 8000350:	21ff      	movs	r1, #255	; 0xff
 8000352:	4091      	lsls	r1, r2
 8000354:	000a      	movs	r2, r1
 8000356:	43d2      	mvns	r2, r2
 8000358:	401a      	ands	r2, r3
 800035a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800035c:	683b      	ldr	r3, [r7, #0]
 800035e:	019b      	lsls	r3, r3, #6
 8000360:	22ff      	movs	r2, #255	; 0xff
 8000362:	401a      	ands	r2, r3
 8000364:	1dfb      	adds	r3, r7, #7
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	0018      	movs	r0, r3
 800036a:	2303      	movs	r3, #3
 800036c:	4003      	ands	r3, r0
 800036e:	00db      	lsls	r3, r3, #3
 8000370:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000372:	481d      	ldr	r0, [pc, #116]	; (80003e8 <NVIC_SetPriority+0xd4>)
 8000374:	1dfb      	adds	r3, r7, #7
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	001c      	movs	r4, r3
 800037a:	230f      	movs	r3, #15
 800037c:	4023      	ands	r3, r4
 800037e:	3b08      	subs	r3, #8
 8000380:	089b      	lsrs	r3, r3, #2
 8000382:	430a      	orrs	r2, r1
 8000384:	3306      	adds	r3, #6
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	18c3      	adds	r3, r0, r3
 800038a:	3304      	adds	r3, #4
 800038c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800038e:	e027      	b.n	80003e0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000390:	4a16      	ldr	r2, [pc, #88]	; (80003ec <NVIC_SetPriority+0xd8>)
 8000392:	1dfb      	adds	r3, r7, #7
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	b25b      	sxtb	r3, r3
 8000398:	089b      	lsrs	r3, r3, #2
 800039a:	33c0      	adds	r3, #192	; 0xc0
 800039c:	009b      	lsls	r3, r3, #2
 800039e:	589b      	ldr	r3, [r3, r2]
 80003a0:	1dfa      	adds	r2, r7, #7
 80003a2:	7812      	ldrb	r2, [r2, #0]
 80003a4:	0011      	movs	r1, r2
 80003a6:	2203      	movs	r2, #3
 80003a8:	400a      	ands	r2, r1
 80003aa:	00d2      	lsls	r2, r2, #3
 80003ac:	21ff      	movs	r1, #255	; 0xff
 80003ae:	4091      	lsls	r1, r2
 80003b0:	000a      	movs	r2, r1
 80003b2:	43d2      	mvns	r2, r2
 80003b4:	401a      	ands	r2, r3
 80003b6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003b8:	683b      	ldr	r3, [r7, #0]
 80003ba:	019b      	lsls	r3, r3, #6
 80003bc:	22ff      	movs	r2, #255	; 0xff
 80003be:	401a      	ands	r2, r3
 80003c0:	1dfb      	adds	r3, r7, #7
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	0018      	movs	r0, r3
 80003c6:	2303      	movs	r3, #3
 80003c8:	4003      	ands	r3, r0
 80003ca:	00db      	lsls	r3, r3, #3
 80003cc:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003ce:	4807      	ldr	r0, [pc, #28]	; (80003ec <NVIC_SetPriority+0xd8>)
 80003d0:	1dfb      	adds	r3, r7, #7
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	b25b      	sxtb	r3, r3
 80003d6:	089b      	lsrs	r3, r3, #2
 80003d8:	430a      	orrs	r2, r1
 80003da:	33c0      	adds	r3, #192	; 0xc0
 80003dc:	009b      	lsls	r3, r3, #2
 80003de:	501a      	str	r2, [r3, r0]
}
 80003e0:	46c0      	nop			; (mov r8, r8)
 80003e2:	46bd      	mov	sp, r7
 80003e4:	b003      	add	sp, #12
 80003e6:	bd90      	pop	{r4, r7, pc}
 80003e8:	e000ed00 	.word	0xe000ed00
 80003ec:	e000e100 	.word	0xe000e100

080003f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	3b01      	subs	r3, #1
 80003fc:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <SysTick_Config+0x40>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d901      	bls.n	8000406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000402:	2301      	movs	r3, #1
 8000404:	e010      	b.n	8000428 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000406:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <SysTick_Config+0x44>)
 8000408:	687a      	ldr	r2, [r7, #4]
 800040a:	3a01      	subs	r2, #1
 800040c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800040e:	2301      	movs	r3, #1
 8000410:	425b      	negs	r3, r3
 8000412:	2103      	movs	r1, #3
 8000414:	0018      	movs	r0, r3
 8000416:	f7ff ff7d 	bl	8000314 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800041a:	4b06      	ldr	r3, [pc, #24]	; (8000434 <SysTick_Config+0x44>)
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000420:	4b04      	ldr	r3, [pc, #16]	; (8000434 <SysTick_Config+0x44>)
 8000422:	2207      	movs	r2, #7
 8000424:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000426:	2300      	movs	r3, #0
}
 8000428:	0018      	movs	r0, r3
 800042a:	46bd      	mov	sp, r7
 800042c:	b002      	add	sp, #8
 800042e:	bd80      	pop	{r7, pc}
 8000430:	00ffffff 	.word	0x00ffffff
 8000434:	e000e010 	.word	0xe000e010

08000438 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000438:	b580      	push	{r7, lr}
 800043a:	b084      	sub	sp, #16
 800043c:	af00      	add	r7, sp, #0
 800043e:	60b9      	str	r1, [r7, #8]
 8000440:	607a      	str	r2, [r7, #4]
 8000442:	210f      	movs	r1, #15
 8000444:	187b      	adds	r3, r7, r1
 8000446:	1c02      	adds	r2, r0, #0
 8000448:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800044a:	68ba      	ldr	r2, [r7, #8]
 800044c:	187b      	adds	r3, r7, r1
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	b25b      	sxtb	r3, r3
 8000452:	0011      	movs	r1, r2
 8000454:	0018      	movs	r0, r3
 8000456:	f7ff ff5d 	bl	8000314 <NVIC_SetPriority>
}
 800045a:	46c0      	nop			; (mov r8, r8)
 800045c:	46bd      	mov	sp, r7
 800045e:	b004      	add	sp, #16
 8000460:	bd80      	pop	{r7, pc}

08000462 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000462:	b580      	push	{r7, lr}
 8000464:	b082      	sub	sp, #8
 8000466:	af00      	add	r7, sp, #0
 8000468:	0002      	movs	r2, r0
 800046a:	1dfb      	adds	r3, r7, #7
 800046c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800046e:	1dfb      	adds	r3, r7, #7
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	b25b      	sxtb	r3, r3
 8000474:	0018      	movs	r0, r3
 8000476:	f7ff ff37 	bl	80002e8 <NVIC_EnableIRQ>
}
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	b002      	add	sp, #8
 8000480:	bd80      	pop	{r7, pc}

08000482 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000482:	b580      	push	{r7, lr}
 8000484:	b082      	sub	sp, #8
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	0018      	movs	r0, r3
 800048e:	f7ff ffaf 	bl	80003f0 <SysTick_Config>
 8000492:	0003      	movs	r3, r0
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b002      	add	sp, #8
 800049a:	bd80      	pop	{r7, pc}

0800049c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800049c:	b580      	push	{r7, lr}
 800049e:	b086      	sub	sp, #24
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004a6:	2300      	movs	r3, #0
 80004a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004aa:	2300      	movs	r3, #0
 80004ac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004ae:	2300      	movs	r3, #0
 80004b0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004b2:	e155      	b.n	8000760 <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2101      	movs	r1, #1
 80004ba:	697a      	ldr	r2, [r7, #20]
 80004bc:	4091      	lsls	r1, r2
 80004be:	000a      	movs	r2, r1
 80004c0:	4013      	ands	r3, r2
 80004c2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d100      	bne.n	80004cc <HAL_GPIO_Init+0x30>
 80004ca:	e146      	b.n	800075a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	2b02      	cmp	r3, #2
 80004d2:	d003      	beq.n	80004dc <HAL_GPIO_Init+0x40>
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	2b12      	cmp	r3, #18
 80004da:	d123      	bne.n	8000524 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	08da      	lsrs	r2, r3, #3
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	3208      	adds	r2, #8
 80004e4:	0092      	lsls	r2, r2, #2
 80004e6:	58d3      	ldr	r3, [r2, r3]
 80004e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	2207      	movs	r2, #7
 80004ee:	4013      	ands	r3, r2
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	220f      	movs	r2, #15
 80004f4:	409a      	lsls	r2, r3
 80004f6:	0013      	movs	r3, r2
 80004f8:	43da      	mvns	r2, r3
 80004fa:	693b      	ldr	r3, [r7, #16]
 80004fc:	4013      	ands	r3, r2
 80004fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	691a      	ldr	r2, [r3, #16]
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	2107      	movs	r1, #7
 8000508:	400b      	ands	r3, r1
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	409a      	lsls	r2, r3
 800050e:	0013      	movs	r3, r2
 8000510:	693a      	ldr	r2, [r7, #16]
 8000512:	4313      	orrs	r3, r2
 8000514:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	08da      	lsrs	r2, r3, #3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	3208      	adds	r2, #8
 800051e:	0092      	lsls	r2, r2, #2
 8000520:	6939      	ldr	r1, [r7, #16]
 8000522:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	2203      	movs	r2, #3
 8000530:	409a      	lsls	r2, r3
 8000532:	0013      	movs	r3, r2
 8000534:	43da      	mvns	r2, r3
 8000536:	693b      	ldr	r3, [r7, #16]
 8000538:	4013      	ands	r3, r2
 800053a:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	2203      	movs	r2, #3
 8000542:	401a      	ands	r2, r3
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	409a      	lsls	r2, r3
 800054a:	0013      	movs	r3, r2
 800054c:	693a      	ldr	r2, [r7, #16]
 800054e:	4313      	orrs	r3, r2
 8000550:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	693a      	ldr	r2, [r7, #16]
 8000556:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	2b01      	cmp	r3, #1
 800055e:	d00b      	beq.n	8000578 <HAL_GPIO_Init+0xdc>
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	2b02      	cmp	r3, #2
 8000566:	d007      	beq.n	8000578 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800056c:	2b11      	cmp	r3, #17
 800056e:	d003      	beq.n	8000578 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	2b12      	cmp	r3, #18
 8000576:	d130      	bne.n	80005da <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	689b      	ldr	r3, [r3, #8]
 800057c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	005b      	lsls	r3, r3, #1
 8000582:	2203      	movs	r2, #3
 8000584:	409a      	lsls	r2, r3
 8000586:	0013      	movs	r3, r2
 8000588:	43da      	mvns	r2, r3
 800058a:	693b      	ldr	r3, [r7, #16]
 800058c:	4013      	ands	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	68da      	ldr	r2, [r3, #12]
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	005b      	lsls	r3, r3, #1
 8000598:	409a      	lsls	r2, r3
 800059a:	0013      	movs	r3, r2
 800059c:	693a      	ldr	r2, [r7, #16]
 800059e:	4313      	orrs	r3, r2
 80005a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80005ae:	2201      	movs	r2, #1
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	409a      	lsls	r2, r3
 80005b4:	0013      	movs	r3, r2
 80005b6:	43da      	mvns	r2, r3
 80005b8:	693b      	ldr	r3, [r7, #16]
 80005ba:	4013      	ands	r3, r2
 80005bc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	091b      	lsrs	r3, r3, #4
 80005c4:	2201      	movs	r2, #1
 80005c6:	401a      	ands	r2, r3
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	409a      	lsls	r2, r3
 80005cc:	0013      	movs	r3, r2
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	4313      	orrs	r3, r2
 80005d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	693a      	ldr	r2, [r7, #16]
 80005d8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	68db      	ldr	r3, [r3, #12]
 80005de:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	005b      	lsls	r3, r3, #1
 80005e4:	2203      	movs	r2, #3
 80005e6:	409a      	lsls	r2, r3
 80005e8:	0013      	movs	r3, r2
 80005ea:	43da      	mvns	r2, r3
 80005ec:	693b      	ldr	r3, [r7, #16]
 80005ee:	4013      	ands	r3, r2
 80005f0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	689a      	ldr	r2, [r3, #8]
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	409a      	lsls	r2, r3
 80005fc:	0013      	movs	r3, r2
 80005fe:	693a      	ldr	r2, [r7, #16]
 8000600:	4313      	orrs	r3, r2
 8000602:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	685a      	ldr	r2, [r3, #4]
 800060e:	2380      	movs	r3, #128	; 0x80
 8000610:	055b      	lsls	r3, r3, #21
 8000612:	4013      	ands	r3, r2
 8000614:	d100      	bne.n	8000618 <HAL_GPIO_Init+0x17c>
 8000616:	e0a0      	b.n	800075a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000618:	4b57      	ldr	r3, [pc, #348]	; (8000778 <HAL_GPIO_Init+0x2dc>)
 800061a:	699a      	ldr	r2, [r3, #24]
 800061c:	4b56      	ldr	r3, [pc, #344]	; (8000778 <HAL_GPIO_Init+0x2dc>)
 800061e:	2101      	movs	r1, #1
 8000620:	430a      	orrs	r2, r1
 8000622:	619a      	str	r2, [r3, #24]
 8000624:	4b54      	ldr	r3, [pc, #336]	; (8000778 <HAL_GPIO_Init+0x2dc>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	2201      	movs	r2, #1
 800062a:	4013      	ands	r3, r2
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8000630:	4a52      	ldr	r2, [pc, #328]	; (800077c <HAL_GPIO_Init+0x2e0>)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	089b      	lsrs	r3, r3, #2
 8000636:	3302      	adds	r3, #2
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	589b      	ldr	r3, [r3, r2]
 800063c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	2203      	movs	r2, #3
 8000642:	4013      	ands	r3, r2
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	220f      	movs	r2, #15
 8000648:	409a      	lsls	r2, r3
 800064a:	0013      	movs	r3, r2
 800064c:	43da      	mvns	r2, r3
 800064e:	693b      	ldr	r3, [r7, #16]
 8000650:	4013      	ands	r3, r2
 8000652:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	2390      	movs	r3, #144	; 0x90
 8000658:	05db      	lsls	r3, r3, #23
 800065a:	429a      	cmp	r2, r3
 800065c:	d019      	beq.n	8000692 <HAL_GPIO_Init+0x1f6>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4a47      	ldr	r2, [pc, #284]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d013      	beq.n	800068e <HAL_GPIO_Init+0x1f2>
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4a46      	ldr	r2, [pc, #280]	; (8000784 <HAL_GPIO_Init+0x2e8>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d00d      	beq.n	800068a <HAL_GPIO_Init+0x1ee>
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4a45      	ldr	r2, [pc, #276]	; (8000788 <HAL_GPIO_Init+0x2ec>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d007      	beq.n	8000686 <HAL_GPIO_Init+0x1ea>
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4a44      	ldr	r2, [pc, #272]	; (800078c <HAL_GPIO_Init+0x2f0>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d101      	bne.n	8000682 <HAL_GPIO_Init+0x1e6>
 800067e:	2304      	movs	r3, #4
 8000680:	e008      	b.n	8000694 <HAL_GPIO_Init+0x1f8>
 8000682:	2305      	movs	r3, #5
 8000684:	e006      	b.n	8000694 <HAL_GPIO_Init+0x1f8>
 8000686:	2303      	movs	r3, #3
 8000688:	e004      	b.n	8000694 <HAL_GPIO_Init+0x1f8>
 800068a:	2302      	movs	r3, #2
 800068c:	e002      	b.n	8000694 <HAL_GPIO_Init+0x1f8>
 800068e:	2301      	movs	r3, #1
 8000690:	e000      	b.n	8000694 <HAL_GPIO_Init+0x1f8>
 8000692:	2300      	movs	r3, #0
 8000694:	697a      	ldr	r2, [r7, #20]
 8000696:	2103      	movs	r1, #3
 8000698:	400a      	ands	r2, r1
 800069a:	0092      	lsls	r2, r2, #2
 800069c:	4093      	lsls	r3, r2
 800069e:	693a      	ldr	r2, [r7, #16]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80006a4:	4935      	ldr	r1, [pc, #212]	; (800077c <HAL_GPIO_Init+0x2e0>)
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	089b      	lsrs	r3, r3, #2
 80006aa:	3302      	adds	r3, #2
 80006ac:	009b      	lsls	r3, r3, #2
 80006ae:	693a      	ldr	r2, [r7, #16]
 80006b0:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006b2:	4b37      	ldr	r3, [pc, #220]	; (8000790 <HAL_GPIO_Init+0x2f4>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	43da      	mvns	r2, r3
 80006bc:	693b      	ldr	r3, [r7, #16]
 80006be:	4013      	ands	r3, r2
 80006c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	685a      	ldr	r2, [r3, #4]
 80006c6:	2380      	movs	r3, #128	; 0x80
 80006c8:	025b      	lsls	r3, r3, #9
 80006ca:	4013      	ands	r3, r2
 80006cc:	d003      	beq.n	80006d6 <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 80006ce:	693a      	ldr	r2, [r7, #16]
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	4313      	orrs	r3, r2
 80006d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006d6:	4b2e      	ldr	r3, [pc, #184]	; (8000790 <HAL_GPIO_Init+0x2f4>)
 80006d8:	693a      	ldr	r2, [r7, #16]
 80006da:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80006dc:	4b2c      	ldr	r3, [pc, #176]	; (8000790 <HAL_GPIO_Init+0x2f4>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	43da      	mvns	r2, r3
 80006e6:	693b      	ldr	r3, [r7, #16]
 80006e8:	4013      	ands	r3, r2
 80006ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	685a      	ldr	r2, [r3, #4]
 80006f0:	2380      	movs	r3, #128	; 0x80
 80006f2:	029b      	lsls	r3, r3, #10
 80006f4:	4013      	ands	r3, r2
 80006f6:	d003      	beq.n	8000700 <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 80006f8:	693a      	ldr	r2, [r7, #16]
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000700:	4b23      	ldr	r3, [pc, #140]	; (8000790 <HAL_GPIO_Init+0x2f4>)
 8000702:	693a      	ldr	r2, [r7, #16]
 8000704:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000706:	4b22      	ldr	r3, [pc, #136]	; (8000790 <HAL_GPIO_Init+0x2f4>)
 8000708:	689b      	ldr	r3, [r3, #8]
 800070a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	43da      	mvns	r2, r3
 8000710:	693b      	ldr	r3, [r7, #16]
 8000712:	4013      	ands	r3, r2
 8000714:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	685a      	ldr	r2, [r3, #4]
 800071a:	2380      	movs	r3, #128	; 0x80
 800071c:	035b      	lsls	r3, r3, #13
 800071e:	4013      	ands	r3, r2
 8000720:	d003      	beq.n	800072a <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 8000722:	693a      	ldr	r2, [r7, #16]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	4313      	orrs	r3, r2
 8000728:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800072a:	4b19      	ldr	r3, [pc, #100]	; (8000790 <HAL_GPIO_Init+0x2f4>)
 800072c:	693a      	ldr	r2, [r7, #16]
 800072e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000730:	4b17      	ldr	r3, [pc, #92]	; (8000790 <HAL_GPIO_Init+0x2f4>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	43da      	mvns	r2, r3
 800073a:	693b      	ldr	r3, [r7, #16]
 800073c:	4013      	ands	r3, r2
 800073e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	685a      	ldr	r2, [r3, #4]
 8000744:	2380      	movs	r3, #128	; 0x80
 8000746:	039b      	lsls	r3, r3, #14
 8000748:	4013      	ands	r3, r2
 800074a:	d003      	beq.n	8000754 <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 800074c:	693a      	ldr	r2, [r7, #16]
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	4313      	orrs	r3, r2
 8000752:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000754:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <HAL_GPIO_Init+0x2f4>)
 8000756:	693a      	ldr	r2, [r7, #16]
 8000758:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	3301      	adds	r3, #1
 800075e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	681a      	ldr	r2, [r3, #0]
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	40da      	lsrs	r2, r3
 8000768:	1e13      	subs	r3, r2, #0
 800076a:	d000      	beq.n	800076e <HAL_GPIO_Init+0x2d2>
 800076c:	e6a2      	b.n	80004b4 <HAL_GPIO_Init+0x18>
  } 
}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	46bd      	mov	sp, r7
 8000772:	b006      	add	sp, #24
 8000774:	bd80      	pop	{r7, pc}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	40021000 	.word	0x40021000
 800077c:	40010000 	.word	0x40010000
 8000780:	48000400 	.word	0x48000400
 8000784:	48000800 	.word	0x48000800
 8000788:	48000c00 	.word	0x48000c00
 800078c:	48001000 	.word	0x48001000
 8000790:	40010400 	.word	0x40010400

08000794 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	000a      	movs	r2, r1
 800079e:	1cbb      	adds	r3, r7, #2
 80007a0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	691b      	ldr	r3, [r3, #16]
 80007a6:	1cba      	adds	r2, r7, #2
 80007a8:	8812      	ldrh	r2, [r2, #0]
 80007aa:	4013      	ands	r3, r2
 80007ac:	d004      	beq.n	80007b8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80007ae:	230f      	movs	r3, #15
 80007b0:	18fb      	adds	r3, r7, r3
 80007b2:	2201      	movs	r2, #1
 80007b4:	701a      	strb	r2, [r3, #0]
 80007b6:	e003      	b.n	80007c0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007b8:	230f      	movs	r3, #15
 80007ba:	18fb      	adds	r3, r7, r3
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80007c0:	230f      	movs	r3, #15
 80007c2:	18fb      	adds	r3, r7, r3
 80007c4:	781b      	ldrb	r3, [r3, #0]
  }
 80007c6:	0018      	movs	r0, r3
 80007c8:	46bd      	mov	sp, r7
 80007ca:	b004      	add	sp, #16
 80007cc:	bd80      	pop	{r7, pc}

080007ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
 80007d6:	0008      	movs	r0, r1
 80007d8:	0011      	movs	r1, r2
 80007da:	1cbb      	adds	r3, r7, #2
 80007dc:	1c02      	adds	r2, r0, #0
 80007de:	801a      	strh	r2, [r3, #0]
 80007e0:	1c7b      	adds	r3, r7, #1
 80007e2:	1c0a      	adds	r2, r1, #0
 80007e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80007e6:	1c7b      	adds	r3, r7, #1
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d004      	beq.n	80007f8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007ee:	1cbb      	adds	r3, r7, #2
 80007f0:	881a      	ldrh	r2, [r3, #0]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007f6:	e003      	b.n	8000800 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007f8:	1cbb      	adds	r3, r7, #2
 80007fa:	881a      	ldrh	r2, [r3, #0]
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000800:	46c0      	nop			; (mov r8, r8)
 8000802:	46bd      	mov	sp, r7
 8000804:	b002      	add	sp, #8
 8000806:	bd80      	pop	{r7, pc}

08000808 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	000a      	movs	r2, r1
 8000812:	1cbb      	adds	r3, r7, #2
 8000814:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	695a      	ldr	r2, [r3, #20]
 800081a:	1cbb      	adds	r3, r7, #2
 800081c:	881b      	ldrh	r3, [r3, #0]
 800081e:	405a      	eors	r2, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	615a      	str	r2, [r3, #20]
}
 8000824:	46c0      	nop			; (mov r8, r8)
 8000826:	46bd      	mov	sp, r7
 8000828:	b002      	add	sp, #8
 800082a:	bd80      	pop	{r7, pc}

0800082c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000834:	2300      	movs	r3, #0
 8000836:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2201      	movs	r2, #1
 800083e:	4013      	ands	r3, r2
 8000840:	d100      	bne.n	8000844 <HAL_RCC_OscConfig+0x18>
 8000842:	e08d      	b.n	8000960 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000844:	4bc5      	ldr	r3, [pc, #788]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	220c      	movs	r2, #12
 800084a:	4013      	ands	r3, r2
 800084c:	2b04      	cmp	r3, #4
 800084e:	d00e      	beq.n	800086e <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000850:	4bc2      	ldr	r3, [pc, #776]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	220c      	movs	r2, #12
 8000856:	4013      	ands	r3, r2
 8000858:	2b08      	cmp	r3, #8
 800085a:	d116      	bne.n	800088a <HAL_RCC_OscConfig+0x5e>
 800085c:	4bbf      	ldr	r3, [pc, #764]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 800085e:	685a      	ldr	r2, [r3, #4]
 8000860:	23c0      	movs	r3, #192	; 0xc0
 8000862:	025b      	lsls	r3, r3, #9
 8000864:	401a      	ands	r2, r3
 8000866:	2380      	movs	r3, #128	; 0x80
 8000868:	025b      	lsls	r3, r3, #9
 800086a:	429a      	cmp	r2, r3
 800086c:	d10d      	bne.n	800088a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800086e:	4bbb      	ldr	r3, [pc, #748]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	2380      	movs	r3, #128	; 0x80
 8000874:	029b      	lsls	r3, r3, #10
 8000876:	4013      	ands	r3, r2
 8000878:	d100      	bne.n	800087c <HAL_RCC_OscConfig+0x50>
 800087a:	e070      	b.n	800095e <HAL_RCC_OscConfig+0x132>
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d000      	beq.n	8000886 <HAL_RCC_OscConfig+0x5a>
 8000884:	e06b      	b.n	800095e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000886:	2301      	movs	r3, #1
 8000888:	e329      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	2b01      	cmp	r3, #1
 8000890:	d107      	bne.n	80008a2 <HAL_RCC_OscConfig+0x76>
 8000892:	4bb2      	ldr	r3, [pc, #712]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	4bb1      	ldr	r3, [pc, #708]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000898:	2180      	movs	r1, #128	; 0x80
 800089a:	0249      	lsls	r1, r1, #9
 800089c:	430a      	orrs	r2, r1
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	e02f      	b.n	8000902 <HAL_RCC_OscConfig+0xd6>
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d10c      	bne.n	80008c4 <HAL_RCC_OscConfig+0x98>
 80008aa:	4bac      	ldr	r3, [pc, #688]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	4bab      	ldr	r3, [pc, #684]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008b0:	49ab      	ldr	r1, [pc, #684]	; (8000b60 <HAL_RCC_OscConfig+0x334>)
 80008b2:	400a      	ands	r2, r1
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	4ba9      	ldr	r3, [pc, #676]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	4ba8      	ldr	r3, [pc, #672]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008bc:	49a9      	ldr	r1, [pc, #676]	; (8000b64 <HAL_RCC_OscConfig+0x338>)
 80008be:	400a      	ands	r2, r1
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	e01e      	b.n	8000902 <HAL_RCC_OscConfig+0xd6>
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	2b05      	cmp	r3, #5
 80008ca:	d10e      	bne.n	80008ea <HAL_RCC_OscConfig+0xbe>
 80008cc:	4ba3      	ldr	r3, [pc, #652]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	4ba2      	ldr	r3, [pc, #648]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	02c9      	lsls	r1, r1, #11
 80008d6:	430a      	orrs	r2, r1
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	4ba0      	ldr	r3, [pc, #640]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	4b9f      	ldr	r3, [pc, #636]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008e0:	2180      	movs	r1, #128	; 0x80
 80008e2:	0249      	lsls	r1, r1, #9
 80008e4:	430a      	orrs	r2, r1
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	e00b      	b.n	8000902 <HAL_RCC_OscConfig+0xd6>
 80008ea:	4b9c      	ldr	r3, [pc, #624]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	4b9b      	ldr	r3, [pc, #620]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008f0:	499b      	ldr	r1, [pc, #620]	; (8000b60 <HAL_RCC_OscConfig+0x334>)
 80008f2:	400a      	ands	r2, r1
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	4b99      	ldr	r3, [pc, #612]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	4b98      	ldr	r3, [pc, #608]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80008fc:	4999      	ldr	r1, [pc, #612]	; (8000b64 <HAL_RCC_OscConfig+0x338>)
 80008fe:	400a      	ands	r2, r1
 8000900:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d014      	beq.n	8000934 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800090a:	f7ff fcc5 	bl	8000298 <HAL_GetTick>
 800090e:	0003      	movs	r3, r0
 8000910:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000912:	e008      	b.n	8000926 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000914:	f7ff fcc0 	bl	8000298 <HAL_GetTick>
 8000918:	0002      	movs	r2, r0
 800091a:	693b      	ldr	r3, [r7, #16]
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	2b64      	cmp	r3, #100	; 0x64
 8000920:	d901      	bls.n	8000926 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000922:	2303      	movs	r3, #3
 8000924:	e2db      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000926:	4b8d      	ldr	r3, [pc, #564]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000928:	681a      	ldr	r2, [r3, #0]
 800092a:	2380      	movs	r3, #128	; 0x80
 800092c:	029b      	lsls	r3, r3, #10
 800092e:	4013      	ands	r3, r2
 8000930:	d0f0      	beq.n	8000914 <HAL_RCC_OscConfig+0xe8>
 8000932:	e015      	b.n	8000960 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000934:	f7ff fcb0 	bl	8000298 <HAL_GetTick>
 8000938:	0003      	movs	r3, r0
 800093a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800093c:	e008      	b.n	8000950 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800093e:	f7ff fcab 	bl	8000298 <HAL_GetTick>
 8000942:	0002      	movs	r2, r0
 8000944:	693b      	ldr	r3, [r7, #16]
 8000946:	1ad3      	subs	r3, r2, r3
 8000948:	2b64      	cmp	r3, #100	; 0x64
 800094a:	d901      	bls.n	8000950 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800094c:	2303      	movs	r3, #3
 800094e:	e2c6      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000950:	4b82      	ldr	r3, [pc, #520]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	2380      	movs	r3, #128	; 0x80
 8000956:	029b      	lsls	r3, r3, #10
 8000958:	4013      	ands	r3, r2
 800095a:	d1f0      	bne.n	800093e <HAL_RCC_OscConfig+0x112>
 800095c:	e000      	b.n	8000960 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800095e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2202      	movs	r2, #2
 8000966:	4013      	ands	r3, r2
 8000968:	d100      	bne.n	800096c <HAL_RCC_OscConfig+0x140>
 800096a:	e06c      	b.n	8000a46 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800096c:	4b7b      	ldr	r3, [pc, #492]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	220c      	movs	r2, #12
 8000972:	4013      	ands	r3, r2
 8000974:	d00e      	beq.n	8000994 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000976:	4b79      	ldr	r3, [pc, #484]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	220c      	movs	r2, #12
 800097c:	4013      	ands	r3, r2
 800097e:	2b08      	cmp	r3, #8
 8000980:	d11f      	bne.n	80009c2 <HAL_RCC_OscConfig+0x196>
 8000982:	4b76      	ldr	r3, [pc, #472]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000984:	685a      	ldr	r2, [r3, #4]
 8000986:	23c0      	movs	r3, #192	; 0xc0
 8000988:	025b      	lsls	r3, r3, #9
 800098a:	401a      	ands	r2, r3
 800098c:	2380      	movs	r3, #128	; 0x80
 800098e:	021b      	lsls	r3, r3, #8
 8000990:	429a      	cmp	r2, r3
 8000992:	d116      	bne.n	80009c2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000994:	4b71      	ldr	r3, [pc, #452]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2202      	movs	r2, #2
 800099a:	4013      	ands	r3, r2
 800099c:	d005      	beq.n	80009aa <HAL_RCC_OscConfig+0x17e>
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	68db      	ldr	r3, [r3, #12]
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d001      	beq.n	80009aa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80009a6:	2301      	movs	r3, #1
 80009a8:	e299      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009aa:	4b6c      	ldr	r3, [pc, #432]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	22f8      	movs	r2, #248	; 0xf8
 80009b0:	4393      	bics	r3, r2
 80009b2:	0019      	movs	r1, r3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	691b      	ldr	r3, [r3, #16]
 80009b8:	00da      	lsls	r2, r3, #3
 80009ba:	4b68      	ldr	r3, [pc, #416]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80009bc:	430a      	orrs	r2, r1
 80009be:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009c0:	e041      	b.n	8000a46 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	68db      	ldr	r3, [r3, #12]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d024      	beq.n	8000a14 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80009ca:	4b64      	ldr	r3, [pc, #400]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	4b63      	ldr	r3, [pc, #396]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80009d0:	2101      	movs	r1, #1
 80009d2:	430a      	orrs	r2, r1
 80009d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009d6:	f7ff fc5f 	bl	8000298 <HAL_GetTick>
 80009da:	0003      	movs	r3, r0
 80009dc:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009de:	e008      	b.n	80009f2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009e0:	f7ff fc5a 	bl	8000298 <HAL_GetTick>
 80009e4:	0002      	movs	r2, r0
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	1ad3      	subs	r3, r2, r3
 80009ea:	2b02      	cmp	r3, #2
 80009ec:	d901      	bls.n	80009f2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80009ee:	2303      	movs	r3, #3
 80009f0:	e275      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009f2:	4b5a      	ldr	r3, [pc, #360]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2202      	movs	r2, #2
 80009f8:	4013      	ands	r3, r2
 80009fa:	d0f1      	beq.n	80009e0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009fc:	4b57      	ldr	r3, [pc, #348]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	22f8      	movs	r2, #248	; 0xf8
 8000a02:	4393      	bics	r3, r2
 8000a04:	0019      	movs	r1, r3
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	691b      	ldr	r3, [r3, #16]
 8000a0a:	00da      	lsls	r2, r3, #3
 8000a0c:	4b53      	ldr	r3, [pc, #332]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000a0e:	430a      	orrs	r2, r1
 8000a10:	601a      	str	r2, [r3, #0]
 8000a12:	e018      	b.n	8000a46 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a14:	4b51      	ldr	r3, [pc, #324]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	4b50      	ldr	r3, [pc, #320]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000a1a:	2101      	movs	r1, #1
 8000a1c:	438a      	bics	r2, r1
 8000a1e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a20:	f7ff fc3a 	bl	8000298 <HAL_GetTick>
 8000a24:	0003      	movs	r3, r0
 8000a26:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a28:	e008      	b.n	8000a3c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a2a:	f7ff fc35 	bl	8000298 <HAL_GetTick>
 8000a2e:	0002      	movs	r2, r0
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	1ad3      	subs	r3, r2, r3
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d901      	bls.n	8000a3c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000a38:	2303      	movs	r3, #3
 8000a3a:	e250      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a3c:	4b47      	ldr	r3, [pc, #284]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2202      	movs	r2, #2
 8000a42:	4013      	ands	r3, r2
 8000a44:	d1f1      	bne.n	8000a2a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2208      	movs	r2, #8
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	d036      	beq.n	8000abe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	69db      	ldr	r3, [r3, #28]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d019      	beq.n	8000a8c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a58:	4b40      	ldr	r3, [pc, #256]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000a5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000a5c:	4b3f      	ldr	r3, [pc, #252]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000a5e:	2101      	movs	r1, #1
 8000a60:	430a      	orrs	r2, r1
 8000a62:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a64:	f7ff fc18 	bl	8000298 <HAL_GetTick>
 8000a68:	0003      	movs	r3, r0
 8000a6a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a6c:	e008      	b.n	8000a80 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a6e:	f7ff fc13 	bl	8000298 <HAL_GetTick>
 8000a72:	0002      	movs	r2, r0
 8000a74:	693b      	ldr	r3, [r7, #16]
 8000a76:	1ad3      	subs	r3, r2, r3
 8000a78:	2b02      	cmp	r3, #2
 8000a7a:	d901      	bls.n	8000a80 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	e22e      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a80:	4b36      	ldr	r3, [pc, #216]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a84:	2202      	movs	r2, #2
 8000a86:	4013      	ands	r3, r2
 8000a88:	d0f1      	beq.n	8000a6e <HAL_RCC_OscConfig+0x242>
 8000a8a:	e018      	b.n	8000abe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a8c:	4b33      	ldr	r3, [pc, #204]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000a8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000a90:	4b32      	ldr	r3, [pc, #200]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000a92:	2101      	movs	r1, #1
 8000a94:	438a      	bics	r2, r1
 8000a96:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a98:	f7ff fbfe 	bl	8000298 <HAL_GetTick>
 8000a9c:	0003      	movs	r3, r0
 8000a9e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000aa0:	e008      	b.n	8000ab4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000aa2:	f7ff fbf9 	bl	8000298 <HAL_GetTick>
 8000aa6:	0002      	movs	r2, r0
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	2b02      	cmp	r3, #2
 8000aae:	d901      	bls.n	8000ab4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000ab0:	2303      	movs	r3, #3
 8000ab2:	e214      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ab4:	4b29      	ldr	r3, [pc, #164]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ab8:	2202      	movs	r2, #2
 8000aba:	4013      	ands	r3, r2
 8000abc:	d1f1      	bne.n	8000aa2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	d100      	bne.n	8000aca <HAL_RCC_OscConfig+0x29e>
 8000ac8:	e0b6      	b.n	8000c38 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000aca:	2317      	movs	r3, #23
 8000acc:	18fb      	adds	r3, r7, r3
 8000ace:	2200      	movs	r2, #0
 8000ad0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ad2:	4b22      	ldr	r3, [pc, #136]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000ad4:	69da      	ldr	r2, [r3, #28]
 8000ad6:	2380      	movs	r3, #128	; 0x80
 8000ad8:	055b      	lsls	r3, r3, #21
 8000ada:	4013      	ands	r3, r2
 8000adc:	d111      	bne.n	8000b02 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ade:	4b1f      	ldr	r3, [pc, #124]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000ae0:	69da      	ldr	r2, [r3, #28]
 8000ae2:	4b1e      	ldr	r3, [pc, #120]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000ae4:	2180      	movs	r1, #128	; 0x80
 8000ae6:	0549      	lsls	r1, r1, #21
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	61da      	str	r2, [r3, #28]
 8000aec:	4b1b      	ldr	r3, [pc, #108]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000aee:	69da      	ldr	r2, [r3, #28]
 8000af0:	2380      	movs	r3, #128	; 0x80
 8000af2:	055b      	lsls	r3, r3, #21
 8000af4:	4013      	ands	r3, r2
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000afa:	2317      	movs	r3, #23
 8000afc:	18fb      	adds	r3, r7, r3
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b02:	4b19      	ldr	r3, [pc, #100]	; (8000b68 <HAL_RCC_OscConfig+0x33c>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	2380      	movs	r3, #128	; 0x80
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	d11a      	bne.n	8000b44 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b0e:	4b16      	ldr	r3, [pc, #88]	; (8000b68 <HAL_RCC_OscConfig+0x33c>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <HAL_RCC_OscConfig+0x33c>)
 8000b14:	2180      	movs	r1, #128	; 0x80
 8000b16:	0049      	lsls	r1, r1, #1
 8000b18:	430a      	orrs	r2, r1
 8000b1a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000b1c:	f7ff fbbc 	bl	8000298 <HAL_GetTick>
 8000b20:	0003      	movs	r3, r0
 8000b22:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b24:	e008      	b.n	8000b38 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b26:	f7ff fbb7 	bl	8000298 <HAL_GetTick>
 8000b2a:	0002      	movs	r2, r0
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	1ad3      	subs	r3, r2, r3
 8000b30:	2b64      	cmp	r3, #100	; 0x64
 8000b32:	d901      	bls.n	8000b38 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000b34:	2303      	movs	r3, #3
 8000b36:	e1d2      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b38:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <HAL_RCC_OscConfig+0x33c>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	2380      	movs	r3, #128	; 0x80
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	4013      	ands	r3, r2
 8000b42:	d0f0      	beq.n	8000b26 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d10f      	bne.n	8000b6c <HAL_RCC_OscConfig+0x340>
 8000b4c:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000b4e:	6a1a      	ldr	r2, [r3, #32]
 8000b50:	4b02      	ldr	r3, [pc, #8]	; (8000b5c <HAL_RCC_OscConfig+0x330>)
 8000b52:	2101      	movs	r1, #1
 8000b54:	430a      	orrs	r2, r1
 8000b56:	621a      	str	r2, [r3, #32]
 8000b58:	e036      	b.n	8000bc8 <HAL_RCC_OscConfig+0x39c>
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	fffeffff 	.word	0xfffeffff
 8000b64:	fffbffff 	.word	0xfffbffff
 8000b68:	40007000 	.word	0x40007000
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689b      	ldr	r3, [r3, #8]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d10c      	bne.n	8000b8e <HAL_RCC_OscConfig+0x362>
 8000b74:	4bca      	ldr	r3, [pc, #808]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000b76:	6a1a      	ldr	r2, [r3, #32]
 8000b78:	4bc9      	ldr	r3, [pc, #804]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	438a      	bics	r2, r1
 8000b7e:	621a      	str	r2, [r3, #32]
 8000b80:	4bc7      	ldr	r3, [pc, #796]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000b82:	6a1a      	ldr	r2, [r3, #32]
 8000b84:	4bc6      	ldr	r3, [pc, #792]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000b86:	2104      	movs	r1, #4
 8000b88:	438a      	bics	r2, r1
 8000b8a:	621a      	str	r2, [r3, #32]
 8000b8c:	e01c      	b.n	8000bc8 <HAL_RCC_OscConfig+0x39c>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	689b      	ldr	r3, [r3, #8]
 8000b92:	2b05      	cmp	r3, #5
 8000b94:	d10c      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x384>
 8000b96:	4bc2      	ldr	r3, [pc, #776]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000b98:	6a1a      	ldr	r2, [r3, #32]
 8000b9a:	4bc1      	ldr	r3, [pc, #772]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000b9c:	2104      	movs	r1, #4
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	621a      	str	r2, [r3, #32]
 8000ba2:	4bbf      	ldr	r3, [pc, #764]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000ba4:	6a1a      	ldr	r2, [r3, #32]
 8000ba6:	4bbe      	ldr	r3, [pc, #760]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000ba8:	2101      	movs	r1, #1
 8000baa:	430a      	orrs	r2, r1
 8000bac:	621a      	str	r2, [r3, #32]
 8000bae:	e00b      	b.n	8000bc8 <HAL_RCC_OscConfig+0x39c>
 8000bb0:	4bbb      	ldr	r3, [pc, #748]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000bb2:	6a1a      	ldr	r2, [r3, #32]
 8000bb4:	4bba      	ldr	r3, [pc, #744]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	438a      	bics	r2, r1
 8000bba:	621a      	str	r2, [r3, #32]
 8000bbc:	4bb8      	ldr	r3, [pc, #736]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000bbe:	6a1a      	ldr	r2, [r3, #32]
 8000bc0:	4bb7      	ldr	r3, [pc, #732]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000bc2:	2104      	movs	r1, #4
 8000bc4:	438a      	bics	r2, r1
 8000bc6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d014      	beq.n	8000bfa <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bd0:	f7ff fb62 	bl	8000298 <HAL_GetTick>
 8000bd4:	0003      	movs	r3, r0
 8000bd6:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bd8:	e009      	b.n	8000bee <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bda:	f7ff fb5d 	bl	8000298 <HAL_GetTick>
 8000bde:	0002      	movs	r2, r0
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	4aaf      	ldr	r2, [pc, #700]	; (8000ea4 <HAL_RCC_OscConfig+0x678>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d901      	bls.n	8000bee <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000bea:	2303      	movs	r3, #3
 8000bec:	e177      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bee:	4bac      	ldr	r3, [pc, #688]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000bf0:	6a1b      	ldr	r3, [r3, #32]
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	d0f0      	beq.n	8000bda <HAL_RCC_OscConfig+0x3ae>
 8000bf8:	e013      	b.n	8000c22 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bfa:	f7ff fb4d 	bl	8000298 <HAL_GetTick>
 8000bfe:	0003      	movs	r3, r0
 8000c00:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c02:	e009      	b.n	8000c18 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c04:	f7ff fb48 	bl	8000298 <HAL_GetTick>
 8000c08:	0002      	movs	r2, r0
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	4aa5      	ldr	r2, [pc, #660]	; (8000ea4 <HAL_RCC_OscConfig+0x678>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d901      	bls.n	8000c18 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000c14:	2303      	movs	r3, #3
 8000c16:	e162      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c18:	4ba1      	ldr	r3, [pc, #644]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c1a:	6a1b      	ldr	r3, [r3, #32]
 8000c1c:	2202      	movs	r2, #2
 8000c1e:	4013      	ands	r3, r2
 8000c20:	d1f0      	bne.n	8000c04 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000c22:	2317      	movs	r3, #23
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d105      	bne.n	8000c38 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c2c:	4b9c      	ldr	r3, [pc, #624]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c2e:	69da      	ldr	r2, [r3, #28]
 8000c30:	4b9b      	ldr	r3, [pc, #620]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c32:	499d      	ldr	r1, [pc, #628]	; (8000ea8 <HAL_RCC_OscConfig+0x67c>)
 8000c34:	400a      	ands	r2, r1
 8000c36:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2210      	movs	r2, #16
 8000c3e:	4013      	ands	r3, r2
 8000c40:	d063      	beq.n	8000d0a <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	695b      	ldr	r3, [r3, #20]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d12a      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000c4a:	4b95      	ldr	r3, [pc, #596]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c4e:	4b94      	ldr	r3, [pc, #592]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c50:	2104      	movs	r1, #4
 8000c52:	430a      	orrs	r2, r1
 8000c54:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000c56:	4b92      	ldr	r3, [pc, #584]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c5a:	4b91      	ldr	r3, [pc, #580]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	430a      	orrs	r2, r1
 8000c60:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c62:	f7ff fb19 	bl	8000298 <HAL_GetTick>
 8000c66:	0003      	movs	r3, r0
 8000c68:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000c6a:	e008      	b.n	8000c7e <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c6c:	f7ff fb14 	bl	8000298 <HAL_GetTick>
 8000c70:	0002      	movs	r2, r0
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	2b02      	cmp	r3, #2
 8000c78:	d901      	bls.n	8000c7e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	e12f      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000c7e:	4b88      	ldr	r3, [pc, #544]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c82:	2202      	movs	r2, #2
 8000c84:	4013      	ands	r3, r2
 8000c86:	d0f1      	beq.n	8000c6c <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000c88:	4b85      	ldr	r3, [pc, #532]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c8c:	22f8      	movs	r2, #248	; 0xf8
 8000c8e:	4393      	bics	r3, r2
 8000c90:	0019      	movs	r1, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	699b      	ldr	r3, [r3, #24]
 8000c96:	00da      	lsls	r2, r3, #3
 8000c98:	4b81      	ldr	r3, [pc, #516]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	635a      	str	r2, [r3, #52]	; 0x34
 8000c9e:	e034      	b.n	8000d0a <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	695b      	ldr	r3, [r3, #20]
 8000ca4:	3305      	adds	r3, #5
 8000ca6:	d111      	bne.n	8000ccc <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000ca8:	4b7d      	ldr	r3, [pc, #500]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000caa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cac:	4b7c      	ldr	r3, [pc, #496]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000cae:	2104      	movs	r1, #4
 8000cb0:	438a      	bics	r2, r1
 8000cb2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000cb4:	4b7a      	ldr	r3, [pc, #488]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cb8:	22f8      	movs	r2, #248	; 0xf8
 8000cba:	4393      	bics	r3, r2
 8000cbc:	0019      	movs	r1, r3
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	00da      	lsls	r2, r3, #3
 8000cc4:	4b76      	ldr	r3, [pc, #472]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000cc6:	430a      	orrs	r2, r1
 8000cc8:	635a      	str	r2, [r3, #52]	; 0x34
 8000cca:	e01e      	b.n	8000d0a <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ccc:	4b74      	ldr	r3, [pc, #464]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000cce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cd0:	4b73      	ldr	r3, [pc, #460]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000cd2:	2104      	movs	r1, #4
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000cd8:	4b71      	ldr	r3, [pc, #452]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000cda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cdc:	4b70      	ldr	r3, [pc, #448]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000cde:	2101      	movs	r1, #1
 8000ce0:	438a      	bics	r2, r1
 8000ce2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ce4:	f7ff fad8 	bl	8000298 <HAL_GetTick>
 8000ce8:	0003      	movs	r3, r0
 8000cea:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000cec:	e008      	b.n	8000d00 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000cee:	f7ff fad3 	bl	8000298 <HAL_GetTick>
 8000cf2:	0002      	movs	r2, r0
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d901      	bls.n	8000d00 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	e0ee      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000d00:	4b67      	ldr	r3, [pc, #412]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d04:	2202      	movs	r2, #2
 8000d06:	4013      	ands	r3, r2
 8000d08:	d1f1      	bne.n	8000cee <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2220      	movs	r2, #32
 8000d10:	4013      	ands	r3, r2
 8000d12:	d05c      	beq.n	8000dce <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000d14:	4b62      	ldr	r3, [pc, #392]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	220c      	movs	r2, #12
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	2b0c      	cmp	r3, #12
 8000d1e:	d00e      	beq.n	8000d3e <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000d20:	4b5f      	ldr	r3, [pc, #380]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	220c      	movs	r2, #12
 8000d26:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000d28:	2b08      	cmp	r3, #8
 8000d2a:	d114      	bne.n	8000d56 <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000d2c:	4b5c      	ldr	r3, [pc, #368]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d2e:	685a      	ldr	r2, [r3, #4]
 8000d30:	23c0      	movs	r3, #192	; 0xc0
 8000d32:	025b      	lsls	r3, r3, #9
 8000d34:	401a      	ands	r2, r3
 8000d36:	23c0      	movs	r3, #192	; 0xc0
 8000d38:	025b      	lsls	r3, r3, #9
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d10b      	bne.n	8000d56 <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000d3e:	4b58      	ldr	r3, [pc, #352]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d42:	2380      	movs	r3, #128	; 0x80
 8000d44:	025b      	lsls	r3, r3, #9
 8000d46:	4013      	ands	r3, r2
 8000d48:	d040      	beq.n	8000dcc <HAL_RCC_OscConfig+0x5a0>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6a1b      	ldr	r3, [r3, #32]
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d03c      	beq.n	8000dcc <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
 8000d54:	e0c3      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6a1b      	ldr	r3, [r3, #32]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d01b      	beq.n	8000d96 <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000d5e:	4b50      	ldr	r3, [pc, #320]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d62:	4b4f      	ldr	r3, [pc, #316]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d64:	2180      	movs	r1, #128	; 0x80
 8000d66:	0249      	lsls	r1, r1, #9
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6c:	f7ff fa94 	bl	8000298 <HAL_GetTick>
 8000d70:	0003      	movs	r3, r0
 8000d72:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000d74:	e008      	b.n	8000d88 <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d76:	f7ff fa8f 	bl	8000298 <HAL_GetTick>
 8000d7a:	0002      	movs	r2, r0
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d901      	bls.n	8000d88 <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8000d84:	2303      	movs	r3, #3
 8000d86:	e0aa      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000d88:	4b45      	ldr	r3, [pc, #276]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d8c:	2380      	movs	r3, #128	; 0x80
 8000d8e:	025b      	lsls	r3, r3, #9
 8000d90:	4013      	ands	r3, r2
 8000d92:	d0f0      	beq.n	8000d76 <HAL_RCC_OscConfig+0x54a>
 8000d94:	e01b      	b.n	8000dce <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000d96:	4b42      	ldr	r3, [pc, #264]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d9a:	4b41      	ldr	r3, [pc, #260]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000d9c:	4943      	ldr	r1, [pc, #268]	; (8000eac <HAL_RCC_OscConfig+0x680>)
 8000d9e:	400a      	ands	r2, r1
 8000da0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da2:	f7ff fa79 	bl	8000298 <HAL_GetTick>
 8000da6:	0003      	movs	r3, r0
 8000da8:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000daa:	e008      	b.n	8000dbe <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000dac:	f7ff fa74 	bl	8000298 <HAL_GetTick>
 8000db0:	0002      	movs	r2, r0
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d901      	bls.n	8000dbe <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	e08f      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000dbe:	4b38      	ldr	r3, [pc, #224]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000dc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dc2:	2380      	movs	r3, #128	; 0x80
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	d1f0      	bne.n	8000dac <HAL_RCC_OscConfig+0x580>
 8000dca:	e000      	b.n	8000dce <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000dcc:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d100      	bne.n	8000dd8 <HAL_RCC_OscConfig+0x5ac>
 8000dd6:	e081      	b.n	8000edc <HAL_RCC_OscConfig+0x6b0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dd8:	4b31      	ldr	r3, [pc, #196]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	220c      	movs	r2, #12
 8000dde:	4013      	ands	r3, r2
 8000de0:	2b08      	cmp	r3, #8
 8000de2:	d100      	bne.n	8000de6 <HAL_RCC_OscConfig+0x5ba>
 8000de4:	e078      	b.n	8000ed8 <HAL_RCC_OscConfig+0x6ac>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d14c      	bne.n	8000e88 <HAL_RCC_OscConfig+0x65c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000dee:	4b2c      	ldr	r3, [pc, #176]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	4b2b      	ldr	r3, [pc, #172]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000df4:	492e      	ldr	r1, [pc, #184]	; (8000eb0 <HAL_RCC_OscConfig+0x684>)
 8000df6:	400a      	ands	r2, r1
 8000df8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dfa:	f7ff fa4d 	bl	8000298 <HAL_GetTick>
 8000dfe:	0003      	movs	r3, r0
 8000e00:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e02:	e008      	b.n	8000e16 <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e04:	f7ff fa48 	bl	8000298 <HAL_GetTick>
 8000e08:	0002      	movs	r2, r0
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d901      	bls.n	8000e16 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e063      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e16:	4b22      	ldr	r3, [pc, #136]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	049b      	lsls	r3, r3, #18
 8000e1e:	4013      	ands	r3, r2
 8000e20:	d1f0      	bne.n	8000e04 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e22:	4b1f      	ldr	r3, [pc, #124]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e26:	220f      	movs	r2, #15
 8000e28:	4393      	bics	r3, r2
 8000e2a:	0019      	movs	r1, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e30:	4b1b      	ldr	r3, [pc, #108]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e32:	430a      	orrs	r2, r1
 8000e34:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e36:	4b1a      	ldr	r3, [pc, #104]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	4a1e      	ldr	r2, [pc, #120]	; (8000eb4 <HAL_RCC_OscConfig+0x688>)
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	0019      	movs	r1, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e48:	431a      	orrs	r2, r3
 8000e4a:	4b15      	ldr	r3, [pc, #84]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e4c:	430a      	orrs	r2, r1
 8000e4e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e50:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	4b12      	ldr	r3, [pc, #72]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e56:	2180      	movs	r1, #128	; 0x80
 8000e58:	0449      	lsls	r1, r1, #17
 8000e5a:	430a      	orrs	r2, r1
 8000e5c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e5e:	f7ff fa1b 	bl	8000298 <HAL_GetTick>
 8000e62:	0003      	movs	r3, r0
 8000e64:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e66:	e008      	b.n	8000e7a <HAL_RCC_OscConfig+0x64e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e68:	f7ff fa16 	bl	8000298 <HAL_GetTick>
 8000e6c:	0002      	movs	r2, r0
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d901      	bls.n	8000e7a <HAL_RCC_OscConfig+0x64e>
          {
            return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e031      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	2380      	movs	r3, #128	; 0x80
 8000e80:	049b      	lsls	r3, r3, #18
 8000e82:	4013      	ands	r3, r2
 8000e84:	d0f0      	beq.n	8000e68 <HAL_RCC_OscConfig+0x63c>
 8000e86:	e029      	b.n	8000edc <HAL_RCC_OscConfig+0x6b0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e88:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <HAL_RCC_OscConfig+0x674>)
 8000e8e:	4908      	ldr	r1, [pc, #32]	; (8000eb0 <HAL_RCC_OscConfig+0x684>)
 8000e90:	400a      	ands	r2, r1
 8000e92:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e94:	f7ff fa00 	bl	8000298 <HAL_GetTick>
 8000e98:	0003      	movs	r3, r0
 8000e9a:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e9c:	e015      	b.n	8000eca <HAL_RCC_OscConfig+0x69e>
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	00001388 	.word	0x00001388
 8000ea8:	efffffff 	.word	0xefffffff
 8000eac:	fffeffff 	.word	0xfffeffff
 8000eb0:	feffffff 	.word	0xfeffffff
 8000eb4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000eb8:	f7ff f9ee 	bl	8000298 <HAL_GetTick>
 8000ebc:	0002      	movs	r2, r0
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d901      	bls.n	8000eca <HAL_RCC_OscConfig+0x69e>
          {
            return HAL_TIMEOUT;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	e009      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eca:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <HAL_RCC_OscConfig+0x6bc>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	2380      	movs	r3, #128	; 0x80
 8000ed0:	049b      	lsls	r3, r3, #18
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	d1f0      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x68c>
 8000ed6:	e001      	b.n	8000edc <HAL_RCC_OscConfig+0x6b0>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e000      	b.n	8000ede <HAL_RCC_OscConfig+0x6b2>
    }
  }
  
  return HAL_OK;
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	0018      	movs	r0, r3
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b006      	add	sp, #24
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	40021000 	.word	0x40021000

08000eec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000efa:	4b7b      	ldr	r3, [pc, #492]	; (80010e8 <HAL_RCC_ClockConfig+0x1fc>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2201      	movs	r2, #1
 8000f00:	4013      	ands	r3, r2
 8000f02:	683a      	ldr	r2, [r7, #0]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d911      	bls.n	8000f2c <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f08:	4b77      	ldr	r3, [pc, #476]	; (80010e8 <HAL_RCC_ClockConfig+0x1fc>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	4393      	bics	r3, r2
 8000f10:	0019      	movs	r1, r3
 8000f12:	4b75      	ldr	r3, [pc, #468]	; (80010e8 <HAL_RCC_ClockConfig+0x1fc>)
 8000f14:	683a      	ldr	r2, [r7, #0]
 8000f16:	430a      	orrs	r2, r1
 8000f18:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f1a:	4b73      	ldr	r3, [pc, #460]	; (80010e8 <HAL_RCC_ClockConfig+0x1fc>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2201      	movs	r2, #1
 8000f20:	4013      	ands	r3, r2
 8000f22:	683a      	ldr	r2, [r7, #0]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d001      	beq.n	8000f2c <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e0d8      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2202      	movs	r2, #2
 8000f32:	4013      	ands	r3, r2
 8000f34:	d009      	beq.n	8000f4a <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f36:	4b6d      	ldr	r3, [pc, #436]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	22f0      	movs	r2, #240	; 0xf0
 8000f3c:	4393      	bics	r3, r2
 8000f3e:	0019      	movs	r1, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	689a      	ldr	r2, [r3, #8]
 8000f44:	4b69      	ldr	r3, [pc, #420]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8000f46:	430a      	orrs	r2, r1
 8000f48:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	2201      	movs	r2, #1
 8000f50:	4013      	ands	r3, r2
 8000f52:	d100      	bne.n	8000f56 <HAL_RCC_ClockConfig+0x6a>
 8000f54:	e089      	b.n	800106a <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d107      	bne.n	8000f6e <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f5e:	4b63      	ldr	r3, [pc, #396]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	2380      	movs	r3, #128	; 0x80
 8000f64:	029b      	lsls	r3, r3, #10
 8000f66:	4013      	ands	r3, r2
 8000f68:	d120      	bne.n	8000fac <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e0b7      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d107      	bne.n	8000f86 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f76:	4b5d      	ldr	r3, [pc, #372]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	2380      	movs	r3, #128	; 0x80
 8000f7c:	049b      	lsls	r3, r3, #18
 8000f7e:	4013      	ands	r3, r2
 8000f80:	d114      	bne.n	8000fac <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e0ab      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d107      	bne.n	8000f9e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000f8e:	4b57      	ldr	r3, [pc, #348]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8000f90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f92:	2380      	movs	r3, #128	; 0x80
 8000f94:	025b      	lsls	r3, r3, #9
 8000f96:	4013      	ands	r3, r2
 8000f98:	d108      	bne.n	8000fac <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e09f      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f9e:	4b53      	ldr	r3, [pc, #332]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2202      	movs	r2, #2
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	d101      	bne.n	8000fac <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e098      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fac:	4b4f      	ldr	r3, [pc, #316]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	2203      	movs	r2, #3
 8000fb2:	4393      	bics	r3, r2
 8000fb4:	0019      	movs	r1, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	685a      	ldr	r2, [r3, #4]
 8000fba:	4b4c      	ldr	r3, [pc, #304]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000fc0:	f7ff f96a 	bl	8000298 <HAL_GetTick>
 8000fc4:	0003      	movs	r3, r0
 8000fc6:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d111      	bne.n	8000ff4 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fd0:	e009      	b.n	8000fe6 <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fd2:	f7ff f961 	bl	8000298 <HAL_GetTick>
 8000fd6:	0002      	movs	r2, r0
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	4a44      	ldr	r2, [pc, #272]	; (80010f0 <HAL_RCC_ClockConfig+0x204>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d901      	bls.n	8000fe6 <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e07b      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fe6:	4b41      	ldr	r3, [pc, #260]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	220c      	movs	r2, #12
 8000fec:	4013      	ands	r3, r2
 8000fee:	2b04      	cmp	r3, #4
 8000ff0:	d1ef      	bne.n	8000fd2 <HAL_RCC_ClockConfig+0xe6>
 8000ff2:	e03a      	b.n	800106a <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d111      	bne.n	8001020 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ffc:	e009      	b.n	8001012 <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ffe:	f7ff f94b 	bl	8000298 <HAL_GetTick>
 8001002:	0002      	movs	r2, r0
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	4a39      	ldr	r2, [pc, #228]	; (80010f0 <HAL_RCC_ClockConfig+0x204>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d901      	bls.n	8001012 <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 800100e:	2303      	movs	r3, #3
 8001010:	e065      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001012:	4b36      	ldr	r3, [pc, #216]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	220c      	movs	r2, #12
 8001018:	4013      	ands	r3, r2
 800101a:	2b08      	cmp	r3, #8
 800101c:	d1ef      	bne.n	8000ffe <HAL_RCC_ClockConfig+0x112>
 800101e:	e024      	b.n	800106a <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	2b03      	cmp	r3, #3
 8001026:	d11b      	bne.n	8001060 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8001028:	e009      	b.n	800103e <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800102a:	f7ff f935 	bl	8000298 <HAL_GetTick>
 800102e:	0002      	movs	r2, r0
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	4a2e      	ldr	r2, [pc, #184]	; (80010f0 <HAL_RCC_ClockConfig+0x204>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d901      	bls.n	800103e <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 800103a:	2303      	movs	r3, #3
 800103c:	e04f      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 800103e:	4b2b      	ldr	r3, [pc, #172]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	220c      	movs	r2, #12
 8001044:	4013      	ands	r3, r2
 8001046:	2b0c      	cmp	r3, #12
 8001048:	d1ef      	bne.n	800102a <HAL_RCC_ClockConfig+0x13e>
 800104a:	e00e      	b.n	800106a <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800104c:	f7ff f924 	bl	8000298 <HAL_GetTick>
 8001050:	0002      	movs	r2, r0
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	4a26      	ldr	r2, [pc, #152]	; (80010f0 <HAL_RCC_ClockConfig+0x204>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d901      	bls.n	8001060 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 800105c:	2303      	movs	r3, #3
 800105e:	e03e      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001060:	4b22      	ldr	r3, [pc, #136]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	220c      	movs	r2, #12
 8001066:	4013      	ands	r3, r2
 8001068:	d1f0      	bne.n	800104c <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800106a:	4b1f      	ldr	r3, [pc, #124]	; (80010e8 <HAL_RCC_ClockConfig+0x1fc>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2201      	movs	r2, #1
 8001070:	4013      	ands	r3, r2
 8001072:	683a      	ldr	r2, [r7, #0]
 8001074:	429a      	cmp	r2, r3
 8001076:	d211      	bcs.n	800109c <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001078:	4b1b      	ldr	r3, [pc, #108]	; (80010e8 <HAL_RCC_ClockConfig+0x1fc>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2201      	movs	r2, #1
 800107e:	4393      	bics	r3, r2
 8001080:	0019      	movs	r1, r3
 8001082:	4b19      	ldr	r3, [pc, #100]	; (80010e8 <HAL_RCC_ClockConfig+0x1fc>)
 8001084:	683a      	ldr	r2, [r7, #0]
 8001086:	430a      	orrs	r2, r1
 8001088:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <HAL_RCC_ClockConfig+0x1fc>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2201      	movs	r2, #1
 8001090:	4013      	ands	r3, r2
 8001092:	683a      	ldr	r2, [r7, #0]
 8001094:	429a      	cmp	r2, r3
 8001096:	d001      	beq.n	800109c <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e020      	b.n	80010de <HAL_RCC_ClockConfig+0x1f2>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2204      	movs	r2, #4
 80010a2:	4013      	ands	r3, r2
 80010a4:	d009      	beq.n	80010ba <HAL_RCC_ClockConfig+0x1ce>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80010a6:	4b11      	ldr	r3, [pc, #68]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	4a12      	ldr	r2, [pc, #72]	; (80010f4 <HAL_RCC_ClockConfig+0x208>)
 80010ac:	4013      	ands	r3, r2
 80010ae:	0019      	movs	r1, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	68da      	ldr	r2, [r3, #12]
 80010b4:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 80010b6:	430a      	orrs	r2, r1
 80010b8:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80010ba:	f000 f821 	bl	8001100 <HAL_RCC_GetSysClockFreq>
 80010be:	0001      	movs	r1, r0
 80010c0:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <HAL_RCC_ClockConfig+0x200>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	091b      	lsrs	r3, r3, #4
 80010c6:	220f      	movs	r2, #15
 80010c8:	4013      	ands	r3, r2
 80010ca:	4a0b      	ldr	r2, [pc, #44]	; (80010f8 <HAL_RCC_ClockConfig+0x20c>)
 80010cc:	5cd3      	ldrb	r3, [r2, r3]
 80010ce:	000a      	movs	r2, r1
 80010d0:	40da      	lsrs	r2, r3
 80010d2:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <HAL_RCC_ClockConfig+0x210>)
 80010d4:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80010d6:	2000      	movs	r0, #0
 80010d8:	f7ff f8b6 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	0018      	movs	r0, r3
 80010e0:	46bd      	mov	sp, r7
 80010e2:	b004      	add	sp, #16
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	40022000 	.word	0x40022000
 80010ec:	40021000 	.word	0x40021000
 80010f0:	00001388 	.word	0x00001388
 80010f4:	fffff8ff 	.word	0xfffff8ff
 80010f8:	080037dc 	.word	0x080037dc
 80010fc:	20000000 	.word	0x20000000

08001100 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001100:	b590      	push	{r4, r7, lr}
 8001102:	b08f      	sub	sp, #60	; 0x3c
 8001104:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001106:	2314      	movs	r3, #20
 8001108:	18fb      	adds	r3, r7, r3
 800110a:	4a37      	ldr	r2, [pc, #220]	; (80011e8 <HAL_RCC_GetSysClockFreq+0xe8>)
 800110c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800110e:	c313      	stmia	r3!, {r0, r1, r4}
 8001110:	6812      	ldr	r2, [r2, #0]
 8001112:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	4a35      	ldr	r2, [pc, #212]	; (80011ec <HAL_RCC_GetSysClockFreq+0xec>)
 8001118:	ca13      	ldmia	r2!, {r0, r1, r4}
 800111a:	c313      	stmia	r3!, {r0, r1, r4}
 800111c:	6812      	ldr	r2, [r2, #0]
 800111e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001120:	2300      	movs	r3, #0
 8001122:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001124:	2300      	movs	r3, #0
 8001126:	62bb      	str	r3, [r7, #40]	; 0x28
 8001128:	2300      	movs	r3, #0
 800112a:	637b      	str	r3, [r7, #52]	; 0x34
 800112c:	2300      	movs	r3, #0
 800112e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001130:	2300      	movs	r3, #0
 8001132:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001134:	4b2e      	ldr	r3, [pc, #184]	; (80011f0 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800113a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800113c:	220c      	movs	r2, #12
 800113e:	4013      	ands	r3, r2
 8001140:	2b08      	cmp	r3, #8
 8001142:	d006      	beq.n	8001152 <HAL_RCC_GetSysClockFreq+0x52>
 8001144:	2b0c      	cmp	r3, #12
 8001146:	d043      	beq.n	80011d0 <HAL_RCC_GetSysClockFreq+0xd0>
 8001148:	2b04      	cmp	r3, #4
 800114a:	d144      	bne.n	80011d6 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800114c:	4b29      	ldr	r3, [pc, #164]	; (80011f4 <HAL_RCC_GetSysClockFreq+0xf4>)
 800114e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001150:	e044      	b.n	80011dc <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001154:	0c9b      	lsrs	r3, r3, #18
 8001156:	220f      	movs	r2, #15
 8001158:	4013      	ands	r3, r2
 800115a:	2214      	movs	r2, #20
 800115c:	18ba      	adds	r2, r7, r2
 800115e:	5cd3      	ldrb	r3, [r2, r3]
 8001160:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001162:	4b23      	ldr	r3, [pc, #140]	; (80011f0 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001166:	220f      	movs	r2, #15
 8001168:	4013      	ands	r3, r2
 800116a:	1d3a      	adds	r2, r7, #4
 800116c:	5cd3      	ldrb	r3, [r2, r3]
 800116e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001170:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001172:	23c0      	movs	r3, #192	; 0xc0
 8001174:	025b      	lsls	r3, r3, #9
 8001176:	401a      	ands	r2, r3
 8001178:	2380      	movs	r3, #128	; 0x80
 800117a:	025b      	lsls	r3, r3, #9
 800117c:	429a      	cmp	r2, r3
 800117e:	d109      	bne.n	8001194 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001180:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001182:	481c      	ldr	r0, [pc, #112]	; (80011f4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001184:	f7fe ffc0 	bl	8000108 <__udivsi3>
 8001188:	0003      	movs	r3, r0
 800118a:	001a      	movs	r2, r3
 800118c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118e:	4353      	muls	r3, r2
 8001190:	637b      	str	r3, [r7, #52]	; 0x34
 8001192:	e01a      	b.n	80011ca <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001194:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001196:	23c0      	movs	r3, #192	; 0xc0
 8001198:	025b      	lsls	r3, r3, #9
 800119a:	401a      	ands	r2, r3
 800119c:	23c0      	movs	r3, #192	; 0xc0
 800119e:	025b      	lsls	r3, r3, #9
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d109      	bne.n	80011b8 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 80011a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80011a6:	4814      	ldr	r0, [pc, #80]	; (80011f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80011a8:	f7fe ffae 	bl	8000108 <__udivsi3>
 80011ac:	0003      	movs	r3, r0
 80011ae:	001a      	movs	r2, r3
 80011b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b2:	4353      	muls	r3, r2
 80011b4:	637b      	str	r3, [r7, #52]	; 0x34
 80011b6:	e008      	b.n	80011ca <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80011b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80011ba:	480e      	ldr	r0, [pc, #56]	; (80011f4 <HAL_RCC_GetSysClockFreq+0xf4>)
 80011bc:	f7fe ffa4 	bl	8000108 <__udivsi3>
 80011c0:	0003      	movs	r3, r0
 80011c2:	001a      	movs	r2, r3
 80011c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c6:	4353      	muls	r3, r2
 80011c8:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 80011ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011cc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80011ce:	e005      	b.n	80011dc <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80011d2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80011d4:	e002      	b.n	80011dc <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011d6:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <HAL_RCC_GetSysClockFreq+0xf4>)
 80011d8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80011da:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80011dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80011de:	0018      	movs	r0, r3
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b00f      	add	sp, #60	; 0x3c
 80011e4:	bd90      	pop	{r4, r7, pc}
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	08003768 	.word	0x08003768
 80011ec:	08003778 	.word	0x08003778
 80011f0:	40021000 	.word	0x40021000
 80011f4:	007a1200 	.word	0x007a1200
 80011f8:	02dc6c00 	.word	0x02dc6c00

080011fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001200:	4b02      	ldr	r3, [pc, #8]	; (800120c <HAL_RCC_GetHCLKFreq+0x10>)
 8001202:	681b      	ldr	r3, [r3, #0]
}
 8001204:	0018      	movs	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	20000000 	.word	0x20000000

08001210 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001214:	f7ff fff2 	bl	80011fc <HAL_RCC_GetHCLKFreq>
 8001218:	0001      	movs	r1, r0
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_RCC_GetPCLK1Freq+0x24>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	0a1b      	lsrs	r3, r3, #8
 8001220:	2207      	movs	r2, #7
 8001222:	4013      	ands	r3, r2
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001226:	5cd3      	ldrb	r3, [r2, r3]
 8001228:	40d9      	lsrs	r1, r3
 800122a:	000b      	movs	r3, r1
}    
 800122c:	0018      	movs	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	40021000 	.word	0x40021000
 8001238:	080037ec 	.word	0x080037ec

0800123c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001244:	2300      	movs	r3, #0
 8001246:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	025b      	lsls	r3, r3, #9
 8001254:	4013      	ands	r3, r2
 8001256:	d100      	bne.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001258:	e08f      	b.n	800137a <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800125a:	2317      	movs	r3, #23
 800125c:	18fb      	adds	r3, r7, r3
 800125e:	2200      	movs	r2, #0
 8001260:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001262:	4b6f      	ldr	r3, [pc, #444]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001264:	69da      	ldr	r2, [r3, #28]
 8001266:	2380      	movs	r3, #128	; 0x80
 8001268:	055b      	lsls	r3, r3, #21
 800126a:	4013      	ands	r3, r2
 800126c:	d111      	bne.n	8001292 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800126e:	4b6c      	ldr	r3, [pc, #432]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001270:	69da      	ldr	r2, [r3, #28]
 8001272:	4b6b      	ldr	r3, [pc, #428]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001274:	2180      	movs	r1, #128	; 0x80
 8001276:	0549      	lsls	r1, r1, #21
 8001278:	430a      	orrs	r2, r1
 800127a:	61da      	str	r2, [r3, #28]
 800127c:	4b68      	ldr	r3, [pc, #416]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800127e:	69da      	ldr	r2, [r3, #28]
 8001280:	2380      	movs	r3, #128	; 0x80
 8001282:	055b      	lsls	r3, r3, #21
 8001284:	4013      	ands	r3, r2
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800128a:	2317      	movs	r3, #23
 800128c:	18fb      	adds	r3, r7, r3
 800128e:	2201      	movs	r2, #1
 8001290:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001292:	4b64      	ldr	r3, [pc, #400]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	2380      	movs	r3, #128	; 0x80
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	4013      	ands	r3, r2
 800129c:	d11a      	bne.n	80012d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800129e:	4b61      	ldr	r3, [pc, #388]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	4b60      	ldr	r3, [pc, #384]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80012a4:	2180      	movs	r1, #128	; 0x80
 80012a6:	0049      	lsls	r1, r1, #1
 80012a8:	430a      	orrs	r2, r1
 80012aa:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012ac:	f7fe fff4 	bl	8000298 <HAL_GetTick>
 80012b0:	0003      	movs	r3, r0
 80012b2:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012b4:	e008      	b.n	80012c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012b6:	f7fe ffef 	bl	8000298 <HAL_GetTick>
 80012ba:	0002      	movs	r2, r0
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	2b64      	cmp	r3, #100	; 0x64
 80012c2:	d901      	bls.n	80012c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e0a6      	b.n	8001416 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012c8:	4b56      	ldr	r3, [pc, #344]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	2380      	movs	r3, #128	; 0x80
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	4013      	ands	r3, r2
 80012d2:	d0f0      	beq.n	80012b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80012d4:	4b52      	ldr	r3, [pc, #328]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012d6:	6a1a      	ldr	r2, [r3, #32]
 80012d8:	23c0      	movs	r3, #192	; 0xc0
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4013      	ands	r3, r2
 80012de:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d034      	beq.n	8001350 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	23c0      	movs	r3, #192	; 0xc0
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	4013      	ands	r3, r2
 80012f0:	68fa      	ldr	r2, [r7, #12]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d02c      	beq.n	8001350 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80012f6:	4b4a      	ldr	r3, [pc, #296]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012f8:	6a1b      	ldr	r3, [r3, #32]
 80012fa:	4a4b      	ldr	r2, [pc, #300]	; (8001428 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80012fc:	4013      	ands	r3, r2
 80012fe:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001300:	4b47      	ldr	r3, [pc, #284]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001302:	6a1a      	ldr	r2, [r3, #32]
 8001304:	4b46      	ldr	r3, [pc, #280]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001306:	2180      	movs	r1, #128	; 0x80
 8001308:	0249      	lsls	r1, r1, #9
 800130a:	430a      	orrs	r2, r1
 800130c:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800130e:	4b44      	ldr	r3, [pc, #272]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001310:	6a1a      	ldr	r2, [r3, #32]
 8001312:	4b43      	ldr	r3, [pc, #268]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001314:	4945      	ldr	r1, [pc, #276]	; (800142c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001316:	400a      	ands	r2, r1
 8001318:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800131a:	4b41      	ldr	r3, [pc, #260]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2201      	movs	r2, #1
 8001324:	4013      	ands	r3, r2
 8001326:	d013      	beq.n	8001350 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001328:	f7fe ffb6 	bl	8000298 <HAL_GetTick>
 800132c:	0003      	movs	r3, r0
 800132e:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001330:	e009      	b.n	8001346 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001332:	f7fe ffb1 	bl	8000298 <HAL_GetTick>
 8001336:	0002      	movs	r2, r0
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	4a3c      	ldr	r2, [pc, #240]	; (8001430 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d901      	bls.n	8001346 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e067      	b.n	8001416 <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001346:	4b36      	ldr	r3, [pc, #216]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001348:	6a1b      	ldr	r3, [r3, #32]
 800134a:	2202      	movs	r2, #2
 800134c:	4013      	ands	r3, r2
 800134e:	d0f0      	beq.n	8001332 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001350:	4b33      	ldr	r3, [pc, #204]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001352:	6a1b      	ldr	r3, [r3, #32]
 8001354:	4a34      	ldr	r2, [pc, #208]	; (8001428 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001356:	4013      	ands	r3, r2
 8001358:	0019      	movs	r1, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	4b30      	ldr	r3, [pc, #192]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001360:	430a      	orrs	r2, r1
 8001362:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001364:	2317      	movs	r3, #23
 8001366:	18fb      	adds	r3, r7, r3
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d105      	bne.n	800137a <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800136e:	4b2c      	ldr	r3, [pc, #176]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001370:	69da      	ldr	r2, [r3, #28]
 8001372:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001374:	492f      	ldr	r1, [pc, #188]	; (8001434 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001376:	400a      	ands	r2, r1
 8001378:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2201      	movs	r2, #1
 8001380:	4013      	ands	r3, r2
 8001382:	d009      	beq.n	8001398 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001384:	4b26      	ldr	r3, [pc, #152]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001388:	2203      	movs	r2, #3
 800138a:	4393      	bics	r3, r2
 800138c:	0019      	movs	r1, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	689a      	ldr	r2, [r3, #8]
 8001392:	4b23      	ldr	r3, [pc, #140]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001394:	430a      	orrs	r2, r1
 8001396:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2202      	movs	r2, #2
 800139e:	4013      	ands	r3, r2
 80013a0:	d009      	beq.n	80013b6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80013a2:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a24      	ldr	r2, [pc, #144]	; (8001438 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80013a8:	4013      	ands	r3, r2
 80013aa:	0019      	movs	r1, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68da      	ldr	r2, [r3, #12]
 80013b0:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80013b2:	430a      	orrs	r2, r1
 80013b4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2220      	movs	r2, #32
 80013bc:	4013      	ands	r3, r2
 80013be:	d009      	beq.n	80013d4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80013c0:	4b17      	ldr	r3, [pc, #92]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80013c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c4:	2210      	movs	r2, #16
 80013c6:	4393      	bics	r3, r2
 80013c8:	0019      	movs	r1, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	691a      	ldr	r2, [r3, #16]
 80013ce:	4b14      	ldr	r3, [pc, #80]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80013d0:	430a      	orrs	r2, r1
 80013d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	029b      	lsls	r3, r3, #10
 80013dc:	4013      	ands	r3, r2
 80013de:	d009      	beq.n	80013f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80013e0:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80013e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e4:	2280      	movs	r2, #128	; 0x80
 80013e6:	4393      	bics	r3, r2
 80013e8:	0019      	movs	r1, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	699a      	ldr	r2, [r3, #24]
 80013ee:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80013f0:	430a      	orrs	r2, r1
 80013f2:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	2380      	movs	r3, #128	; 0x80
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	4013      	ands	r3, r2
 80013fe:	d009      	beq.n	8001414 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001400:	4b07      	ldr	r3, [pc, #28]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001404:	2240      	movs	r2, #64	; 0x40
 8001406:	4393      	bics	r3, r2
 8001408:	0019      	movs	r1, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695a      	ldr	r2, [r3, #20]
 800140e:	4b04      	ldr	r3, [pc, #16]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001410:	430a      	orrs	r2, r1
 8001412:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001414:	2300      	movs	r3, #0
}
 8001416:	0018      	movs	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	b006      	add	sp, #24
 800141c:	bd80      	pop	{r7, pc}
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	40021000 	.word	0x40021000
 8001424:	40007000 	.word	0x40007000
 8001428:	fffffcff 	.word	0xfffffcff
 800142c:	fffeffff 	.word	0xfffeffff
 8001430:	00001388 	.word	0x00001388
 8001434:	efffffff 	.word	0xefffffff
 8001438:	fffcffff 	.word	0xfffcffff

0800143c <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d101      	bne.n	800144e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e01e      	b.n	800148c <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	223d      	movs	r2, #61	; 0x3d
 8001452:	5c9b      	ldrb	r3, [r3, r2]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b00      	cmp	r3, #0
 8001458:	d107      	bne.n	800146a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	223c      	movs	r2, #60	; 0x3c
 800145e:	2100      	movs	r1, #0
 8001460:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	0018      	movs	r0, r3
 8001466:	f001 f8ab 	bl	80025c0 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	223d      	movs	r2, #61	; 0x3d
 800146e:	2102      	movs	r1, #2
 8001470:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	3304      	adds	r3, #4
 800147a:	0019      	movs	r1, r3
 800147c:	0010      	movs	r0, r2
 800147e:	f000 f959 	bl	8001734 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	223d      	movs	r2, #61	; 0x3d
 8001486:	2101      	movs	r1, #1
 8001488:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800148a:	2300      	movs	r3, #0
}
 800148c:	0018      	movs	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	b002      	add	sp, #8
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	68da      	ldr	r2, [r3, #12]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2101      	movs	r1, #1
 80014a8:	430a      	orrs	r2, r1
 80014aa:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2101      	movs	r1, #1
 80014b8:	430a      	orrs	r2, r1
 80014ba:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	0018      	movs	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	b002      	add	sp, #8
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b082      	sub	sp, #8
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	691b      	ldr	r3, [r3, #16]
 80014d4:	2202      	movs	r2, #2
 80014d6:	4013      	ands	r3, r2
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d124      	bne.n	8001526 <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	2202      	movs	r2, #2
 80014e4:	4013      	ands	r3, r2
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d11d      	bne.n	8001526 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2203      	movs	r2, #3
 80014f0:	4252      	negs	r2, r2
 80014f2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2201      	movs	r2, #1
 80014f8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	2203      	movs	r2, #3
 8001502:	4013      	ands	r3, r2
 8001504:	d004      	beq.n	8001510 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	0018      	movs	r0, r3
 800150a:	f000 f8fa 	bl	8001702 <HAL_TIM_IC_CaptureCallback>
 800150e:	e007      	b.n	8001520 <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	0018      	movs	r0, r3
 8001514:	f000 f8ed 	bl	80016f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	0018      	movs	r0, r3
 800151c:	f000 f8f9 	bl	8001712 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	691b      	ldr	r3, [r3, #16]
 800152c:	2204      	movs	r2, #4
 800152e:	4013      	ands	r3, r2
 8001530:	2b04      	cmp	r3, #4
 8001532:	d125      	bne.n	8001580 <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	2204      	movs	r2, #4
 800153c:	4013      	ands	r3, r2
 800153e:	2b04      	cmp	r3, #4
 8001540:	d11e      	bne.n	8001580 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2205      	movs	r2, #5
 8001548:	4252      	negs	r2, r2
 800154a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2202      	movs	r2, #2
 8001550:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	699a      	ldr	r2, [r3, #24]
 8001558:	23c0      	movs	r3, #192	; 0xc0
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	4013      	ands	r3, r2
 800155e:	d004      	beq.n	800156a <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	0018      	movs	r0, r3
 8001564:	f000 f8cd 	bl	8001702 <HAL_TIM_IC_CaptureCallback>
 8001568:	e007      	b.n	800157a <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	0018      	movs	r0, r3
 800156e:	f000 f8c0 	bl	80016f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	0018      	movs	r0, r3
 8001576:	f000 f8cc 	bl	8001712 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2200      	movs	r2, #0
 800157e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	2208      	movs	r2, #8
 8001588:	4013      	ands	r3, r2
 800158a:	2b08      	cmp	r3, #8
 800158c:	d124      	bne.n	80015d8 <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	2208      	movs	r2, #8
 8001596:	4013      	ands	r3, r2
 8001598:	2b08      	cmp	r3, #8
 800159a:	d11d      	bne.n	80015d8 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2209      	movs	r2, #9
 80015a2:	4252      	negs	r2, r2
 80015a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2204      	movs	r2, #4
 80015aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	69db      	ldr	r3, [r3, #28]
 80015b2:	2203      	movs	r2, #3
 80015b4:	4013      	ands	r3, r2
 80015b6:	d004      	beq.n	80015c2 <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	0018      	movs	r0, r3
 80015bc:	f000 f8a1 	bl	8001702 <HAL_TIM_IC_CaptureCallback>
 80015c0:	e007      	b.n	80015d2 <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	0018      	movs	r0, r3
 80015c6:	f000 f894 	bl	80016f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	0018      	movs	r0, r3
 80015ce:	f000 f8a0 	bl	8001712 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	2210      	movs	r2, #16
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b10      	cmp	r3, #16
 80015e4:	d125      	bne.n	8001632 <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	2210      	movs	r2, #16
 80015ee:	4013      	ands	r3, r2
 80015f0:	2b10      	cmp	r3, #16
 80015f2:	d11e      	bne.n	8001632 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2211      	movs	r2, #17
 80015fa:	4252      	negs	r2, r2
 80015fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2208      	movs	r2, #8
 8001602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	69da      	ldr	r2, [r3, #28]
 800160a:	23c0      	movs	r3, #192	; 0xc0
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4013      	ands	r3, r2
 8001610:	d004      	beq.n	800161c <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	0018      	movs	r0, r3
 8001616:	f000 f874 	bl	8001702 <HAL_TIM_IC_CaptureCallback>
 800161a:	e007      	b.n	800162c <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	0018      	movs	r0, r3
 8001620:	f000 f867 	bl	80016f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	0018      	movs	r0, r3
 8001628:	f000 f873 	bl	8001712 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2200      	movs	r2, #0
 8001630:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	2201      	movs	r2, #1
 800163a:	4013      	ands	r3, r2
 800163c:	2b01      	cmp	r3, #1
 800163e:	d10f      	bne.n	8001660 <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	2201      	movs	r2, #1
 8001648:	4013      	ands	r3, r2
 800164a:	2b01      	cmp	r3, #1
 800164c:	d108      	bne.n	8001660 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2202      	movs	r2, #2
 8001654:	4252      	negs	r2, r2
 8001656:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	0018      	movs	r0, r3
 800165c:	f000 fe9c 	bl	8002398 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	2280      	movs	r2, #128	; 0x80
 8001668:	4013      	ands	r3, r2
 800166a:	2b80      	cmp	r3, #128	; 0x80
 800166c:	d10f      	bne.n	800168e <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	2280      	movs	r2, #128	; 0x80
 8001676:	4013      	ands	r3, r2
 8001678:	2b80      	cmp	r3, #128	; 0x80
 800167a:	d108      	bne.n	800168e <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2281      	movs	r2, #129	; 0x81
 8001682:	4252      	negs	r2, r2
 8001684:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	0018      	movs	r0, r3
 800168a:	f000 f8dd 	bl	8001848 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	691b      	ldr	r3, [r3, #16]
 8001694:	2240      	movs	r2, #64	; 0x40
 8001696:	4013      	ands	r3, r2
 8001698:	2b40      	cmp	r3, #64	; 0x40
 800169a:	d10f      	bne.n	80016bc <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	2240      	movs	r2, #64	; 0x40
 80016a4:	4013      	ands	r3, r2
 80016a6:	2b40      	cmp	r3, #64	; 0x40
 80016a8:	d108      	bne.n	80016bc <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2241      	movs	r2, #65	; 0x41
 80016b0:	4252      	negs	r2, r2
 80016b2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	0018      	movs	r0, r3
 80016b8:	f000 f833 	bl	8001722 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	2220      	movs	r2, #32
 80016c4:	4013      	ands	r3, r2
 80016c6:	2b20      	cmp	r3, #32
 80016c8:	d10f      	bne.n	80016ea <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	2220      	movs	r2, #32
 80016d2:	4013      	ands	r3, r2
 80016d4:	2b20      	cmp	r3, #32
 80016d6:	d108      	bne.n	80016ea <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2221      	movs	r2, #33	; 0x21
 80016de:	4252      	negs	r2, r2
 80016e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	0018      	movs	r0, r3
 80016e6:	f000 f8a7 	bl	8001838 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	46bd      	mov	sp, r7
 80016ee:	b002      	add	sp, #8
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b082      	sub	sp, #8
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80016fa:	46c0      	nop			; (mov r8, r8)
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b002      	add	sp, #8
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b082      	sub	sp, #8
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800170a:	46c0      	nop			; (mov r8, r8)
 800170c:	46bd      	mov	sp, r7
 800170e:	b002      	add	sp, #8
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800171a:	46c0      	nop			; (mov r8, r8)
 800171c:	46bd      	mov	sp, r7
 800171e:	b002      	add	sp, #8
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	46bd      	mov	sp, r7
 800172e:	b002      	add	sp, #8
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4a34      	ldr	r2, [pc, #208]	; (800181c <TIM_Base_SetConfig+0xe8>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d008      	beq.n	8001762 <TIM_Base_SetConfig+0x2e>
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	2380      	movs	r3, #128	; 0x80
 8001754:	05db      	lsls	r3, r3, #23
 8001756:	429a      	cmp	r2, r3
 8001758:	d003      	beq.n	8001762 <TIM_Base_SetConfig+0x2e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a30      	ldr	r2, [pc, #192]	; (8001820 <TIM_Base_SetConfig+0xec>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d108      	bne.n	8001774 <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2270      	movs	r2, #112	; 0x70
 8001766:	4393      	bics	r3, r2
 8001768:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	4313      	orrs	r3, r2
 8001772:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a29      	ldr	r2, [pc, #164]	; (800181c <TIM_Base_SetConfig+0xe8>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d018      	beq.n	80017ae <TIM_Base_SetConfig+0x7a>
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	2380      	movs	r3, #128	; 0x80
 8001780:	05db      	lsls	r3, r3, #23
 8001782:	429a      	cmp	r2, r3
 8001784:	d013      	beq.n	80017ae <TIM_Base_SetConfig+0x7a>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a25      	ldr	r2, [pc, #148]	; (8001820 <TIM_Base_SetConfig+0xec>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d00f      	beq.n	80017ae <TIM_Base_SetConfig+0x7a>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a24      	ldr	r2, [pc, #144]	; (8001824 <TIM_Base_SetConfig+0xf0>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d00b      	beq.n	80017ae <TIM_Base_SetConfig+0x7a>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a23      	ldr	r2, [pc, #140]	; (8001828 <TIM_Base_SetConfig+0xf4>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d007      	beq.n	80017ae <TIM_Base_SetConfig+0x7a>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a22      	ldr	r2, [pc, #136]	; (800182c <TIM_Base_SetConfig+0xf8>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d003      	beq.n	80017ae <TIM_Base_SetConfig+0x7a>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a21      	ldr	r2, [pc, #132]	; (8001830 <TIM_Base_SetConfig+0xfc>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d108      	bne.n	80017c0 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	4a20      	ldr	r2, [pc, #128]	; (8001834 <TIM_Base_SetConfig+0x100>)
 80017b2:	4013      	ands	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	4313      	orrs	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2280      	movs	r2, #128	; 0x80
 80017c4:	4393      	bics	r3, r2
 80017c6:	001a      	movs	r2, r3
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	695b      	ldr	r3, [r3, #20]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	68fa      	ldr	r2, [r7, #12]
 80017d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	689a      	ldr	r2, [r3, #8]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a0c      	ldr	r2, [pc, #48]	; (800181c <TIM_Base_SetConfig+0xe8>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d00b      	beq.n	8001806 <TIM_Base_SetConfig+0xd2>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a0d      	ldr	r2, [pc, #52]	; (8001828 <TIM_Base_SetConfig+0xf4>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d007      	beq.n	8001806 <TIM_Base_SetConfig+0xd2>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a0c      	ldr	r2, [pc, #48]	; (800182c <TIM_Base_SetConfig+0xf8>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d003      	beq.n	8001806 <TIM_Base_SetConfig+0xd2>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <TIM_Base_SetConfig+0xfc>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d103      	bne.n	800180e <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	691a      	ldr	r2, [r3, #16]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2201      	movs	r2, #1
 8001812:	615a      	str	r2, [r3, #20]
}
 8001814:	46c0      	nop			; (mov r8, r8)
 8001816:	46bd      	mov	sp, r7
 8001818:	b004      	add	sp, #16
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40012c00 	.word	0x40012c00
 8001820:	40000400 	.word	0x40000400
 8001824:	40002000 	.word	0x40002000
 8001828:	40014000 	.word	0x40014000
 800182c:	40014400 	.word	0x40014400
 8001830:	40014800 	.word	0x40014800
 8001834:	fffffcff 	.word	0xfffffcff

08001838 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8001840:	46c0      	nop			; (mov r8, r8)
 8001842:	46bd      	mov	sp, r7
 8001844:	b002      	add	sp, #8
 8001846:	bd80      	pop	{r7, pc}

08001848 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001850:	46c0      	nop			; (mov r8, r8)
 8001852:	46bd      	mov	sp, r7
 8001854:	b002      	add	sp, #8
 8001856:	bd80      	pop	{r7, pc}

08001858 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e047      	b.n	80018fa <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2269      	movs	r2, #105	; 0x69
 800186e:	5c9b      	ldrb	r3, [r3, r2]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	2b00      	cmp	r3, #0
 8001874:	d107      	bne.n	8001886 <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2268      	movs	r2, #104	; 0x68
 800187a:	2100      	movs	r1, #0
 800187c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	0018      	movs	r0, r3
 8001882:	f000 fec5 	bl	8002610 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2269      	movs	r2, #105	; 0x69
 800188a:	2124      	movs	r1, #36	; 0x24
 800188c:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2101      	movs	r1, #1
 800189a:	438a      	bics	r2, r1
 800189c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	0018      	movs	r0, r3
 80018a2:	f000 f8d5 	bl	8001a50 <UART_SetConfig>
 80018a6:	0003      	movs	r3, r0
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d101      	bne.n	80018b0 <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e024      	b.n	80018fa <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d003      	beq.n	80018c0 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	0018      	movs	r0, r3
 80018bc:	f000 fa84 	bl	8001dc8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	685a      	ldr	r2, [r3, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	490e      	ldr	r1, [pc, #56]	; (8001904 <HAL_UART_Init+0xac>)
 80018cc:	400a      	ands	r2, r1
 80018ce:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689a      	ldr	r2, [r3, #8]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	212a      	movs	r1, #42	; 0x2a
 80018dc:	438a      	bics	r2, r1
 80018de:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2101      	movs	r1, #1
 80018ec:	430a      	orrs	r2, r1
 80018ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	0018      	movs	r0, r3
 80018f4:	f000 fb1c 	bl	8001f30 <UART_CheckIdleState>
 80018f8:	0003      	movs	r3, r0
}
 80018fa:	0018      	movs	r0, r3
 80018fc:	46bd      	mov	sp, r7
 80018fe:	b002      	add	sp, #8
 8001900:	bd80      	pop	{r7, pc}
 8001902:	46c0      	nop			; (mov r8, r8)
 8001904:	ffffb7ff 	.word	0xffffb7ff

08001908 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af02      	add	r7, sp, #8
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	603b      	str	r3, [r7, #0]
 8001914:	1dbb      	adds	r3, r7, #6
 8001916:	801a      	strh	r2, [r3, #0]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2269      	movs	r2, #105	; 0x69
 8001920:	5c9b      	ldrb	r3, [r3, r2]
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b20      	cmp	r3, #32
 8001926:	d000      	beq.n	800192a <HAL_UART_Transmit+0x22>
 8001928:	e08c      	b.n	8001a44 <HAL_UART_Transmit+0x13c>
  {
    if((pData == NULL ) || (Size == 0U))
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d003      	beq.n	8001938 <HAL_UART_Transmit+0x30>
 8001930:	1dbb      	adds	r3, r7, #6
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <HAL_UART_Transmit+0x34>
    {
      return  HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e084      	b.n	8001a46 <HAL_UART_Transmit+0x13e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	689a      	ldr	r2, [r3, #8]
 8001940:	2380      	movs	r3, #128	; 0x80
 8001942:	015b      	lsls	r3, r3, #5
 8001944:	429a      	cmp	r2, r3
 8001946:	d109      	bne.n	800195c <HAL_UART_Transmit+0x54>
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	691b      	ldr	r3, [r3, #16]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d105      	bne.n	800195c <HAL_UART_Transmit+0x54>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	2201      	movs	r2, #1
 8001954:	4013      	ands	r3, r2
 8001956:	d001      	beq.n	800195c <HAL_UART_Transmit+0x54>
      {
        return  HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e074      	b.n	8001a46 <HAL_UART_Transmit+0x13e>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2268      	movs	r2, #104	; 0x68
 8001960:	5c9b      	ldrb	r3, [r3, r2]
 8001962:	2b01      	cmp	r3, #1
 8001964:	d101      	bne.n	800196a <HAL_UART_Transmit+0x62>
 8001966:	2302      	movs	r3, #2
 8001968:	e06d      	b.n	8001a46 <HAL_UART_Transmit+0x13e>
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2268      	movs	r2, #104	; 0x68
 800196e:	2101      	movs	r1, #1
 8001970:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2269      	movs	r2, #105	; 0x69
 800197c:	2121      	movs	r1, #33	; 0x21
 800197e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001980:	f7fe fc8a 	bl	8000298 <HAL_GetTick>
 8001984:	0003      	movs	r3, r0
 8001986:	617b      	str	r3, [r7, #20]

    huart->TxXferSize = Size;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	1dba      	adds	r2, r7, #6
 800198c:	2150      	movs	r1, #80	; 0x50
 800198e:	8812      	ldrh	r2, [r2, #0]
 8001990:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	1dba      	adds	r2, r7, #6
 8001996:	2152      	movs	r1, #82	; 0x52
 8001998:	8812      	ldrh	r2, [r2, #0]
 800199a:	525a      	strh	r2, [r3, r1]
    while(huart->TxXferCount > 0)
 800199c:	e035      	b.n	8001a0a <HAL_UART_Transmit+0x102>
    {
      huart->TxXferCount--;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2252      	movs	r2, #82	; 0x52
 80019a2:	5a9b      	ldrh	r3, [r3, r2]
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	3b01      	subs	r3, #1
 80019a8:	b299      	uxth	r1, r3
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	2252      	movs	r2, #82	; 0x52
 80019ae:	5299      	strh	r1, [r3, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	0013      	movs	r3, r2
 80019ba:	2200      	movs	r2, #0
 80019bc:	2180      	movs	r1, #128	; 0x80
 80019be:	f000 fb0f 	bl	8001fe0 <UART_WaitOnFlagUntilTimeout>
 80019c2:	1e03      	subs	r3, r0, #0
 80019c4:	d001      	beq.n	80019ca <HAL_UART_Transmit+0xc2>
      {
        return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e03d      	b.n	8001a46 <HAL_UART_Transmit+0x13e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	689a      	ldr	r2, [r3, #8]
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	015b      	lsls	r3, r3, #5
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d111      	bne.n	80019fa <HAL_UART_Transmit+0xf2>
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10d      	bne.n	80019fa <HAL_UART_Transmit+0xf2>
      {
        tmp = (uint16_t*) pData;
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	881a      	ldrh	r2, [r3, #0]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	05d2      	lsls	r2, r2, #23
 80019ec:	0dd2      	lsrs	r2, r2, #23
 80019ee:	b292      	uxth	r2, r2
 80019f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2;
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	3302      	adds	r3, #2
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	e007      	b.n	8001a0a <HAL_UART_Transmit+0x102>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1c5a      	adds	r2, r3, #1
 80019fe:	60ba      	str	r2, [r7, #8]
 8001a00:	781a      	ldrb	r2, [r3, #0]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	b292      	uxth	r2, r2
 8001a08:	851a      	strh	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2252      	movs	r2, #82	; 0x52
 8001a0e:	5a9b      	ldrh	r3, [r3, r2]
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d1c3      	bne.n	800199e <HAL_UART_Transmit+0x96>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a16:	697a      	ldr	r2, [r7, #20]
 8001a18:	68f8      	ldr	r0, [r7, #12]
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	0013      	movs	r3, r2
 8001a20:	2200      	movs	r2, #0
 8001a22:	2140      	movs	r1, #64	; 0x40
 8001a24:	f000 fadc 	bl	8001fe0 <UART_WaitOnFlagUntilTimeout>
 8001a28:	1e03      	subs	r3, r0, #0
 8001a2a:	d001      	beq.n	8001a30 <HAL_UART_Transmit+0x128>
    {
      return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e00a      	b.n	8001a46 <HAL_UART_Transmit+0x13e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2269      	movs	r2, #105	; 0x69
 8001a34:	2120      	movs	r1, #32
 8001a36:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2268      	movs	r2, #104	; 0x68
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a40:	2300      	movs	r3, #0
 8001a42:	e000      	b.n	8001a46 <HAL_UART_Transmit+0x13e>
  }
  else
  {
    return HAL_BUSY;
 8001a44:	2302      	movs	r3, #2
  }
}
 8001a46:	0018      	movs	r0, r3
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	b006      	add	sp, #24
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a50:	b590      	push	{r4, r7, lr}
 8001a52:	b087      	sub	sp, #28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8001a5c:	2317      	movs	r3, #23
 8001a5e:	18fb      	adds	r3, r7, r3
 8001a60:	2210      	movs	r2, #16
 8001a62:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8001a64:	230a      	movs	r3, #10
 8001a66:	18fb      	adds	r3, r7, r3
 8001a68:	2200      	movs	r2, #0
 8001a6a:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8001a6c:	2314      	movs	r3, #20
 8001a6e:	18fb      	adds	r3, r7, r3
 8001a70:	2200      	movs	r2, #0
 8001a72:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001a74:	2313      	movs	r3, #19
 8001a76:	18fb      	adds	r3, r7, r3
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	431a      	orrs	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4ac1      	ldr	r2, [pc, #772]	; (8001da0 <UART_SetConfig+0x350>)
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	0019      	movs	r1, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	4abc      	ldr	r2, [pc, #752]	; (8001da4 <UART_SetConfig+0x354>)
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	0019      	movs	r1, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68da      	ldr	r2, [r3, #12]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	699a      	ldr	r2, [r3, #24]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a1b      	ldr	r3, [r3, #32]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	4ab4      	ldr	r2, [pc, #720]	; (8001da8 <UART_SetConfig+0x358>)
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	0019      	movs	r1, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4ab0      	ldr	r2, [pc, #704]	; (8001dac <UART_SetConfig+0x35c>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d125      	bne.n	8001b3a <UART_SetConfig+0xea>
 8001aee:	4bb0      	ldr	r3, [pc, #704]	; (8001db0 <UART_SetConfig+0x360>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	2203      	movs	r2, #3
 8001af4:	4013      	ands	r3, r2
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d00f      	beq.n	8001b1a <UART_SetConfig+0xca>
 8001afa:	d304      	bcc.n	8001b06 <UART_SetConfig+0xb6>
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d011      	beq.n	8001b24 <UART_SetConfig+0xd4>
 8001b00:	2b03      	cmp	r3, #3
 8001b02:	d005      	beq.n	8001b10 <UART_SetConfig+0xc0>
 8001b04:	e013      	b.n	8001b2e <UART_SetConfig+0xde>
 8001b06:	2317      	movs	r3, #23
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]
 8001b0e:	e064      	b.n	8001bda <UART_SetConfig+0x18a>
 8001b10:	2317      	movs	r3, #23
 8001b12:	18fb      	adds	r3, r7, r3
 8001b14:	2202      	movs	r2, #2
 8001b16:	701a      	strb	r2, [r3, #0]
 8001b18:	e05f      	b.n	8001bda <UART_SetConfig+0x18a>
 8001b1a:	2317      	movs	r3, #23
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	2204      	movs	r2, #4
 8001b20:	701a      	strb	r2, [r3, #0]
 8001b22:	e05a      	b.n	8001bda <UART_SetConfig+0x18a>
 8001b24:	2317      	movs	r3, #23
 8001b26:	18fb      	adds	r3, r7, r3
 8001b28:	2208      	movs	r2, #8
 8001b2a:	701a      	strb	r2, [r3, #0]
 8001b2c:	e055      	b.n	8001bda <UART_SetConfig+0x18a>
 8001b2e:	2317      	movs	r3, #23
 8001b30:	18fb      	adds	r3, r7, r3
 8001b32:	2210      	movs	r2, #16
 8001b34:	701a      	strb	r2, [r3, #0]
 8001b36:	46c0      	nop			; (mov r8, r8)
 8001b38:	e04f      	b.n	8001bda <UART_SetConfig+0x18a>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a9d      	ldr	r2, [pc, #628]	; (8001db4 <UART_SetConfig+0x364>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d132      	bne.n	8001baa <UART_SetConfig+0x15a>
 8001b44:	4b9a      	ldr	r3, [pc, #616]	; (8001db0 <UART_SetConfig+0x360>)
 8001b46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b48:	23c0      	movs	r3, #192	; 0xc0
 8001b4a:	029b      	lsls	r3, r3, #10
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	2280      	movs	r2, #128	; 0x80
 8001b50:	0252      	lsls	r2, r2, #9
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d019      	beq.n	8001b8a <UART_SetConfig+0x13a>
 8001b56:	2280      	movs	r2, #128	; 0x80
 8001b58:	0252      	lsls	r2, r2, #9
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d802      	bhi.n	8001b64 <UART_SetConfig+0x114>
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d009      	beq.n	8001b76 <UART_SetConfig+0x126>
 8001b62:	e01c      	b.n	8001b9e <UART_SetConfig+0x14e>
 8001b64:	2280      	movs	r2, #128	; 0x80
 8001b66:	0292      	lsls	r2, r2, #10
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d013      	beq.n	8001b94 <UART_SetConfig+0x144>
 8001b6c:	22c0      	movs	r2, #192	; 0xc0
 8001b6e:	0292      	lsls	r2, r2, #10
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d005      	beq.n	8001b80 <UART_SetConfig+0x130>
 8001b74:	e013      	b.n	8001b9e <UART_SetConfig+0x14e>
 8001b76:	2317      	movs	r3, #23
 8001b78:	18fb      	adds	r3, r7, r3
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]
 8001b7e:	e02c      	b.n	8001bda <UART_SetConfig+0x18a>
 8001b80:	2317      	movs	r3, #23
 8001b82:	18fb      	adds	r3, r7, r3
 8001b84:	2202      	movs	r2, #2
 8001b86:	701a      	strb	r2, [r3, #0]
 8001b88:	e027      	b.n	8001bda <UART_SetConfig+0x18a>
 8001b8a:	2317      	movs	r3, #23
 8001b8c:	18fb      	adds	r3, r7, r3
 8001b8e:	2204      	movs	r2, #4
 8001b90:	701a      	strb	r2, [r3, #0]
 8001b92:	e022      	b.n	8001bda <UART_SetConfig+0x18a>
 8001b94:	2317      	movs	r3, #23
 8001b96:	18fb      	adds	r3, r7, r3
 8001b98:	2208      	movs	r2, #8
 8001b9a:	701a      	strb	r2, [r3, #0]
 8001b9c:	e01d      	b.n	8001bda <UART_SetConfig+0x18a>
 8001b9e:	2317      	movs	r3, #23
 8001ba0:	18fb      	adds	r3, r7, r3
 8001ba2:	2210      	movs	r2, #16
 8001ba4:	701a      	strb	r2, [r3, #0]
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	e017      	b.n	8001bda <UART_SetConfig+0x18a>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a82      	ldr	r2, [pc, #520]	; (8001db8 <UART_SetConfig+0x368>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d104      	bne.n	8001bbe <UART_SetConfig+0x16e>
 8001bb4:	2317      	movs	r3, #23
 8001bb6:	18fb      	adds	r3, r7, r3
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]
 8001bbc:	e00d      	b.n	8001bda <UART_SetConfig+0x18a>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a7e      	ldr	r2, [pc, #504]	; (8001dbc <UART_SetConfig+0x36c>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d104      	bne.n	8001bd2 <UART_SetConfig+0x182>
 8001bc8:	2317      	movs	r3, #23
 8001bca:	18fb      	adds	r3, r7, r3
 8001bcc:	2200      	movs	r2, #0
 8001bce:	701a      	strb	r2, [r3, #0]
 8001bd0:	e003      	b.n	8001bda <UART_SetConfig+0x18a>
 8001bd2:	2317      	movs	r3, #23
 8001bd4:	18fb      	adds	r3, r7, r3
 8001bd6:	2210      	movs	r2, #16
 8001bd8:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	69da      	ldr	r2, [r3, #28]
 8001bde:	2380      	movs	r3, #128	; 0x80
 8001be0:	021b      	lsls	r3, r3, #8
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d000      	beq.n	8001be8 <UART_SetConfig+0x198>
 8001be6:	e077      	b.n	8001cd8 <UART_SetConfig+0x288>
  {
    switch (clocksource)
 8001be8:	2317      	movs	r3, #23
 8001bea:	18fb      	adds	r3, r7, r3
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d01c      	beq.n	8001c2c <UART_SetConfig+0x1dc>
 8001bf2:	dc02      	bgt.n	8001bfa <UART_SetConfig+0x1aa>
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d005      	beq.n	8001c04 <UART_SetConfig+0x1b4>
 8001bf8:	e04f      	b.n	8001c9a <UART_SetConfig+0x24a>
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d027      	beq.n	8001c4e <UART_SetConfig+0x1fe>
 8001bfe:	2b08      	cmp	r3, #8
 8001c00:	d039      	beq.n	8001c76 <UART_SetConfig+0x226>
 8001c02:	e04a      	b.n	8001c9a <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001c04:	f7ff fb04 	bl	8001210 <HAL_RCC_GetPCLK1Freq>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	005a      	lsls	r2, r3, #1
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	085b      	lsrs	r3, r3, #1
 8001c12:	18d2      	adds	r2, r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	0019      	movs	r1, r3
 8001c1a:	0010      	movs	r0, r2
 8001c1c:	f7fe fa74 	bl	8000108 <__udivsi3>
 8001c20:	0003      	movs	r3, r0
 8001c22:	001a      	movs	r2, r3
 8001c24:	2314      	movs	r3, #20
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	801a      	strh	r2, [r3, #0]
        break;
 8001c2a:	e03b      	b.n	8001ca4 <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	085b      	lsrs	r3, r3, #1
 8001c32:	4a63      	ldr	r2, [pc, #396]	; (8001dc0 <UART_SetConfig+0x370>)
 8001c34:	189a      	adds	r2, r3, r2
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	0019      	movs	r1, r3
 8001c3c:	0010      	movs	r0, r2
 8001c3e:	f7fe fa63 	bl	8000108 <__udivsi3>
 8001c42:	0003      	movs	r3, r0
 8001c44:	001a      	movs	r2, r3
 8001c46:	2314      	movs	r3, #20
 8001c48:	18fb      	adds	r3, r7, r3
 8001c4a:	801a      	strh	r2, [r3, #0]
        break;
 8001c4c:	e02a      	b.n	8001ca4 <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001c4e:	f7ff fa57 	bl	8001100 <HAL_RCC_GetSysClockFreq>
 8001c52:	0003      	movs	r3, r0
 8001c54:	005a      	lsls	r2, r3, #1
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	085b      	lsrs	r3, r3, #1
 8001c5c:	18d2      	adds	r2, r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	0019      	movs	r1, r3
 8001c64:	0010      	movs	r0, r2
 8001c66:	f7fe fa4f 	bl	8000108 <__udivsi3>
 8001c6a:	0003      	movs	r3, r0
 8001c6c:	001a      	movs	r2, r3
 8001c6e:	2314      	movs	r3, #20
 8001c70:	18fb      	adds	r3, r7, r3
 8001c72:	801a      	strh	r2, [r3, #0]
        break;
 8001c74:	e016      	b.n	8001ca4 <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	085b      	lsrs	r3, r3, #1
 8001c7c:	2280      	movs	r2, #128	; 0x80
 8001c7e:	0252      	lsls	r2, r2, #9
 8001c80:	189a      	adds	r2, r3, r2
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	0019      	movs	r1, r3
 8001c88:	0010      	movs	r0, r2
 8001c8a:	f7fe fa3d 	bl	8000108 <__udivsi3>
 8001c8e:	0003      	movs	r3, r0
 8001c90:	001a      	movs	r2, r3
 8001c92:	2314      	movs	r3, #20
 8001c94:	18fb      	adds	r3, r7, r3
 8001c96:	801a      	strh	r2, [r3, #0]
        break;
 8001c98:	e004      	b.n	8001ca4 <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001c9a:	2313      	movs	r3, #19
 8001c9c:	18fb      	adds	r3, r7, r3
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
        break;
 8001ca2:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001ca4:	200a      	movs	r0, #10
 8001ca6:	183b      	adds	r3, r7, r0
 8001ca8:	2414      	movs	r4, #20
 8001caa:	193a      	adds	r2, r7, r4
 8001cac:	8812      	ldrh	r2, [r2, #0]
 8001cae:	210f      	movs	r1, #15
 8001cb0:	438a      	bics	r2, r1
 8001cb2:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001cb4:	193b      	adds	r3, r7, r4
 8001cb6:	881b      	ldrh	r3, [r3, #0]
 8001cb8:	105b      	asrs	r3, r3, #1
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	2207      	movs	r2, #7
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	b299      	uxth	r1, r3
 8001cc2:	183b      	adds	r3, r7, r0
 8001cc4:	183a      	adds	r2, r7, r0
 8001cc6:	8812      	ldrh	r2, [r2, #0]
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	183a      	adds	r2, r7, r0
 8001cd2:	8812      	ldrh	r2, [r2, #0]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	e05b      	b.n	8001d90 <UART_SetConfig+0x340>
  }
  else
  {
    switch (clocksource)
 8001cd8:	2317      	movs	r3, #23
 8001cda:	18fb      	adds	r3, r7, r3
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d01b      	beq.n	8001d1a <UART_SetConfig+0x2ca>
 8001ce2:	dc02      	bgt.n	8001cea <UART_SetConfig+0x29a>
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d005      	beq.n	8001cf4 <UART_SetConfig+0x2a4>
 8001ce8:	e04d      	b.n	8001d86 <UART_SetConfig+0x336>
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d026      	beq.n	8001d3c <UART_SetConfig+0x2ec>
 8001cee:	2b08      	cmp	r3, #8
 8001cf0:	d037      	beq.n	8001d62 <UART_SetConfig+0x312>
 8001cf2:	e048      	b.n	8001d86 <UART_SetConfig+0x336>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001cf4:	f7ff fa8c 	bl	8001210 <HAL_RCC_GetPCLK1Freq>
 8001cf8:	0002      	movs	r2, r0
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	085b      	lsrs	r3, r3, #1
 8001d00:	18d2      	adds	r2, r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	0019      	movs	r1, r3
 8001d08:	0010      	movs	r0, r2
 8001d0a:	f7fe f9fd 	bl	8000108 <__udivsi3>
 8001d0e:	0003      	movs	r3, r0
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	60da      	str	r2, [r3, #12]
        break;
 8001d18:	e03a      	b.n	8001d90 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	085b      	lsrs	r3, r3, #1
 8001d20:	4a28      	ldr	r2, [pc, #160]	; (8001dc4 <UART_SetConfig+0x374>)
 8001d22:	189a      	adds	r2, r3, r2
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	0019      	movs	r1, r3
 8001d2a:	0010      	movs	r0, r2
 8001d2c:	f7fe f9ec 	bl	8000108 <__udivsi3>
 8001d30:	0003      	movs	r3, r0
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	60da      	str	r2, [r3, #12]
        break;
 8001d3a:	e029      	b.n	8001d90 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001d3c:	f7ff f9e0 	bl	8001100 <HAL_RCC_GetSysClockFreq>
 8001d40:	0002      	movs	r2, r0
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	085b      	lsrs	r3, r3, #1
 8001d48:	18d2      	adds	r2, r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	0019      	movs	r1, r3
 8001d50:	0010      	movs	r0, r2
 8001d52:	f7fe f9d9 	bl	8000108 <__udivsi3>
 8001d56:	0003      	movs	r3, r0
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	60da      	str	r2, [r3, #12]
        break;
 8001d60:	e016      	b.n	8001d90 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	085b      	lsrs	r3, r3, #1
 8001d68:	2280      	movs	r2, #128	; 0x80
 8001d6a:	0212      	lsls	r2, r2, #8
 8001d6c:	189a      	adds	r2, r3, r2
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	0019      	movs	r1, r3
 8001d74:	0010      	movs	r0, r2
 8001d76:	f7fe f9c7 	bl	8000108 <__udivsi3>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	60da      	str	r2, [r3, #12]
        break;
 8001d84:	e004      	b.n	8001d90 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001d86:	2313      	movs	r3, #19
 8001d88:	18fb      	adds	r3, r7, r3
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	701a      	strb	r2, [r3, #0]
        break;
 8001d8e:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8001d90:	2313      	movs	r3, #19
 8001d92:	18fb      	adds	r3, r7, r3
 8001d94:	781b      	ldrb	r3, [r3, #0]

}
 8001d96:	0018      	movs	r0, r3
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	b007      	add	sp, #28
 8001d9c:	bd90      	pop	{r4, r7, pc}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	efff69f3 	.word	0xefff69f3
 8001da4:	ffffcfff 	.word	0xffffcfff
 8001da8:	fffff4ff 	.word	0xfffff4ff
 8001dac:	40013800 	.word	0x40013800
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40004400 	.word	0x40004400
 8001db8:	40004800 	.word	0x40004800
 8001dbc:	40004c00 	.word	0x40004c00
 8001dc0:	00f42400 	.word	0x00f42400
 8001dc4:	007a1200 	.word	0x007a1200

08001dc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d00b      	beq.n	8001df2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	4a4a      	ldr	r2, [pc, #296]	; (8001f0c <UART_AdvFeatureConfig+0x144>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	0019      	movs	r1, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	430a      	orrs	r2, r1
 8001df0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df6:	2202      	movs	r2, #2
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d00b      	beq.n	8001e14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	4a43      	ldr	r2, [pc, #268]	; (8001f10 <UART_AdvFeatureConfig+0x148>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	0019      	movs	r1, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e18:	2204      	movs	r2, #4
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d00b      	beq.n	8001e36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	4a3b      	ldr	r2, [pc, #236]	; (8001f14 <UART_AdvFeatureConfig+0x14c>)
 8001e26:	4013      	ands	r3, r2
 8001e28:	0019      	movs	r1, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	430a      	orrs	r2, r1
 8001e34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3a:	2208      	movs	r2, #8
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	d00b      	beq.n	8001e58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	4a34      	ldr	r2, [pc, #208]	; (8001f18 <UART_AdvFeatureConfig+0x150>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	0019      	movs	r1, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	430a      	orrs	r2, r1
 8001e56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5c:	2210      	movs	r2, #16
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d00b      	beq.n	8001e7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	4a2c      	ldr	r2, [pc, #176]	; (8001f1c <UART_AdvFeatureConfig+0x154>)
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	0019      	movs	r1, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	430a      	orrs	r2, r1
 8001e78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7e:	2220      	movs	r2, #32
 8001e80:	4013      	ands	r3, r2
 8001e82:	d00b      	beq.n	8001e9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	4a25      	ldr	r2, [pc, #148]	; (8001f20 <UART_AdvFeatureConfig+0x158>)
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	0019      	movs	r1, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea0:	2240      	movs	r2, #64	; 0x40
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d01d      	beq.n	8001ee2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	4a1d      	ldr	r2, [pc, #116]	; (8001f24 <UART_AdvFeatureConfig+0x15c>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	0019      	movs	r1, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	430a      	orrs	r2, r1
 8001ebc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ec2:	2380      	movs	r3, #128	; 0x80
 8001ec4:	035b      	lsls	r3, r3, #13
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d10b      	bne.n	8001ee2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	4a15      	ldr	r2, [pc, #84]	; (8001f28 <UART_AdvFeatureConfig+0x160>)
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	0019      	movs	r1, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee6:	2280      	movs	r2, #128	; 0x80
 8001ee8:	4013      	ands	r3, r2
 8001eea:	d00b      	beq.n	8001f04 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	4a0e      	ldr	r2, [pc, #56]	; (8001f2c <UART_AdvFeatureConfig+0x164>)
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	0019      	movs	r1, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	430a      	orrs	r2, r1
 8001f02:	605a      	str	r2, [r3, #4]
  }
}
 8001f04:	46c0      	nop			; (mov r8, r8)
 8001f06:	46bd      	mov	sp, r7
 8001f08:	b002      	add	sp, #8
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	fffdffff 	.word	0xfffdffff
 8001f10:	fffeffff 	.word	0xfffeffff
 8001f14:	fffbffff 	.word	0xfffbffff
 8001f18:	ffff7fff 	.word	0xffff7fff
 8001f1c:	ffffefff 	.word	0xffffefff
 8001f20:	ffffdfff 	.word	0xffffdfff
 8001f24:	ffefffff 	.word	0xffefffff
 8001f28:	ff9fffff 	.word	0xff9fffff
 8001f2c:	fff7ffff 	.word	0xfff7ffff

08001f30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af02      	add	r7, sp, #8
 8001f36:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8001f42:	f7fe f9a9 	bl	8000298 <HAL_GetTick>
 8001f46:	0003      	movs	r3, r0
 8001f48:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a21      	ldr	r2, [pc, #132]	; (8001fd4 <UART_CheckIdleState+0xa4>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d004      	beq.n	8001f5e <UART_CheckIdleState+0x2e>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a1f      	ldr	r2, [pc, #124]	; (8001fd8 <UART_CheckIdleState+0xa8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d129      	bne.n	8001fb2 <UART_CheckIdleState+0x82>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2208      	movs	r2, #8
 8001f66:	4013      	ands	r3, r2
 8001f68:	2b08      	cmp	r3, #8
 8001f6a:	d10d      	bne.n	8001f88 <UART_CheckIdleState+0x58>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	2380      	movs	r3, #128	; 0x80
 8001f70:	0399      	lsls	r1, r3, #14
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	4b19      	ldr	r3, [pc, #100]	; (8001fdc <UART_CheckIdleState+0xac>)
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	0013      	movs	r3, r2
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f000 f830 	bl	8001fe0 <UART_WaitOnFlagUntilTimeout>
 8001f80:	1e03      	subs	r3, r0, #0
 8001f82:	d001      	beq.n	8001f88 <UART_CheckIdleState+0x58>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e021      	b.n	8001fcc <UART_CheckIdleState+0x9c>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2204      	movs	r2, #4
 8001f90:	4013      	ands	r3, r2
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	d10d      	bne.n	8001fb2 <UART_CheckIdleState+0x82>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f96:	68fa      	ldr	r2, [r7, #12]
 8001f98:	2380      	movs	r3, #128	; 0x80
 8001f9a:	03d9      	lsls	r1, r3, #15
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	; (8001fdc <UART_CheckIdleState+0xac>)
 8001fa0:	9300      	str	r3, [sp, #0]
 8001fa2:	0013      	movs	r3, r2
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f000 f81b 	bl	8001fe0 <UART_WaitOnFlagUntilTimeout>
 8001faa:	1e03      	subs	r3, r0, #0
 8001fac:	d001      	beq.n	8001fb2 <UART_CheckIdleState+0x82>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e00c      	b.n	8001fcc <UART_CheckIdleState+0x9c>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2269      	movs	r2, #105	; 0x69
 8001fb6:	2120      	movs	r1, #32
 8001fb8:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	226a      	movs	r2, #106	; 0x6a
 8001fbe:	2120      	movs	r1, #32
 8001fc0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2268      	movs	r2, #104	; 0x68
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	0018      	movs	r0, r3
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	b004      	add	sp, #16
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	40013800 	.word	0x40013800
 8001fd8:	40004400 	.word	0x40004400
 8001fdc:	01ffffff 	.word	0x01ffffff

08001fe0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	603b      	str	r3, [r7, #0]
 8001fec:	1dfb      	adds	r3, r7, #7
 8001fee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ff0:	e02b      	b.n	800204a <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	d028      	beq.n	800204a <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d007      	beq.n	800200e <UART_WaitOnFlagUntilTimeout+0x2e>
 8001ffe:	f7fe f94b 	bl	8000298 <HAL_GetTick>
 8002002:	0002      	movs	r2, r0
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	429a      	cmp	r2, r3
 800200c:	d21d      	bcs.n	800204a <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4916      	ldr	r1, [pc, #88]	; (8002074 <UART_WaitOnFlagUntilTimeout+0x94>)
 800201a:	400a      	ands	r2, r1
 800201c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2101      	movs	r1, #1
 800202a:	438a      	bics	r2, r1
 800202c:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2269      	movs	r2, #105	; 0x69
 8002032:	2120      	movs	r1, #32
 8002034:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	226a      	movs	r2, #106	; 0x6a
 800203a:	2120      	movs	r1, #32
 800203c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2268      	movs	r2, #104	; 0x68
 8002042:	2100      	movs	r1, #0
 8002044:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e00f      	b.n	800206a <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	68ba      	ldr	r2, [r7, #8]
 8002052:	4013      	ands	r3, r2
 8002054:	68ba      	ldr	r2, [r7, #8]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	425a      	negs	r2, r3
 800205a:	4153      	adcs	r3, r2
 800205c:	b2db      	uxtb	r3, r3
 800205e:	001a      	movs	r2, r3
 8002060:	1dfb      	adds	r3, r7, #7
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	429a      	cmp	r2, r3
 8002066:	d0c4      	beq.n	8001ff2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	0018      	movs	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	b004      	add	sp, #16
 8002070:	bd80      	pop	{r7, pc}
 8002072:	46c0      	nop			; (mov r8, r8)
 8002074:	fffffe5f 	.word	0xfffffe5f

08002078 <_write>:
#include  <sys/unistd.h> // STDOUT_FILENO, STDERR_FILENO

extern UART_HandleTypeDef huart2;

int _write(int file, char *data, int len)
{
 8002078:	b5b0      	push	{r4, r5, r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
   if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d00a      	beq.n	80020a0 <_write+0x28>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2b02      	cmp	r3, #2
 800208e:	d007      	beq.n	80020a0 <_write+0x28>
   {
      errno = EBADF;
 8002090:	f000 fc14 	bl	80028bc <__errno>
 8002094:	0003      	movs	r3, r0
 8002096:	2209      	movs	r2, #9
 8002098:	601a      	str	r2, [r3, #0]
      return -1;
 800209a:	2301      	movs	r3, #1
 800209c:	425b      	negs	r3, r3
 800209e:	e011      	b.n	80020c4 <_write+0x4c>
   }

   // arbitrary timeout 1000
   HAL_StatusTypeDef status =
      HAL_UART_Transmit(&huart2, (uint8_t*)data, len, 0xFFFF);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	b29a      	uxth	r2, r3
   HAL_StatusTypeDef status =
 80020a4:	2517      	movs	r5, #23
 80020a6:	197c      	adds	r4, r7, r5
 80020a8:	4b08      	ldr	r3, [pc, #32]	; (80020cc <_write+0x54>)
 80020aa:	68b9      	ldr	r1, [r7, #8]
 80020ac:	4808      	ldr	r0, [pc, #32]	; (80020d0 <_write+0x58>)
 80020ae:	f7ff fc2b 	bl	8001908 <HAL_UART_Transmit>
 80020b2:	0003      	movs	r3, r0
 80020b4:	7023      	strb	r3, [r4, #0]

   // return # of bytes written - as best we can tell
   return (status == HAL_OK ? len : 0);
 80020b6:	197b      	adds	r3, r7, r5
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d101      	bne.n	80020c2 <_write+0x4a>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	e000      	b.n	80020c4 <_write+0x4c>
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	0018      	movs	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	b006      	add	sp, #24
 80020ca:	bdb0      	pop	{r4, r5, r7, pc}
 80020cc:	0000ffff 	.word	0x0000ffff
 80020d0:	200000fc 	.word	0x200000fc

080020d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020d8:	f7fe f8a2 	bl	8000220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020dc:	f000 f856 	bl	800218c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020e0:	f000 f900 	bl	80022e4 <MX_GPIO_Init>
  MX_TIM17_Init();
 80020e4:	f000 f8a6 	bl	8002234 <MX_TIM17_Init>
  MX_USART2_UART_Init();
 80020e8:	f000 f8cc 	bl	8002284 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim17);
 80020ec:	4b1e      	ldr	r3, [pc, #120]	; (8002168 <main+0x94>)
 80020ee:	0018      	movs	r0, r3
 80020f0:	f7ff f9d0 	bl	8001494 <HAL_TIM_Base_Start_IT>
  pb_init(LED_GPIO_Port, LED_Pin, BUTTON_GPIO_Port, BUTTON_Pin);
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	019a      	lsls	r2, r3, #6
 80020f8:	491c      	ldr	r1, [pc, #112]	; (800216c <main+0x98>)
 80020fa:	2390      	movs	r3, #144	; 0x90
 80020fc:	05d8      	lsls	r0, r3, #23
 80020fe:	0013      	movs	r3, r2
 8002100:	000a      	movs	r2, r1
 8002102:	2120      	movs	r1, #32
 8002104:	f000 f958 	bl	80023b8 <pb_init>
  pb_start_blink(250);
 8002108:	20fa      	movs	r0, #250	; 0xfa
 800210a:	f000 f983 	bl	8002414 <pb_start_blink>
  HAL_Delay(10000);
 800210e:	4b18      	ldr	r3, [pc, #96]	; (8002170 <main+0x9c>)
 8002110:	0018      	movs	r0, r3
 8002112:	f7fe f8cb 	bl	80002ac <HAL_Delay>
  pb_start_blink(750);
 8002116:	4b17      	ldr	r3, [pc, #92]	; (8002174 <main+0xa0>)
 8002118:	0018      	movs	r0, r3
 800211a:	f000 f97b 	bl	8002414 <pb_start_blink>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("Button State: ");
 800211e:	4b16      	ldr	r3, [pc, #88]	; (8002178 <main+0xa4>)
 8002120:	0018      	movs	r0, r3
 8002122:	f000 fbfd 	bl	8002920 <iprintf>
	  switch (pb_state()) {
 8002126:	f000 f98f 	bl	8002448 <pb_state>
 800212a:	0003      	movs	r3, r0
 800212c:	2b01      	cmp	r3, #1
 800212e:	d008      	beq.n	8002142 <main+0x6e>
 8002130:	2b02      	cmp	r3, #2
 8002132:	d00b      	beq.n	800214c <main+0x78>
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10e      	bne.n	8002156 <main+0x82>
	      case RELEASED:
	          printf("RELEASED\n\r");
 8002138:	4b10      	ldr	r3, [pc, #64]	; (800217c <main+0xa8>)
 800213a:	0018      	movs	r0, r3
 800213c:	f000 fbf0 	bl	8002920 <iprintf>
	          break;
 8002140:	e00d      	b.n	800215e <main+0x8a>
	      case SHORT_PRESSED:
	          printf("SHORT_PRESSED\n\r");
 8002142:	4b0f      	ldr	r3, [pc, #60]	; (8002180 <main+0xac>)
 8002144:	0018      	movs	r0, r3
 8002146:	f000 fbeb 	bl	8002920 <iprintf>
	          break;
 800214a:	e008      	b.n	800215e <main+0x8a>
	      case LONG_PRESSED:
	    	  printf("LONG_PRESSED\n\r");
 800214c:	4b0d      	ldr	r3, [pc, #52]	; (8002184 <main+0xb0>)
 800214e:	0018      	movs	r0, r3
 8002150:	f000 fbe6 	bl	8002920 <iprintf>
	    	  break;
 8002154:	e003      	b.n	800215e <main+0x8a>
	      default:
	    	  printf("This shouldn't run\n\r");
 8002156:	4b0c      	ldr	r3, [pc, #48]	; (8002188 <main+0xb4>)
 8002158:	0018      	movs	r0, r3
 800215a:	f000 fbe1 	bl	8002920 <iprintf>
	  }
	  HAL_Delay(50);
 800215e:	2032      	movs	r0, #50	; 0x32
 8002160:	f7fe f8a4 	bl	80002ac <HAL_Delay>
	  printf("Button State: ");
 8002164:	e7db      	b.n	800211e <main+0x4a>
 8002166:	46c0      	nop			; (mov r8, r8)
 8002168:	200000bc 	.word	0x200000bc
 800216c:	48000800 	.word	0x48000800
 8002170:	00002710 	.word	0x00002710
 8002174:	000002ee 	.word	0x000002ee
 8002178:	08003788 	.word	0x08003788
 800217c:	08003798 	.word	0x08003798
 8002180:	080037a4 	.word	0x080037a4
 8002184:	080037b4 	.word	0x080037b4
 8002188:	080037c4 	.word	0x080037c4

0800218c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800218c:	b590      	push	{r4, r7, lr}
 800218e:	b099      	sub	sp, #100	; 0x64
 8002190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002192:	242c      	movs	r4, #44	; 0x2c
 8002194:	193b      	adds	r3, r7, r4
 8002196:	0018      	movs	r0, r3
 8002198:	2334      	movs	r3, #52	; 0x34
 800219a:	001a      	movs	r2, r3
 800219c:	2100      	movs	r1, #0
 800219e:	f000 fbb7 	bl	8002910 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021a2:	231c      	movs	r3, #28
 80021a4:	18fb      	adds	r3, r7, r3
 80021a6:	0018      	movs	r0, r3
 80021a8:	2310      	movs	r3, #16
 80021aa:	001a      	movs	r2, r3
 80021ac:	2100      	movs	r1, #0
 80021ae:	f000 fbaf 	bl	8002910 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021b2:	003b      	movs	r3, r7
 80021b4:	0018      	movs	r0, r3
 80021b6:	231c      	movs	r3, #28
 80021b8:	001a      	movs	r2, r3
 80021ba:	2100      	movs	r1, #0
 80021bc:	f000 fba8 	bl	8002910 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80021c0:	193b      	adds	r3, r7, r4
 80021c2:	2220      	movs	r2, #32
 80021c4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80021c6:	193b      	adds	r3, r7, r4
 80021c8:	2201      	movs	r2, #1
 80021ca:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80021cc:	193b      	adds	r3, r7, r4
 80021ce:	2200      	movs	r2, #0
 80021d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021d2:	193b      	adds	r3, r7, r4
 80021d4:	0018      	movs	r0, r3
 80021d6:	f7fe fb29 	bl	800082c <HAL_RCC_OscConfig>
 80021da:	1e03      	subs	r3, r0, #0
 80021dc:	d001      	beq.n	80021e2 <SystemClock_Config+0x56>
  {
    Error_Handler();
 80021de:	f000 f8e5 	bl	80023ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021e2:	211c      	movs	r1, #28
 80021e4:	187b      	adds	r3, r7, r1
 80021e6:	2207      	movs	r2, #7
 80021e8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80021ea:	187b      	adds	r3, r7, r1
 80021ec:	2203      	movs	r2, #3
 80021ee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021f0:	187b      	adds	r3, r7, r1
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021f6:	187b      	adds	r3, r7, r1
 80021f8:	2280      	movs	r2, #128	; 0x80
 80021fa:	00d2      	lsls	r2, r2, #3
 80021fc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80021fe:	187b      	adds	r3, r7, r1
 8002200:	2101      	movs	r1, #1
 8002202:	0018      	movs	r0, r3
 8002204:	f7fe fe72 	bl	8000eec <HAL_RCC_ClockConfig>
 8002208:	1e03      	subs	r3, r0, #0
 800220a:	d001      	beq.n	8002210 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800220c:	f000 f8ce 	bl	80023ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002210:	003b      	movs	r3, r7
 8002212:	2202      	movs	r2, #2
 8002214:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002216:	003b      	movs	r3, r7
 8002218:	2200      	movs	r2, #0
 800221a:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800221c:	003b      	movs	r3, r7
 800221e:	0018      	movs	r0, r3
 8002220:	f7ff f80c 	bl	800123c <HAL_RCCEx_PeriphCLKConfig>
 8002224:	1e03      	subs	r3, r0, #0
 8002226:	d001      	beq.n	800222c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002228:	f000 f8c0 	bl	80023ac <Error_Handler>
  }
}
 800222c:	46c0      	nop			; (mov r8, r8)
 800222e:	46bd      	mov	sp, r7
 8002230:	b019      	add	sp, #100	; 0x64
 8002232:	bd90      	pop	{r4, r7, pc}

08002234 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8002238:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <MX_TIM17_Init+0x44>)
 800223a:	4a10      	ldr	r2, [pc, #64]	; (800227c <MX_TIM17_Init+0x48>)
 800223c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 24000;
 800223e:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <MX_TIM17_Init+0x44>)
 8002240:	4a0f      	ldr	r2, [pc, #60]	; (8002280 <MX_TIM17_Init+0x4c>)
 8002242:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002244:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <MX_TIM17_Init+0x44>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1;
 800224a:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <MX_TIM17_Init+0x44>)
 800224c:	2201      	movs	r2, #1
 800224e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002250:	4b09      	ldr	r3, [pc, #36]	; (8002278 <MX_TIM17_Init+0x44>)
 8002252:	2200      	movs	r2, #0
 8002254:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002256:	4b08      	ldr	r3, [pc, #32]	; (8002278 <MX_TIM17_Init+0x44>)
 8002258:	2200      	movs	r2, #0
 800225a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800225c:	4b06      	ldr	r3, [pc, #24]	; (8002278 <MX_TIM17_Init+0x44>)
 800225e:	2200      	movs	r2, #0
 8002260:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002262:	4b05      	ldr	r3, [pc, #20]	; (8002278 <MX_TIM17_Init+0x44>)
 8002264:	0018      	movs	r0, r3
 8002266:	f7ff f8e9 	bl	800143c <HAL_TIM_Base_Init>
 800226a:	1e03      	subs	r3, r0, #0
 800226c:	d001      	beq.n	8002272 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 800226e:	f000 f89d 	bl	80023ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	200000bc 	.word	0x200000bc
 800227c:	40014800 	.word	0x40014800
 8002280:	00005dc0 	.word	0x00005dc0

08002284 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002288:	4b14      	ldr	r3, [pc, #80]	; (80022dc <MX_USART2_UART_Init+0x58>)
 800228a:	4a15      	ldr	r2, [pc, #84]	; (80022e0 <MX_USART2_UART_Init+0x5c>)
 800228c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800228e:	4b13      	ldr	r3, [pc, #76]	; (80022dc <MX_USART2_UART_Init+0x58>)
 8002290:	22e1      	movs	r2, #225	; 0xe1
 8002292:	0252      	lsls	r2, r2, #9
 8002294:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002296:	4b11      	ldr	r3, [pc, #68]	; (80022dc <MX_USART2_UART_Init+0x58>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800229c:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <MX_USART2_UART_Init+0x58>)
 800229e:	2200      	movs	r2, #0
 80022a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022a2:	4b0e      	ldr	r3, [pc, #56]	; (80022dc <MX_USART2_UART_Init+0x58>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022a8:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <MX_USART2_UART_Init+0x58>)
 80022aa:	220c      	movs	r2, #12
 80022ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ae:	4b0b      	ldr	r3, [pc, #44]	; (80022dc <MX_USART2_UART_Init+0x58>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022b4:	4b09      	ldr	r3, [pc, #36]	; (80022dc <MX_USART2_UART_Init+0x58>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ba:	4b08      	ldr	r3, [pc, #32]	; (80022dc <MX_USART2_UART_Init+0x58>)
 80022bc:	2200      	movs	r2, #0
 80022be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022c0:	4b06      	ldr	r3, [pc, #24]	; (80022dc <MX_USART2_UART_Init+0x58>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022c6:	4b05      	ldr	r3, [pc, #20]	; (80022dc <MX_USART2_UART_Init+0x58>)
 80022c8:	0018      	movs	r0, r3
 80022ca:	f7ff fac5 	bl	8001858 <HAL_UART_Init>
 80022ce:	1e03      	subs	r3, r0, #0
 80022d0:	d001      	beq.n	80022d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80022d2:	f000 f86b 	bl	80023ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022d6:	46c0      	nop			; (mov r8, r8)
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	200000fc 	.word	0x200000fc
 80022e0:	40004400 	.word	0x40004400

080022e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022e4:	b590      	push	{r4, r7, lr}
 80022e6:	b089      	sub	sp, #36	; 0x24
 80022e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ea:	240c      	movs	r4, #12
 80022ec:	193b      	adds	r3, r7, r4
 80022ee:	0018      	movs	r0, r3
 80022f0:	2314      	movs	r3, #20
 80022f2:	001a      	movs	r2, r3
 80022f4:	2100      	movs	r1, #0
 80022f6:	f000 fb0b 	bl	8002910 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022fa:	4b25      	ldr	r3, [pc, #148]	; (8002390 <MX_GPIO_Init+0xac>)
 80022fc:	695a      	ldr	r2, [r3, #20]
 80022fe:	4b24      	ldr	r3, [pc, #144]	; (8002390 <MX_GPIO_Init+0xac>)
 8002300:	2180      	movs	r1, #128	; 0x80
 8002302:	0309      	lsls	r1, r1, #12
 8002304:	430a      	orrs	r2, r1
 8002306:	615a      	str	r2, [r3, #20]
 8002308:	4b21      	ldr	r3, [pc, #132]	; (8002390 <MX_GPIO_Init+0xac>)
 800230a:	695a      	ldr	r2, [r3, #20]
 800230c:	2380      	movs	r3, #128	; 0x80
 800230e:	031b      	lsls	r3, r3, #12
 8002310:	4013      	ands	r3, r2
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002316:	4b1e      	ldr	r3, [pc, #120]	; (8002390 <MX_GPIO_Init+0xac>)
 8002318:	695a      	ldr	r2, [r3, #20]
 800231a:	4b1d      	ldr	r3, [pc, #116]	; (8002390 <MX_GPIO_Init+0xac>)
 800231c:	2180      	movs	r1, #128	; 0x80
 800231e:	0289      	lsls	r1, r1, #10
 8002320:	430a      	orrs	r2, r1
 8002322:	615a      	str	r2, [r3, #20]
 8002324:	4b1a      	ldr	r3, [pc, #104]	; (8002390 <MX_GPIO_Init+0xac>)
 8002326:	695a      	ldr	r2, [r3, #20]
 8002328:	2380      	movs	r3, #128	; 0x80
 800232a:	029b      	lsls	r3, r3, #10
 800232c:	4013      	ands	r3, r2
 800232e:	607b      	str	r3, [r7, #4]
 8002330:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002332:	2390      	movs	r3, #144	; 0x90
 8002334:	05db      	lsls	r3, r3, #23
 8002336:	2200      	movs	r2, #0
 8002338:	2120      	movs	r1, #32
 800233a:	0018      	movs	r0, r3
 800233c:	f7fe fa47 	bl	80007ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8002340:	193b      	adds	r3, r7, r4
 8002342:	2280      	movs	r2, #128	; 0x80
 8002344:	0192      	lsls	r2, r2, #6
 8002346:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002348:	193b      	adds	r3, r7, r4
 800234a:	2200      	movs	r2, #0
 800234c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234e:	193b      	adds	r3, r7, r4
 8002350:	2200      	movs	r2, #0
 8002352:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002354:	193b      	adds	r3, r7, r4
 8002356:	4a0f      	ldr	r2, [pc, #60]	; (8002394 <MX_GPIO_Init+0xb0>)
 8002358:	0019      	movs	r1, r3
 800235a:	0010      	movs	r0, r2
 800235c:	f7fe f89e 	bl	800049c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002360:	0021      	movs	r1, r4
 8002362:	187b      	adds	r3, r7, r1
 8002364:	2220      	movs	r2, #32
 8002366:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002368:	187b      	adds	r3, r7, r1
 800236a:	2201      	movs	r2, #1
 800236c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	187b      	adds	r3, r7, r1
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002374:	187b      	adds	r3, r7, r1
 8002376:	2200      	movs	r2, #0
 8002378:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800237a:	187a      	adds	r2, r7, r1
 800237c:	2390      	movs	r3, #144	; 0x90
 800237e:	05db      	lsls	r3, r3, #23
 8002380:	0011      	movs	r1, r2
 8002382:	0018      	movs	r0, r3
 8002384:	f7fe f88a 	bl	800049c <HAL_GPIO_Init>

}
 8002388:	46c0      	nop			; (mov r8, r8)
 800238a:	46bd      	mov	sp, r7
 800238c:	b009      	add	sp, #36	; 0x24
 800238e:	bd90      	pop	{r4, r7, pc}
 8002390:	40021000 	.word	0x40021000
 8002394:	48000800 	.word	0x48000800

08002398 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim17) {
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
	pb_update();
 80023a0:	f000 f8aa 	bl	80024f8 <pb_update>
}
 80023a4:	46c0      	nop			; (mov r8, r8)
 80023a6:	46bd      	mov	sp, r7
 80023a8:	b002      	add	sp, #8
 80023aa:	bd80      	pop	{r7, pc}

080023ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80023b0:	46c0      	nop			; (mov r8, r8)
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
	...

080023b8 <pb_init>:

//tick counters used in the update function (called in ISR context)
static volatile uint32_t bounce_counter;
static volatile uint32_t blink_counter;

void pb_init(GPIO_TypeDef* _LED_PORT, uint16_t _LED_PIN, GPIO_TypeDef* _BUTTON_PORT, uint16_t _BUTTON_PIN) {
 80023b8:	b590      	push	{r4, r7, lr}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	0008      	movs	r0, r1
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	0019      	movs	r1, r3
 80023c6:	240a      	movs	r4, #10
 80023c8:	193b      	adds	r3, r7, r4
 80023ca:	1c02      	adds	r2, r0, #0
 80023cc:	801a      	strh	r2, [r3, #0]
 80023ce:	2008      	movs	r0, #8
 80023d0:	183b      	adds	r3, r7, r0
 80023d2:	1c0a      	adds	r2, r1, #0
 80023d4:	801a      	strh	r2, [r3, #0]
    LED_PORT = _LED_PORT;
 80023d6:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <pb_init+0x48>)
 80023d8:	68fa      	ldr	r2, [r7, #12]
 80023da:	601a      	str	r2, [r3, #0]
    LED_PIN = _LED_PIN;
 80023dc:	4b09      	ldr	r3, [pc, #36]	; (8002404 <pb_init+0x4c>)
 80023de:	193a      	adds	r2, r7, r4
 80023e0:	8812      	ldrh	r2, [r2, #0]
 80023e2:	801a      	strh	r2, [r3, #0]
    BUTTON_PORT = _BUTTON_PORT;
 80023e4:	4b08      	ldr	r3, [pc, #32]	; (8002408 <pb_init+0x50>)
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	601a      	str	r2, [r3, #0]
    BUTTON_PIN = _BUTTON_PIN;
 80023ea:	4b08      	ldr	r3, [pc, #32]	; (800240c <pb_init+0x54>)
 80023ec:	183a      	adds	r2, r7, r0
 80023ee:	8812      	ldrh	r2, [r2, #0]
 80023f0:	801a      	strh	r2, [r3, #0]

    isBlinking = false;
 80023f2:	4b07      	ldr	r3, [pc, #28]	; (8002410 <pb_init+0x58>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
}
 80023f8:	46c0      	nop			; (mov r8, r8)
 80023fa:	46bd      	mov	sp, r7
 80023fc:	b005      	add	sp, #20
 80023fe:	bd90      	pop	{r4, r7, pc}
 8002400:	20000084 	.word	0x20000084
 8002404:	20000088 	.word	0x20000088
 8002408:	2000008c 	.word	0x2000008c
 800240c:	20000090 	.word	0x20000090
 8002410:	20000092 	.word	0x20000092

08002414 <pb_start_blink>:
    isBlinking = false;
    HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
}

//pass millis to tell you how frequently to blink
void pb_start_blink(uint32_t millis) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800241c:	b672      	cpsid	i
    //blink every half a <millis> milliseconds
	__disable_irq();
	blink_counter = 0;
 800241e:	4b07      	ldr	r3, [pc, #28]	; (800243c <pb_start_blink+0x28>)
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
    blink_time = millis>>1;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	085a      	lsrs	r2, r3, #1
 8002428:	4b05      	ldr	r3, [pc, #20]	; (8002440 <pb_start_blink+0x2c>)
 800242a:	601a      	str	r2, [r3, #0]
    isBlinking = true;
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <pb_start_blink+0x30>)
 800242e:	2201      	movs	r2, #1
 8002430:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002432:	b662      	cpsie	i
    __enable_irq();
}
 8002434:	46c0      	nop			; (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}
 800243c:	200000a0 	.word	0x200000a0
 8002440:	20000094 	.word	0x20000094
 8002444:	20000092 	.word	0x20000092

08002448 <pb_state>:

void pb_stop_blink() {
    isBlinking = false;
}

b_states pb_state() {
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800244e:	b672      	cpsid	i
	//just keepin things atomic out here
	b_states temp;
	__disable_irq();
	temp = button_state;
 8002450:	1dfb      	adds	r3, r7, #7
 8002452:	4a05      	ldr	r2, [pc, #20]	; (8002468 <pb_state+0x20>)
 8002454:	7812      	ldrb	r2, [r2, #0]
 8002456:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002458:	b662      	cpsie	i
	__enable_irq();
    return temp;
 800245a:	1dfb      	adds	r3, r7, #7
 800245c:	781b      	ldrb	r3, [r3, #0]
}
 800245e:	0018      	movs	r0, r3
 8002460:	46bd      	mov	sp, r7
 8002462:	b002      	add	sp, #8
 8002464:	bd80      	pop	{r7, pc}
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	20000098 	.word	0x20000098

0800246c <sampleButton>:

//=========== private functions ===========
static void sampleButton() {
 800246c:	b590      	push	{r4, r7, lr}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0

    //a little memory element
    //if lastButton is the same as the current button, update the state
    static GPIO_PinState lastButton;
    GPIO_PinState button_pin;
    button_pin = HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN); //read the button
 8002472:	4b1b      	ldr	r3, [pc, #108]	; (80024e0 <sampleButton+0x74>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	4b1b      	ldr	r3, [pc, #108]	; (80024e4 <sampleButton+0x78>)
 8002478:	881b      	ldrh	r3, [r3, #0]
 800247a:	1dfc      	adds	r4, r7, #7
 800247c:	0019      	movs	r1, r3
 800247e:	0010      	movs	r0, r2
 8002480:	f7fe f988 	bl	8000794 <HAL_GPIO_ReadPin>
 8002484:	0003      	movs	r3, r0
 8002486:	7023      	strb	r3, [r4, #0]

    //if the button is done bouncing
    if(lastButton == button_pin) {
 8002488:	4b17      	ldr	r3, [pc, #92]	; (80024e8 <sampleButton+0x7c>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	1dfa      	adds	r2, r7, #7
 800248e:	7812      	ldrb	r2, [r2, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d11c      	bne.n	80024ce <sampleButton+0x62>
        //if the button is released
    	//pull up means inverted logic
    	if(button_pin == GPIO_PIN_SET) {
 8002494:	1dfb      	adds	r3, r7, #7
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d108      	bne.n	80024ae <sampleButton+0x42>
            button_state = RELEASED;
 800249c:	4b13      	ldr	r3, [pc, #76]	; (80024ec <sampleButton+0x80>)
 800249e:	2200      	movs	r2, #0
 80024a0:	701a      	strb	r2, [r3, #0]
            pressTimer = HAL_GetTick();
 80024a2:	f7fd fef9 	bl	8000298 <HAL_GetTick>
 80024a6:	0002      	movs	r2, r0
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <sampleButton+0x84>)
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	e00f      	b.n	80024ce <sampleButton+0x62>
        }

        //if the button is pressed
        else {
            if((HAL_GetTick() - pressTimer) >= LONG_PRESS_DURATION) button_state = LONG_PRESSED;
 80024ae:	f7fd fef3 	bl	8000298 <HAL_GetTick>
 80024b2:	0002      	movs	r2, r0
 80024b4:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <sampleButton+0x84>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	4a0e      	ldr	r2, [pc, #56]	; (80024f4 <sampleButton+0x88>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d903      	bls.n	80024c8 <sampleButton+0x5c>
 80024c0:	4b0a      	ldr	r3, [pc, #40]	; (80024ec <sampleButton+0x80>)
 80024c2:	2202      	movs	r2, #2
 80024c4:	701a      	strb	r2, [r3, #0]
 80024c6:	e002      	b.n	80024ce <sampleButton+0x62>
            else button_state = SHORT_PRESSED;
 80024c8:	4b08      	ldr	r3, [pc, #32]	; (80024ec <sampleButton+0x80>)
 80024ca:	2201      	movs	r2, #1
 80024cc:	701a      	strb	r2, [r3, #0]
        }
    }
    lastButton = button_pin;
 80024ce:	4b06      	ldr	r3, [pc, #24]	; (80024e8 <sampleButton+0x7c>)
 80024d0:	1dfa      	adds	r2, r7, #7
 80024d2:	7812      	ldrb	r2, [r2, #0]
 80024d4:	701a      	strb	r2, [r3, #0]
}
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	46bd      	mov	sp, r7
 80024da:	b003      	add	sp, #12
 80024dc:	bd90      	pop	{r4, r7, pc}
 80024de:	46c0      	nop			; (mov r8, r8)
 80024e0:	2000008c 	.word	0x2000008c
 80024e4:	20000090 	.word	0x20000090
 80024e8:	200000a4 	.word	0x200000a4
 80024ec:	20000098 	.word	0x20000098
 80024f0:	200000a8 	.word	0x200000a8
 80024f4:	000007cf 	.word	0x000007cf

080024f8 <pb_update>:
//================ END private functions ==============


//============== timer 17 ISR ================
void pb_update() {
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
	//####### call debouncer function every 25 ms #######
	bounce_counter = (bounce_counter + 1) % B_SAMPLE_PERIOD;
 80024fc:	4b18      	ldr	r3, [pc, #96]	; (8002560 <pb_update+0x68>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	3301      	adds	r3, #1
 8002502:	2119      	movs	r1, #25
 8002504:	0018      	movs	r0, r3
 8002506:	f7fd fe85 	bl	8000214 <__aeabi_uidivmod>
 800250a:	000b      	movs	r3, r1
 800250c:	001a      	movs	r2, r3
 800250e:	4b14      	ldr	r3, [pc, #80]	; (8002560 <pb_update+0x68>)
 8002510:	601a      	str	r2, [r3, #0]
	if(bounce_counter == 0) sampleButton();
 8002512:	4b13      	ldr	r3, [pc, #76]	; (8002560 <pb_update+0x68>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <pb_update+0x26>
 800251a:	f7ff ffa7 	bl	800246c <sampleButton>

	//####### toggle the LED_PIN every however many ms #######
	blink_counter = (blink_counter + 1) % blink_time;
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <pb_update+0x6c>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	1c5a      	adds	r2, r3, #1
 8002524:	4b10      	ldr	r3, [pc, #64]	; (8002568 <pb_update+0x70>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	0019      	movs	r1, r3
 800252a:	0010      	movs	r0, r2
 800252c:	f7fd fe72 	bl	8000214 <__aeabi_uidivmod>
 8002530:	000b      	movs	r3, r1
 8002532:	001a      	movs	r2, r3
 8002534:	4b0b      	ldr	r3, [pc, #44]	; (8002564 <pb_update+0x6c>)
 8002536:	601a      	str	r2, [r3, #0]
	if((blink_counter == 0) && (isBlinking)) HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8002538:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <pb_update+0x6c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10b      	bne.n	8002558 <pb_update+0x60>
 8002540:	4b0a      	ldr	r3, [pc, #40]	; (800256c <pb_update+0x74>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d007      	beq.n	8002558 <pb_update+0x60>
 8002548:	4b09      	ldr	r3, [pc, #36]	; (8002570 <pb_update+0x78>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4b09      	ldr	r3, [pc, #36]	; (8002574 <pb_update+0x7c>)
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	0019      	movs	r1, r3
 8002552:	0010      	movs	r0, r2
 8002554:	f7fe f958 	bl	8000808 <HAL_GPIO_TogglePin>

}
 8002558:	46c0      	nop			; (mov r8, r8)
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	46c0      	nop			; (mov r8, r8)
 8002560:	2000009c 	.word	0x2000009c
 8002564:	200000a0 	.word	0x200000a0
 8002568:	20000094 	.word	0x20000094
 800256c:	20000092 	.word	0x20000092
 8002570:	20000084 	.word	0x20000084
 8002574:	20000088 	.word	0x20000088

08002578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257e:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <HAL_MspInit+0x44>)
 8002580:	699a      	ldr	r2, [r3, #24]
 8002582:	4b0e      	ldr	r3, [pc, #56]	; (80025bc <HAL_MspInit+0x44>)
 8002584:	2101      	movs	r1, #1
 8002586:	430a      	orrs	r2, r1
 8002588:	619a      	str	r2, [r3, #24]
 800258a:	4b0c      	ldr	r3, [pc, #48]	; (80025bc <HAL_MspInit+0x44>)
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	2201      	movs	r2, #1
 8002590:	4013      	ands	r3, r2
 8002592:	607b      	str	r3, [r7, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002596:	4b09      	ldr	r3, [pc, #36]	; (80025bc <HAL_MspInit+0x44>)
 8002598:	69da      	ldr	r2, [r3, #28]
 800259a:	4b08      	ldr	r3, [pc, #32]	; (80025bc <HAL_MspInit+0x44>)
 800259c:	2180      	movs	r1, #128	; 0x80
 800259e:	0549      	lsls	r1, r1, #21
 80025a0:	430a      	orrs	r2, r1
 80025a2:	61da      	str	r2, [r3, #28]
 80025a4:	4b05      	ldr	r3, [pc, #20]	; (80025bc <HAL_MspInit+0x44>)
 80025a6:	69da      	ldr	r2, [r3, #28]
 80025a8:	2380      	movs	r3, #128	; 0x80
 80025aa:	055b      	lsls	r3, r3, #21
 80025ac:	4013      	ands	r3, r2
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025b2:	46c0      	nop			; (mov r8, r8)
 80025b4:	46bd      	mov	sp, r7
 80025b6:	b002      	add	sp, #8
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	40021000 	.word	0x40021000

080025c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a0e      	ldr	r2, [pc, #56]	; (8002608 <HAL_TIM_Base_MspInit+0x48>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d115      	bne.n	80025fe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80025d2:	4b0e      	ldr	r3, [pc, #56]	; (800260c <HAL_TIM_Base_MspInit+0x4c>)
 80025d4:	699a      	ldr	r2, [r3, #24]
 80025d6:	4b0d      	ldr	r3, [pc, #52]	; (800260c <HAL_TIM_Base_MspInit+0x4c>)
 80025d8:	2180      	movs	r1, #128	; 0x80
 80025da:	02c9      	lsls	r1, r1, #11
 80025dc:	430a      	orrs	r2, r1
 80025de:	619a      	str	r2, [r3, #24]
 80025e0:	4b0a      	ldr	r3, [pc, #40]	; (800260c <HAL_TIM_Base_MspInit+0x4c>)
 80025e2:	699a      	ldr	r2, [r3, #24]
 80025e4:	2380      	movs	r3, #128	; 0x80
 80025e6:	02db      	lsls	r3, r3, #11
 80025e8:	4013      	ands	r3, r2
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80025ee:	2200      	movs	r2, #0
 80025f0:	2100      	movs	r1, #0
 80025f2:	2016      	movs	r0, #22
 80025f4:	f7fd ff20 	bl	8000438 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80025f8:	2016      	movs	r0, #22
 80025fa:	f7fd ff32 	bl	8000462 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80025fe:	46c0      	nop			; (mov r8, r8)
 8002600:	46bd      	mov	sp, r7
 8002602:	b004      	add	sp, #16
 8002604:	bd80      	pop	{r7, pc}
 8002606:	46c0      	nop			; (mov r8, r8)
 8002608:	40014800 	.word	0x40014800
 800260c:	40021000 	.word	0x40021000

08002610 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b08a      	sub	sp, #40	; 0x28
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002618:	2314      	movs	r3, #20
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	0018      	movs	r0, r3
 800261e:	2314      	movs	r3, #20
 8002620:	001a      	movs	r2, r3
 8002622:	2100      	movs	r1, #0
 8002624:	f000 f974 	bl	8002910 <memset>
  if(huart->Instance==USART2)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a1c      	ldr	r2, [pc, #112]	; (80026a0 <HAL_UART_MspInit+0x90>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d132      	bne.n	8002698 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002632:	4b1c      	ldr	r3, [pc, #112]	; (80026a4 <HAL_UART_MspInit+0x94>)
 8002634:	69da      	ldr	r2, [r3, #28]
 8002636:	4b1b      	ldr	r3, [pc, #108]	; (80026a4 <HAL_UART_MspInit+0x94>)
 8002638:	2180      	movs	r1, #128	; 0x80
 800263a:	0289      	lsls	r1, r1, #10
 800263c:	430a      	orrs	r2, r1
 800263e:	61da      	str	r2, [r3, #28]
 8002640:	4b18      	ldr	r3, [pc, #96]	; (80026a4 <HAL_UART_MspInit+0x94>)
 8002642:	69da      	ldr	r2, [r3, #28]
 8002644:	2380      	movs	r3, #128	; 0x80
 8002646:	029b      	lsls	r3, r3, #10
 8002648:	4013      	ands	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800264e:	4b15      	ldr	r3, [pc, #84]	; (80026a4 <HAL_UART_MspInit+0x94>)
 8002650:	695a      	ldr	r2, [r3, #20]
 8002652:	4b14      	ldr	r3, [pc, #80]	; (80026a4 <HAL_UART_MspInit+0x94>)
 8002654:	2180      	movs	r1, #128	; 0x80
 8002656:	0289      	lsls	r1, r1, #10
 8002658:	430a      	orrs	r2, r1
 800265a:	615a      	str	r2, [r3, #20]
 800265c:	4b11      	ldr	r3, [pc, #68]	; (80026a4 <HAL_UART_MspInit+0x94>)
 800265e:	695a      	ldr	r2, [r3, #20]
 8002660:	2380      	movs	r3, #128	; 0x80
 8002662:	029b      	lsls	r3, r3, #10
 8002664:	4013      	ands	r3, r2
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800266a:	2114      	movs	r1, #20
 800266c:	187b      	adds	r3, r7, r1
 800266e:	220c      	movs	r2, #12
 8002670:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002672:	187b      	adds	r3, r7, r1
 8002674:	2202      	movs	r2, #2
 8002676:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002678:	187b      	adds	r3, r7, r1
 800267a:	2200      	movs	r2, #0
 800267c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800267e:	187b      	adds	r3, r7, r1
 8002680:	2203      	movs	r2, #3
 8002682:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002684:	187b      	adds	r3, r7, r1
 8002686:	2201      	movs	r2, #1
 8002688:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800268a:	187a      	adds	r2, r7, r1
 800268c:	2390      	movs	r3, #144	; 0x90
 800268e:	05db      	lsls	r3, r3, #23
 8002690:	0011      	movs	r1, r2
 8002692:	0018      	movs	r0, r3
 8002694:	f7fd ff02 	bl	800049c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002698:	46c0      	nop			; (mov r8, r8)
 800269a:	46bd      	mov	sp, r7
 800269c:	b00a      	add	sp, #40	; 0x28
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40004400 	.word	0x40004400
 80026a4:	40021000 	.word	0x40021000

080026a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80026ac:	46c0      	nop			; (mov r8, r8)
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026b6:	e7fe      	b.n	80026b6 <HardFault_Handler+0x4>

080026b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80026bc:	46c0      	nop			; (mov r8, r8)
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026d0:	f7fd fdd6 	bl	8000280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026d4:	46c0      	nop			; (mov r8, r8)
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80026e0:	4b03      	ldr	r3, [pc, #12]	; (80026f0 <TIM17_IRQHandler+0x14>)
 80026e2:	0018      	movs	r0, r3
 80026e4:	f7fe feef 	bl	80014c6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80026e8:	46c0      	nop			; (mov r8, r8)
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	46c0      	nop			; (mov r8, r8)
 80026f0:	200000bc 	.word	0x200000bc

080026f4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002700:	2300      	movs	r3, #0
 8002702:	617b      	str	r3, [r7, #20]
 8002704:	e00a      	b.n	800271c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002706:	e000      	b.n	800270a <_read+0x16>
 8002708:	bf00      	nop
 800270a:	0001      	movs	r1, r0
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	1c5a      	adds	r2, r3, #1
 8002710:	60ba      	str	r2, [r7, #8]
 8002712:	b2ca      	uxtb	r2, r1
 8002714:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	3301      	adds	r3, #1
 800271a:	617b      	str	r3, [r7, #20]
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	429a      	cmp	r2, r3
 8002722:	dbf0      	blt.n	8002706 <_read+0x12>
	}

return len;
 8002724:	687b      	ldr	r3, [r7, #4]
}
 8002726:	0018      	movs	r0, r3
 8002728:	46bd      	mov	sp, r7
 800272a:	b006      	add	sp, #24
 800272c:	bd80      	pop	{r7, pc}

0800272e <_close>:
	}
	return len;
}

int _close(int file)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b082      	sub	sp, #8
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
	return -1;
 8002736:	2301      	movs	r3, #1
 8002738:	425b      	negs	r3, r3
}
 800273a:	0018      	movs	r0, r3
 800273c:	46bd      	mov	sp, r7
 800273e:	b002      	add	sp, #8
 8002740:	bd80      	pop	{r7, pc}

08002742 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
 800274a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	2280      	movs	r2, #128	; 0x80
 8002750:	0192      	lsls	r2, r2, #6
 8002752:	605a      	str	r2, [r3, #4]
	return 0;
 8002754:	2300      	movs	r3, #0
}
 8002756:	0018      	movs	r0, r3
 8002758:	46bd      	mov	sp, r7
 800275a:	b002      	add	sp, #8
 800275c:	bd80      	pop	{r7, pc}

0800275e <_isatty>:

int _isatty(int file)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
	return 1;
 8002766:	2301      	movs	r3, #1
}
 8002768:	0018      	movs	r0, r3
 800276a:	46bd      	mov	sp, r7
 800276c:	b002      	add	sp, #8
 800276e:	bd80      	pop	{r7, pc}

08002770 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
	return 0;
 800277c:	2300      	movs	r3, #0
}
 800277e:	0018      	movs	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	b004      	add	sp, #16
 8002784:	bd80      	pop	{r7, pc}
	...

08002788 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002790:	4b11      	ldr	r3, [pc, #68]	; (80027d8 <_sbrk+0x50>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d102      	bne.n	800279e <_sbrk+0x16>
		heap_end = &end;
 8002798:	4b0f      	ldr	r3, [pc, #60]	; (80027d8 <_sbrk+0x50>)
 800279a:	4a10      	ldr	r2, [pc, #64]	; (80027dc <_sbrk+0x54>)
 800279c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800279e:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <_sbrk+0x50>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80027a4:	4b0c      	ldr	r3, [pc, #48]	; (80027d8 <_sbrk+0x50>)
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	18d3      	adds	r3, r2, r3
 80027ac:	466a      	mov	r2, sp
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d907      	bls.n	80027c2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80027b2:	f000 f883 	bl	80028bc <__errno>
 80027b6:	0003      	movs	r3, r0
 80027b8:	220c      	movs	r2, #12
 80027ba:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80027bc:	2301      	movs	r3, #1
 80027be:	425b      	negs	r3, r3
 80027c0:	e006      	b.n	80027d0 <_sbrk+0x48>
	}

	heap_end += incr;
 80027c2:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <_sbrk+0x50>)
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	18d2      	adds	r2, r2, r3
 80027ca:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <_sbrk+0x50>)
 80027cc:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 80027ce:	68fb      	ldr	r3, [r7, #12]
}
 80027d0:	0018      	movs	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	b004      	add	sp, #16
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	200000ac 	.word	0x200000ac
 80027dc:	20000170 	.word	0x20000170

080027e0 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80027e4:	4b1a      	ldr	r3, [pc, #104]	; (8002850 <SystemInit+0x70>)
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	4b19      	ldr	r3, [pc, #100]	; (8002850 <SystemInit+0x70>)
 80027ea:	2101      	movs	r1, #1
 80027ec:	430a      	orrs	r2, r1
 80027ee:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80027f0:	4b17      	ldr	r3, [pc, #92]	; (8002850 <SystemInit+0x70>)
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	4b16      	ldr	r3, [pc, #88]	; (8002850 <SystemInit+0x70>)
 80027f6:	4917      	ldr	r1, [pc, #92]	; (8002854 <SystemInit+0x74>)
 80027f8:	400a      	ands	r2, r1
 80027fa:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80027fc:	4b14      	ldr	r3, [pc, #80]	; (8002850 <SystemInit+0x70>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	4b13      	ldr	r3, [pc, #76]	; (8002850 <SystemInit+0x70>)
 8002802:	4915      	ldr	r1, [pc, #84]	; (8002858 <SystemInit+0x78>)
 8002804:	400a      	ands	r2, r1
 8002806:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002808:	4b11      	ldr	r3, [pc, #68]	; (8002850 <SystemInit+0x70>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	4b10      	ldr	r3, [pc, #64]	; (8002850 <SystemInit+0x70>)
 800280e:	4913      	ldr	r1, [pc, #76]	; (800285c <SystemInit+0x7c>)
 8002810:	400a      	ands	r2, r1
 8002812:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002814:	4b0e      	ldr	r3, [pc, #56]	; (8002850 <SystemInit+0x70>)
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <SystemInit+0x70>)
 800281a:	4911      	ldr	r1, [pc, #68]	; (8002860 <SystemInit+0x80>)
 800281c:	400a      	ands	r2, r1
 800281e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002820:	4b0b      	ldr	r3, [pc, #44]	; (8002850 <SystemInit+0x70>)
 8002822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002824:	4b0a      	ldr	r3, [pc, #40]	; (8002850 <SystemInit+0x70>)
 8002826:	210f      	movs	r1, #15
 8002828:	438a      	bics	r2, r1
 800282a:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 800282c:	4b08      	ldr	r3, [pc, #32]	; (8002850 <SystemInit+0x70>)
 800282e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002830:	4b07      	ldr	r3, [pc, #28]	; (8002850 <SystemInit+0x70>)
 8002832:	490c      	ldr	r1, [pc, #48]	; (8002864 <SystemInit+0x84>)
 8002834:	400a      	ands	r2, r1
 8002836:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002838:	4b05      	ldr	r3, [pc, #20]	; (8002850 <SystemInit+0x70>)
 800283a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800283c:	4b04      	ldr	r3, [pc, #16]	; (8002850 <SystemInit+0x70>)
 800283e:	2101      	movs	r1, #1
 8002840:	438a      	bics	r2, r1
 8002842:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002844:	4b02      	ldr	r3, [pc, #8]	; (8002850 <SystemInit+0x70>)
 8002846:	2200      	movs	r2, #0
 8002848:	609a      	str	r2, [r3, #8]

}
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40021000 	.word	0x40021000
 8002854:	08ffb80c 	.word	0x08ffb80c
 8002858:	fef6ffff 	.word	0xfef6ffff
 800285c:	fffbffff 	.word	0xfffbffff
 8002860:	ffc0ffff 	.word	0xffc0ffff
 8002864:	fffcfe2c 	.word	0xfffcfe2c

08002868 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002868:	480d      	ldr	r0, [pc, #52]	; (80028a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800286a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800286c:	480d      	ldr	r0, [pc, #52]	; (80028a4 <LoopForever+0x6>)
  ldr r1, =_edata
 800286e:	490e      	ldr	r1, [pc, #56]	; (80028a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002870:	4a0e      	ldr	r2, [pc, #56]	; (80028ac <LoopForever+0xe>)
  movs r3, #0
 8002872:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002874:	e002      	b.n	800287c <LoopCopyDataInit>

08002876 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002876:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002878:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800287a:	3304      	adds	r3, #4

0800287c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800287c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800287e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002880:	d3f9      	bcc.n	8002876 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002882:	4a0b      	ldr	r2, [pc, #44]	; (80028b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002884:	4c0b      	ldr	r4, [pc, #44]	; (80028b4 <LoopForever+0x16>)
  movs r3, #0
 8002886:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002888:	e001      	b.n	800288e <LoopFillZerobss>

0800288a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800288a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800288c:	3204      	adds	r2, #4

0800288e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800288e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002890:	d3fb      	bcc.n	800288a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002892:	f7ff ffa5 	bl	80027e0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002896:	f000 f817 	bl	80028c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800289a:	f7ff fc1b 	bl	80020d4 <main>

0800289e <LoopForever>:

LoopForever:
    b LoopForever
 800289e:	e7fe      	b.n	800289e <LoopForever>
  ldr   r0, =_estack
 80028a0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80028a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028a8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80028ac:	08003894 	.word	0x08003894
  ldr r2, =_sbss
 80028b0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80028b4:	20000170 	.word	0x20000170

080028b8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028b8:	e7fe      	b.n	80028b8 <ADC1_COMP_IRQHandler>
	...

080028bc <__errno>:
 80028bc:	4b01      	ldr	r3, [pc, #4]	; (80028c4 <__errno+0x8>)
 80028be:	6818      	ldr	r0, [r3, #0]
 80028c0:	4770      	bx	lr
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	20000004 	.word	0x20000004

080028c8 <__libc_init_array>:
 80028c8:	b570      	push	{r4, r5, r6, lr}
 80028ca:	2600      	movs	r6, #0
 80028cc:	4d0c      	ldr	r5, [pc, #48]	; (8002900 <__libc_init_array+0x38>)
 80028ce:	4c0d      	ldr	r4, [pc, #52]	; (8002904 <__libc_init_array+0x3c>)
 80028d0:	1b64      	subs	r4, r4, r5
 80028d2:	10a4      	asrs	r4, r4, #2
 80028d4:	42a6      	cmp	r6, r4
 80028d6:	d109      	bne.n	80028ec <__libc_init_array+0x24>
 80028d8:	2600      	movs	r6, #0
 80028da:	f000 ff39 	bl	8003750 <_init>
 80028de:	4d0a      	ldr	r5, [pc, #40]	; (8002908 <__libc_init_array+0x40>)
 80028e0:	4c0a      	ldr	r4, [pc, #40]	; (800290c <__libc_init_array+0x44>)
 80028e2:	1b64      	subs	r4, r4, r5
 80028e4:	10a4      	asrs	r4, r4, #2
 80028e6:	42a6      	cmp	r6, r4
 80028e8:	d105      	bne.n	80028f6 <__libc_init_array+0x2e>
 80028ea:	bd70      	pop	{r4, r5, r6, pc}
 80028ec:	00b3      	lsls	r3, r6, #2
 80028ee:	58eb      	ldr	r3, [r5, r3]
 80028f0:	4798      	blx	r3
 80028f2:	3601      	adds	r6, #1
 80028f4:	e7ee      	b.n	80028d4 <__libc_init_array+0xc>
 80028f6:	00b3      	lsls	r3, r6, #2
 80028f8:	58eb      	ldr	r3, [r5, r3]
 80028fa:	4798      	blx	r3
 80028fc:	3601      	adds	r6, #1
 80028fe:	e7f2      	b.n	80028e6 <__libc_init_array+0x1e>
 8002900:	0800388c 	.word	0x0800388c
 8002904:	0800388c 	.word	0x0800388c
 8002908:	0800388c 	.word	0x0800388c
 800290c:	08003890 	.word	0x08003890

08002910 <memset>:
 8002910:	0003      	movs	r3, r0
 8002912:	1812      	adds	r2, r2, r0
 8002914:	4293      	cmp	r3, r2
 8002916:	d100      	bne.n	800291a <memset+0xa>
 8002918:	4770      	bx	lr
 800291a:	7019      	strb	r1, [r3, #0]
 800291c:	3301      	adds	r3, #1
 800291e:	e7f9      	b.n	8002914 <memset+0x4>

08002920 <iprintf>:
 8002920:	b40f      	push	{r0, r1, r2, r3}
 8002922:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <iprintf+0x30>)
 8002924:	b513      	push	{r0, r1, r4, lr}
 8002926:	681c      	ldr	r4, [r3, #0]
 8002928:	2c00      	cmp	r4, #0
 800292a:	d005      	beq.n	8002938 <iprintf+0x18>
 800292c:	69a3      	ldr	r3, [r4, #24]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d102      	bne.n	8002938 <iprintf+0x18>
 8002932:	0020      	movs	r0, r4
 8002934:	f000 f850 	bl	80029d8 <__sinit>
 8002938:	ab05      	add	r3, sp, #20
 800293a:	9a04      	ldr	r2, [sp, #16]
 800293c:	68a1      	ldr	r1, [r4, #8]
 800293e:	0020      	movs	r0, r4
 8002940:	9301      	str	r3, [sp, #4]
 8002942:	f000 f963 	bl	8002c0c <_vfiprintf_r>
 8002946:	bc16      	pop	{r1, r2, r4}
 8002948:	bc08      	pop	{r3}
 800294a:	b004      	add	sp, #16
 800294c:	4718      	bx	r3
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	20000004 	.word	0x20000004

08002954 <std>:
 8002954:	2300      	movs	r3, #0
 8002956:	b510      	push	{r4, lr}
 8002958:	0004      	movs	r4, r0
 800295a:	6003      	str	r3, [r0, #0]
 800295c:	6043      	str	r3, [r0, #4]
 800295e:	6083      	str	r3, [r0, #8]
 8002960:	8181      	strh	r1, [r0, #12]
 8002962:	6643      	str	r3, [r0, #100]	; 0x64
 8002964:	81c2      	strh	r2, [r0, #14]
 8002966:	6103      	str	r3, [r0, #16]
 8002968:	6143      	str	r3, [r0, #20]
 800296a:	6183      	str	r3, [r0, #24]
 800296c:	0019      	movs	r1, r3
 800296e:	2208      	movs	r2, #8
 8002970:	305c      	adds	r0, #92	; 0x5c
 8002972:	f7ff ffcd 	bl	8002910 <memset>
 8002976:	4b05      	ldr	r3, [pc, #20]	; (800298c <std+0x38>)
 8002978:	6224      	str	r4, [r4, #32]
 800297a:	6263      	str	r3, [r4, #36]	; 0x24
 800297c:	4b04      	ldr	r3, [pc, #16]	; (8002990 <std+0x3c>)
 800297e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002980:	4b04      	ldr	r3, [pc, #16]	; (8002994 <std+0x40>)
 8002982:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002984:	4b04      	ldr	r3, [pc, #16]	; (8002998 <std+0x44>)
 8002986:	6323      	str	r3, [r4, #48]	; 0x30
 8002988:	bd10      	pop	{r4, pc}
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	08003149 	.word	0x08003149
 8002990:	08003171 	.word	0x08003171
 8002994:	080031a9 	.word	0x080031a9
 8002998:	080031d5 	.word	0x080031d5

0800299c <_cleanup_r>:
 800299c:	b510      	push	{r4, lr}
 800299e:	4902      	ldr	r1, [pc, #8]	; (80029a8 <_cleanup_r+0xc>)
 80029a0:	f000 f88c 	bl	8002abc <_fwalk_reent>
 80029a4:	bd10      	pop	{r4, pc}
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	080034d9 	.word	0x080034d9

080029ac <__sfmoreglue>:
 80029ac:	b570      	push	{r4, r5, r6, lr}
 80029ae:	2568      	movs	r5, #104	; 0x68
 80029b0:	1e4a      	subs	r2, r1, #1
 80029b2:	4355      	muls	r5, r2
 80029b4:	000e      	movs	r6, r1
 80029b6:	0029      	movs	r1, r5
 80029b8:	3174      	adds	r1, #116	; 0x74
 80029ba:	f000 f8a1 	bl	8002b00 <_malloc_r>
 80029be:	1e04      	subs	r4, r0, #0
 80029c0:	d008      	beq.n	80029d4 <__sfmoreglue+0x28>
 80029c2:	2100      	movs	r1, #0
 80029c4:	002a      	movs	r2, r5
 80029c6:	6001      	str	r1, [r0, #0]
 80029c8:	6046      	str	r6, [r0, #4]
 80029ca:	300c      	adds	r0, #12
 80029cc:	60a0      	str	r0, [r4, #8]
 80029ce:	3268      	adds	r2, #104	; 0x68
 80029d0:	f7ff ff9e 	bl	8002910 <memset>
 80029d4:	0020      	movs	r0, r4
 80029d6:	bd70      	pop	{r4, r5, r6, pc}

080029d8 <__sinit>:
 80029d8:	6983      	ldr	r3, [r0, #24]
 80029da:	b513      	push	{r0, r1, r4, lr}
 80029dc:	0004      	movs	r4, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d128      	bne.n	8002a34 <__sinit+0x5c>
 80029e2:	6483      	str	r3, [r0, #72]	; 0x48
 80029e4:	64c3      	str	r3, [r0, #76]	; 0x4c
 80029e6:	6503      	str	r3, [r0, #80]	; 0x50
 80029e8:	4b13      	ldr	r3, [pc, #76]	; (8002a38 <__sinit+0x60>)
 80029ea:	4a14      	ldr	r2, [pc, #80]	; (8002a3c <__sinit+0x64>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	6282      	str	r2, [r0, #40]	; 0x28
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	4298      	cmp	r0, r3
 80029f4:	d101      	bne.n	80029fa <__sinit+0x22>
 80029f6:	2301      	movs	r3, #1
 80029f8:	6183      	str	r3, [r0, #24]
 80029fa:	0020      	movs	r0, r4
 80029fc:	f000 f820 	bl	8002a40 <__sfp>
 8002a00:	6060      	str	r0, [r4, #4]
 8002a02:	0020      	movs	r0, r4
 8002a04:	f000 f81c 	bl	8002a40 <__sfp>
 8002a08:	60a0      	str	r0, [r4, #8]
 8002a0a:	0020      	movs	r0, r4
 8002a0c:	f000 f818 	bl	8002a40 <__sfp>
 8002a10:	2200      	movs	r2, #0
 8002a12:	60e0      	str	r0, [r4, #12]
 8002a14:	2104      	movs	r1, #4
 8002a16:	6860      	ldr	r0, [r4, #4]
 8002a18:	f7ff ff9c 	bl	8002954 <std>
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	2109      	movs	r1, #9
 8002a20:	68a0      	ldr	r0, [r4, #8]
 8002a22:	f7ff ff97 	bl	8002954 <std>
 8002a26:	2202      	movs	r2, #2
 8002a28:	2112      	movs	r1, #18
 8002a2a:	68e0      	ldr	r0, [r4, #12]
 8002a2c:	f7ff ff92 	bl	8002954 <std>
 8002a30:	2301      	movs	r3, #1
 8002a32:	61a3      	str	r3, [r4, #24]
 8002a34:	bd13      	pop	{r0, r1, r4, pc}
 8002a36:	46c0      	nop			; (mov r8, r8)
 8002a38:	080037f4 	.word	0x080037f4
 8002a3c:	0800299d 	.word	0x0800299d

08002a40 <__sfp>:
 8002a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a42:	4b1c      	ldr	r3, [pc, #112]	; (8002ab4 <__sfp+0x74>)
 8002a44:	0007      	movs	r7, r0
 8002a46:	681e      	ldr	r6, [r3, #0]
 8002a48:	69b3      	ldr	r3, [r6, #24]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d102      	bne.n	8002a54 <__sfp+0x14>
 8002a4e:	0030      	movs	r0, r6
 8002a50:	f7ff ffc2 	bl	80029d8 <__sinit>
 8002a54:	3648      	adds	r6, #72	; 0x48
 8002a56:	68b4      	ldr	r4, [r6, #8]
 8002a58:	6873      	ldr	r3, [r6, #4]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	d504      	bpl.n	8002a68 <__sfp+0x28>
 8002a5e:	6833      	ldr	r3, [r6, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d007      	beq.n	8002a74 <__sfp+0x34>
 8002a64:	6836      	ldr	r6, [r6, #0]
 8002a66:	e7f6      	b.n	8002a56 <__sfp+0x16>
 8002a68:	220c      	movs	r2, #12
 8002a6a:	5ea5      	ldrsh	r5, [r4, r2]
 8002a6c:	2d00      	cmp	r5, #0
 8002a6e:	d00d      	beq.n	8002a8c <__sfp+0x4c>
 8002a70:	3468      	adds	r4, #104	; 0x68
 8002a72:	e7f2      	b.n	8002a5a <__sfp+0x1a>
 8002a74:	2104      	movs	r1, #4
 8002a76:	0038      	movs	r0, r7
 8002a78:	f7ff ff98 	bl	80029ac <__sfmoreglue>
 8002a7c:	6030      	str	r0, [r6, #0]
 8002a7e:	2800      	cmp	r0, #0
 8002a80:	d1f0      	bne.n	8002a64 <__sfp+0x24>
 8002a82:	230c      	movs	r3, #12
 8002a84:	0004      	movs	r4, r0
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	0020      	movs	r0, r4
 8002a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a8c:	0020      	movs	r0, r4
 8002a8e:	4b0a      	ldr	r3, [pc, #40]	; (8002ab8 <__sfp+0x78>)
 8002a90:	6665      	str	r5, [r4, #100]	; 0x64
 8002a92:	6025      	str	r5, [r4, #0]
 8002a94:	6065      	str	r5, [r4, #4]
 8002a96:	60a5      	str	r5, [r4, #8]
 8002a98:	60e3      	str	r3, [r4, #12]
 8002a9a:	6125      	str	r5, [r4, #16]
 8002a9c:	6165      	str	r5, [r4, #20]
 8002a9e:	61a5      	str	r5, [r4, #24]
 8002aa0:	2208      	movs	r2, #8
 8002aa2:	0029      	movs	r1, r5
 8002aa4:	305c      	adds	r0, #92	; 0x5c
 8002aa6:	f7ff ff33 	bl	8002910 <memset>
 8002aaa:	6365      	str	r5, [r4, #52]	; 0x34
 8002aac:	63a5      	str	r5, [r4, #56]	; 0x38
 8002aae:	64a5      	str	r5, [r4, #72]	; 0x48
 8002ab0:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002ab2:	e7e9      	b.n	8002a88 <__sfp+0x48>
 8002ab4:	080037f4 	.word	0x080037f4
 8002ab8:	ffff0001 	.word	0xffff0001

08002abc <_fwalk_reent>:
 8002abc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002abe:	0004      	movs	r4, r0
 8002ac0:	0007      	movs	r7, r0
 8002ac2:	2600      	movs	r6, #0
 8002ac4:	9101      	str	r1, [sp, #4]
 8002ac6:	3448      	adds	r4, #72	; 0x48
 8002ac8:	2c00      	cmp	r4, #0
 8002aca:	d101      	bne.n	8002ad0 <_fwalk_reent+0x14>
 8002acc:	0030      	movs	r0, r6
 8002ace:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002ad0:	6863      	ldr	r3, [r4, #4]
 8002ad2:	68a5      	ldr	r5, [r4, #8]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	9b00      	ldr	r3, [sp, #0]
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	d501      	bpl.n	8002ae2 <_fwalk_reent+0x26>
 8002ade:	6824      	ldr	r4, [r4, #0]
 8002ae0:	e7f2      	b.n	8002ac8 <_fwalk_reent+0xc>
 8002ae2:	89ab      	ldrh	r3, [r5, #12]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d908      	bls.n	8002afa <_fwalk_reent+0x3e>
 8002ae8:	220e      	movs	r2, #14
 8002aea:	5eab      	ldrsh	r3, [r5, r2]
 8002aec:	3301      	adds	r3, #1
 8002aee:	d004      	beq.n	8002afa <_fwalk_reent+0x3e>
 8002af0:	0029      	movs	r1, r5
 8002af2:	0038      	movs	r0, r7
 8002af4:	9b01      	ldr	r3, [sp, #4]
 8002af6:	4798      	blx	r3
 8002af8:	4306      	orrs	r6, r0
 8002afa:	3568      	adds	r5, #104	; 0x68
 8002afc:	e7eb      	b.n	8002ad6 <_fwalk_reent+0x1a>
	...

08002b00 <_malloc_r>:
 8002b00:	2303      	movs	r3, #3
 8002b02:	b570      	push	{r4, r5, r6, lr}
 8002b04:	1ccd      	adds	r5, r1, #3
 8002b06:	439d      	bics	r5, r3
 8002b08:	3508      	adds	r5, #8
 8002b0a:	0006      	movs	r6, r0
 8002b0c:	2d0c      	cmp	r5, #12
 8002b0e:	d21e      	bcs.n	8002b4e <_malloc_r+0x4e>
 8002b10:	250c      	movs	r5, #12
 8002b12:	42a9      	cmp	r1, r5
 8002b14:	d81d      	bhi.n	8002b52 <_malloc_r+0x52>
 8002b16:	0030      	movs	r0, r6
 8002b18:	f000 fd95 	bl	8003646 <__malloc_lock>
 8002b1c:	4a25      	ldr	r2, [pc, #148]	; (8002bb4 <_malloc_r+0xb4>)
 8002b1e:	6814      	ldr	r4, [r2, #0]
 8002b20:	0021      	movs	r1, r4
 8002b22:	2900      	cmp	r1, #0
 8002b24:	d119      	bne.n	8002b5a <_malloc_r+0x5a>
 8002b26:	4c24      	ldr	r4, [pc, #144]	; (8002bb8 <_malloc_r+0xb8>)
 8002b28:	6823      	ldr	r3, [r4, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d103      	bne.n	8002b36 <_malloc_r+0x36>
 8002b2e:	0030      	movs	r0, r6
 8002b30:	f000 faf8 	bl	8003124 <_sbrk_r>
 8002b34:	6020      	str	r0, [r4, #0]
 8002b36:	0029      	movs	r1, r5
 8002b38:	0030      	movs	r0, r6
 8002b3a:	f000 faf3 	bl	8003124 <_sbrk_r>
 8002b3e:	1c43      	adds	r3, r0, #1
 8002b40:	d12b      	bne.n	8002b9a <_malloc_r+0x9a>
 8002b42:	230c      	movs	r3, #12
 8002b44:	0030      	movs	r0, r6
 8002b46:	6033      	str	r3, [r6, #0]
 8002b48:	f000 fd7e 	bl	8003648 <__malloc_unlock>
 8002b4c:	e003      	b.n	8002b56 <_malloc_r+0x56>
 8002b4e:	2d00      	cmp	r5, #0
 8002b50:	dadf      	bge.n	8002b12 <_malloc_r+0x12>
 8002b52:	230c      	movs	r3, #12
 8002b54:	6033      	str	r3, [r6, #0]
 8002b56:	2000      	movs	r0, #0
 8002b58:	bd70      	pop	{r4, r5, r6, pc}
 8002b5a:	680b      	ldr	r3, [r1, #0]
 8002b5c:	1b5b      	subs	r3, r3, r5
 8002b5e:	d419      	bmi.n	8002b94 <_malloc_r+0x94>
 8002b60:	2b0b      	cmp	r3, #11
 8002b62:	d903      	bls.n	8002b6c <_malloc_r+0x6c>
 8002b64:	600b      	str	r3, [r1, #0]
 8002b66:	18cc      	adds	r4, r1, r3
 8002b68:	6025      	str	r5, [r4, #0]
 8002b6a:	e003      	b.n	8002b74 <_malloc_r+0x74>
 8002b6c:	684b      	ldr	r3, [r1, #4]
 8002b6e:	428c      	cmp	r4, r1
 8002b70:	d10d      	bne.n	8002b8e <_malloc_r+0x8e>
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	0030      	movs	r0, r6
 8002b76:	f000 fd67 	bl	8003648 <__malloc_unlock>
 8002b7a:	0020      	movs	r0, r4
 8002b7c:	2207      	movs	r2, #7
 8002b7e:	300b      	adds	r0, #11
 8002b80:	1d23      	adds	r3, r4, #4
 8002b82:	4390      	bics	r0, r2
 8002b84:	1ac3      	subs	r3, r0, r3
 8002b86:	d0e7      	beq.n	8002b58 <_malloc_r+0x58>
 8002b88:	425a      	negs	r2, r3
 8002b8a:	50e2      	str	r2, [r4, r3]
 8002b8c:	e7e4      	b.n	8002b58 <_malloc_r+0x58>
 8002b8e:	6063      	str	r3, [r4, #4]
 8002b90:	000c      	movs	r4, r1
 8002b92:	e7ef      	b.n	8002b74 <_malloc_r+0x74>
 8002b94:	000c      	movs	r4, r1
 8002b96:	6849      	ldr	r1, [r1, #4]
 8002b98:	e7c3      	b.n	8002b22 <_malloc_r+0x22>
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	1cc4      	adds	r4, r0, #3
 8002b9e:	439c      	bics	r4, r3
 8002ba0:	42a0      	cmp	r0, r4
 8002ba2:	d0e1      	beq.n	8002b68 <_malloc_r+0x68>
 8002ba4:	1a21      	subs	r1, r4, r0
 8002ba6:	0030      	movs	r0, r6
 8002ba8:	f000 fabc 	bl	8003124 <_sbrk_r>
 8002bac:	1c43      	adds	r3, r0, #1
 8002bae:	d1db      	bne.n	8002b68 <_malloc_r+0x68>
 8002bb0:	e7c7      	b.n	8002b42 <_malloc_r+0x42>
 8002bb2:	46c0      	nop			; (mov r8, r8)
 8002bb4:	200000b0 	.word	0x200000b0
 8002bb8:	200000b4 	.word	0x200000b4

08002bbc <__sfputc_r>:
 8002bbc:	6893      	ldr	r3, [r2, #8]
 8002bbe:	b510      	push	{r4, lr}
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	6093      	str	r3, [r2, #8]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	da04      	bge.n	8002bd2 <__sfputc_r+0x16>
 8002bc8:	6994      	ldr	r4, [r2, #24]
 8002bca:	42a3      	cmp	r3, r4
 8002bcc:	db07      	blt.n	8002bde <__sfputc_r+0x22>
 8002bce:	290a      	cmp	r1, #10
 8002bd0:	d005      	beq.n	8002bde <__sfputc_r+0x22>
 8002bd2:	6813      	ldr	r3, [r2, #0]
 8002bd4:	1c58      	adds	r0, r3, #1
 8002bd6:	6010      	str	r0, [r2, #0]
 8002bd8:	7019      	strb	r1, [r3, #0]
 8002bda:	0008      	movs	r0, r1
 8002bdc:	bd10      	pop	{r4, pc}
 8002bde:	f000 faff 	bl	80031e0 <__swbuf_r>
 8002be2:	0001      	movs	r1, r0
 8002be4:	e7f9      	b.n	8002bda <__sfputc_r+0x1e>

08002be6 <__sfputs_r>:
 8002be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002be8:	0006      	movs	r6, r0
 8002bea:	000f      	movs	r7, r1
 8002bec:	0014      	movs	r4, r2
 8002bee:	18d5      	adds	r5, r2, r3
 8002bf0:	42ac      	cmp	r4, r5
 8002bf2:	d101      	bne.n	8002bf8 <__sfputs_r+0x12>
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	e007      	b.n	8002c08 <__sfputs_r+0x22>
 8002bf8:	7821      	ldrb	r1, [r4, #0]
 8002bfa:	003a      	movs	r2, r7
 8002bfc:	0030      	movs	r0, r6
 8002bfe:	f7ff ffdd 	bl	8002bbc <__sfputc_r>
 8002c02:	3401      	adds	r4, #1
 8002c04:	1c43      	adds	r3, r0, #1
 8002c06:	d1f3      	bne.n	8002bf0 <__sfputs_r+0xa>
 8002c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c0c <_vfiprintf_r>:
 8002c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c0e:	b0a1      	sub	sp, #132	; 0x84
 8002c10:	9003      	str	r0, [sp, #12]
 8002c12:	000f      	movs	r7, r1
 8002c14:	0016      	movs	r6, r2
 8002c16:	001d      	movs	r5, r3
 8002c18:	2800      	cmp	r0, #0
 8002c1a:	d005      	beq.n	8002c28 <_vfiprintf_r+0x1c>
 8002c1c:	6983      	ldr	r3, [r0, #24]
 8002c1e:	9305      	str	r3, [sp, #20]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <_vfiprintf_r+0x1c>
 8002c24:	f7ff fed8 	bl	80029d8 <__sinit>
 8002c28:	4b7b      	ldr	r3, [pc, #492]	; (8002e18 <_vfiprintf_r+0x20c>)
 8002c2a:	429f      	cmp	r7, r3
 8002c2c:	d15c      	bne.n	8002ce8 <_vfiprintf_r+0xdc>
 8002c2e:	9b03      	ldr	r3, [sp, #12]
 8002c30:	685f      	ldr	r7, [r3, #4]
 8002c32:	89bb      	ldrh	r3, [r7, #12]
 8002c34:	071b      	lsls	r3, r3, #28
 8002c36:	d563      	bpl.n	8002d00 <_vfiprintf_r+0xf4>
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d060      	beq.n	8002d00 <_vfiprintf_r+0xf4>
 8002c3e:	2300      	movs	r3, #0
 8002c40:	ac08      	add	r4, sp, #32
 8002c42:	6163      	str	r3, [r4, #20]
 8002c44:	3320      	adds	r3, #32
 8002c46:	7663      	strb	r3, [r4, #25]
 8002c48:	3310      	adds	r3, #16
 8002c4a:	76a3      	strb	r3, [r4, #26]
 8002c4c:	9507      	str	r5, [sp, #28]
 8002c4e:	0035      	movs	r5, r6
 8002c50:	782b      	ldrb	r3, [r5, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <_vfiprintf_r+0x4e>
 8002c56:	2b25      	cmp	r3, #37	; 0x25
 8002c58:	d15c      	bne.n	8002d14 <_vfiprintf_r+0x108>
 8002c5a:	1bab      	subs	r3, r5, r6
 8002c5c:	9305      	str	r3, [sp, #20]
 8002c5e:	d00c      	beq.n	8002c7a <_vfiprintf_r+0x6e>
 8002c60:	0032      	movs	r2, r6
 8002c62:	0039      	movs	r1, r7
 8002c64:	9803      	ldr	r0, [sp, #12]
 8002c66:	f7ff ffbe 	bl	8002be6 <__sfputs_r>
 8002c6a:	1c43      	adds	r3, r0, #1
 8002c6c:	d100      	bne.n	8002c70 <_vfiprintf_r+0x64>
 8002c6e:	e0c4      	b.n	8002dfa <_vfiprintf_r+0x1ee>
 8002c70:	6962      	ldr	r2, [r4, #20]
 8002c72:	9b05      	ldr	r3, [sp, #20]
 8002c74:	4694      	mov	ip, r2
 8002c76:	4463      	add	r3, ip
 8002c78:	6163      	str	r3, [r4, #20]
 8002c7a:	782b      	ldrb	r3, [r5, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d100      	bne.n	8002c82 <_vfiprintf_r+0x76>
 8002c80:	e0bb      	b.n	8002dfa <_vfiprintf_r+0x1ee>
 8002c82:	2201      	movs	r2, #1
 8002c84:	2300      	movs	r3, #0
 8002c86:	4252      	negs	r2, r2
 8002c88:	6062      	str	r2, [r4, #4]
 8002c8a:	a904      	add	r1, sp, #16
 8002c8c:	3254      	adds	r2, #84	; 0x54
 8002c8e:	1852      	adds	r2, r2, r1
 8002c90:	1c6e      	adds	r6, r5, #1
 8002c92:	6023      	str	r3, [r4, #0]
 8002c94:	60e3      	str	r3, [r4, #12]
 8002c96:	60a3      	str	r3, [r4, #8]
 8002c98:	7013      	strb	r3, [r2, #0]
 8002c9a:	65a3      	str	r3, [r4, #88]	; 0x58
 8002c9c:	7831      	ldrb	r1, [r6, #0]
 8002c9e:	2205      	movs	r2, #5
 8002ca0:	485e      	ldr	r0, [pc, #376]	; (8002e1c <_vfiprintf_r+0x210>)
 8002ca2:	f000 fcc5 	bl	8003630 <memchr>
 8002ca6:	1c75      	adds	r5, r6, #1
 8002ca8:	2800      	cmp	r0, #0
 8002caa:	d135      	bne.n	8002d18 <_vfiprintf_r+0x10c>
 8002cac:	6822      	ldr	r2, [r4, #0]
 8002cae:	06d3      	lsls	r3, r2, #27
 8002cb0:	d504      	bpl.n	8002cbc <_vfiprintf_r+0xb0>
 8002cb2:	2353      	movs	r3, #83	; 0x53
 8002cb4:	a904      	add	r1, sp, #16
 8002cb6:	185b      	adds	r3, r3, r1
 8002cb8:	2120      	movs	r1, #32
 8002cba:	7019      	strb	r1, [r3, #0]
 8002cbc:	0713      	lsls	r3, r2, #28
 8002cbe:	d504      	bpl.n	8002cca <_vfiprintf_r+0xbe>
 8002cc0:	2353      	movs	r3, #83	; 0x53
 8002cc2:	a904      	add	r1, sp, #16
 8002cc4:	185b      	adds	r3, r3, r1
 8002cc6:	212b      	movs	r1, #43	; 0x2b
 8002cc8:	7019      	strb	r1, [r3, #0]
 8002cca:	7833      	ldrb	r3, [r6, #0]
 8002ccc:	2b2a      	cmp	r3, #42	; 0x2a
 8002cce:	d02c      	beq.n	8002d2a <_vfiprintf_r+0x11e>
 8002cd0:	0035      	movs	r5, r6
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	200a      	movs	r0, #10
 8002cd6:	68e3      	ldr	r3, [r4, #12]
 8002cd8:	782a      	ldrb	r2, [r5, #0]
 8002cda:	1c6e      	adds	r6, r5, #1
 8002cdc:	3a30      	subs	r2, #48	; 0x30
 8002cde:	2a09      	cmp	r2, #9
 8002ce0:	d964      	bls.n	8002dac <_vfiprintf_r+0x1a0>
 8002ce2:	2900      	cmp	r1, #0
 8002ce4:	d02e      	beq.n	8002d44 <_vfiprintf_r+0x138>
 8002ce6:	e026      	b.n	8002d36 <_vfiprintf_r+0x12a>
 8002ce8:	4b4d      	ldr	r3, [pc, #308]	; (8002e20 <_vfiprintf_r+0x214>)
 8002cea:	429f      	cmp	r7, r3
 8002cec:	d102      	bne.n	8002cf4 <_vfiprintf_r+0xe8>
 8002cee:	9b03      	ldr	r3, [sp, #12]
 8002cf0:	689f      	ldr	r7, [r3, #8]
 8002cf2:	e79e      	b.n	8002c32 <_vfiprintf_r+0x26>
 8002cf4:	4b4b      	ldr	r3, [pc, #300]	; (8002e24 <_vfiprintf_r+0x218>)
 8002cf6:	429f      	cmp	r7, r3
 8002cf8:	d19b      	bne.n	8002c32 <_vfiprintf_r+0x26>
 8002cfa:	9b03      	ldr	r3, [sp, #12]
 8002cfc:	68df      	ldr	r7, [r3, #12]
 8002cfe:	e798      	b.n	8002c32 <_vfiprintf_r+0x26>
 8002d00:	0039      	movs	r1, r7
 8002d02:	9803      	ldr	r0, [sp, #12]
 8002d04:	f000 fad6 	bl	80032b4 <__swsetup_r>
 8002d08:	2800      	cmp	r0, #0
 8002d0a:	d098      	beq.n	8002c3e <_vfiprintf_r+0x32>
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	4240      	negs	r0, r0
 8002d10:	b021      	add	sp, #132	; 0x84
 8002d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d14:	3501      	adds	r5, #1
 8002d16:	e79b      	b.n	8002c50 <_vfiprintf_r+0x44>
 8002d18:	4b40      	ldr	r3, [pc, #256]	; (8002e1c <_vfiprintf_r+0x210>)
 8002d1a:	6822      	ldr	r2, [r4, #0]
 8002d1c:	1ac0      	subs	r0, r0, r3
 8002d1e:	2301      	movs	r3, #1
 8002d20:	4083      	lsls	r3, r0
 8002d22:	4313      	orrs	r3, r2
 8002d24:	6023      	str	r3, [r4, #0]
 8002d26:	002e      	movs	r6, r5
 8002d28:	e7b8      	b.n	8002c9c <_vfiprintf_r+0x90>
 8002d2a:	9b07      	ldr	r3, [sp, #28]
 8002d2c:	1d19      	adds	r1, r3, #4
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	9107      	str	r1, [sp, #28]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	db01      	blt.n	8002d3a <_vfiprintf_r+0x12e>
 8002d36:	930b      	str	r3, [sp, #44]	; 0x2c
 8002d38:	e004      	b.n	8002d44 <_vfiprintf_r+0x138>
 8002d3a:	425b      	negs	r3, r3
 8002d3c:	60e3      	str	r3, [r4, #12]
 8002d3e:	2302      	movs	r3, #2
 8002d40:	4313      	orrs	r3, r2
 8002d42:	6023      	str	r3, [r4, #0]
 8002d44:	782b      	ldrb	r3, [r5, #0]
 8002d46:	2b2e      	cmp	r3, #46	; 0x2e
 8002d48:	d10a      	bne.n	8002d60 <_vfiprintf_r+0x154>
 8002d4a:	786b      	ldrb	r3, [r5, #1]
 8002d4c:	2b2a      	cmp	r3, #42	; 0x2a
 8002d4e:	d135      	bne.n	8002dbc <_vfiprintf_r+0x1b0>
 8002d50:	9b07      	ldr	r3, [sp, #28]
 8002d52:	3502      	adds	r5, #2
 8002d54:	1d1a      	adds	r2, r3, #4
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	9207      	str	r2, [sp, #28]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	db2b      	blt.n	8002db6 <_vfiprintf_r+0x1aa>
 8002d5e:	9309      	str	r3, [sp, #36]	; 0x24
 8002d60:	4e31      	ldr	r6, [pc, #196]	; (8002e28 <_vfiprintf_r+0x21c>)
 8002d62:	7829      	ldrb	r1, [r5, #0]
 8002d64:	2203      	movs	r2, #3
 8002d66:	0030      	movs	r0, r6
 8002d68:	f000 fc62 	bl	8003630 <memchr>
 8002d6c:	2800      	cmp	r0, #0
 8002d6e:	d006      	beq.n	8002d7e <_vfiprintf_r+0x172>
 8002d70:	2340      	movs	r3, #64	; 0x40
 8002d72:	1b80      	subs	r0, r0, r6
 8002d74:	4083      	lsls	r3, r0
 8002d76:	6822      	ldr	r2, [r4, #0]
 8002d78:	3501      	adds	r5, #1
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	6023      	str	r3, [r4, #0]
 8002d7e:	7829      	ldrb	r1, [r5, #0]
 8002d80:	2206      	movs	r2, #6
 8002d82:	482a      	ldr	r0, [pc, #168]	; (8002e2c <_vfiprintf_r+0x220>)
 8002d84:	1c6e      	adds	r6, r5, #1
 8002d86:	7621      	strb	r1, [r4, #24]
 8002d88:	f000 fc52 	bl	8003630 <memchr>
 8002d8c:	2800      	cmp	r0, #0
 8002d8e:	d03a      	beq.n	8002e06 <_vfiprintf_r+0x1fa>
 8002d90:	4b27      	ldr	r3, [pc, #156]	; (8002e30 <_vfiprintf_r+0x224>)
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d125      	bne.n	8002de2 <_vfiprintf_r+0x1d6>
 8002d96:	2207      	movs	r2, #7
 8002d98:	9b07      	ldr	r3, [sp, #28]
 8002d9a:	3307      	adds	r3, #7
 8002d9c:	4393      	bics	r3, r2
 8002d9e:	3308      	adds	r3, #8
 8002da0:	9307      	str	r3, [sp, #28]
 8002da2:	6963      	ldr	r3, [r4, #20]
 8002da4:	9a04      	ldr	r2, [sp, #16]
 8002da6:	189b      	adds	r3, r3, r2
 8002da8:	6163      	str	r3, [r4, #20]
 8002daa:	e750      	b.n	8002c4e <_vfiprintf_r+0x42>
 8002dac:	4343      	muls	r3, r0
 8002dae:	2101      	movs	r1, #1
 8002db0:	189b      	adds	r3, r3, r2
 8002db2:	0035      	movs	r5, r6
 8002db4:	e790      	b.n	8002cd8 <_vfiprintf_r+0xcc>
 8002db6:	2301      	movs	r3, #1
 8002db8:	425b      	negs	r3, r3
 8002dba:	e7d0      	b.n	8002d5e <_vfiprintf_r+0x152>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	200a      	movs	r0, #10
 8002dc0:	001a      	movs	r2, r3
 8002dc2:	3501      	adds	r5, #1
 8002dc4:	6063      	str	r3, [r4, #4]
 8002dc6:	7829      	ldrb	r1, [r5, #0]
 8002dc8:	1c6e      	adds	r6, r5, #1
 8002dca:	3930      	subs	r1, #48	; 0x30
 8002dcc:	2909      	cmp	r1, #9
 8002dce:	d903      	bls.n	8002dd8 <_vfiprintf_r+0x1cc>
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d0c5      	beq.n	8002d60 <_vfiprintf_r+0x154>
 8002dd4:	9209      	str	r2, [sp, #36]	; 0x24
 8002dd6:	e7c3      	b.n	8002d60 <_vfiprintf_r+0x154>
 8002dd8:	4342      	muls	r2, r0
 8002dda:	2301      	movs	r3, #1
 8002ddc:	1852      	adds	r2, r2, r1
 8002dde:	0035      	movs	r5, r6
 8002de0:	e7f1      	b.n	8002dc6 <_vfiprintf_r+0x1ba>
 8002de2:	ab07      	add	r3, sp, #28
 8002de4:	9300      	str	r3, [sp, #0]
 8002de6:	003a      	movs	r2, r7
 8002de8:	4b12      	ldr	r3, [pc, #72]	; (8002e34 <_vfiprintf_r+0x228>)
 8002dea:	0021      	movs	r1, r4
 8002dec:	9803      	ldr	r0, [sp, #12]
 8002dee:	e000      	b.n	8002df2 <_vfiprintf_r+0x1e6>
 8002df0:	bf00      	nop
 8002df2:	9004      	str	r0, [sp, #16]
 8002df4:	9b04      	ldr	r3, [sp, #16]
 8002df6:	3301      	adds	r3, #1
 8002df8:	d1d3      	bne.n	8002da2 <_vfiprintf_r+0x196>
 8002dfa:	89bb      	ldrh	r3, [r7, #12]
 8002dfc:	065b      	lsls	r3, r3, #25
 8002dfe:	d500      	bpl.n	8002e02 <_vfiprintf_r+0x1f6>
 8002e00:	e784      	b.n	8002d0c <_vfiprintf_r+0x100>
 8002e02:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002e04:	e784      	b.n	8002d10 <_vfiprintf_r+0x104>
 8002e06:	ab07      	add	r3, sp, #28
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	003a      	movs	r2, r7
 8002e0c:	4b09      	ldr	r3, [pc, #36]	; (8002e34 <_vfiprintf_r+0x228>)
 8002e0e:	0021      	movs	r1, r4
 8002e10:	9803      	ldr	r0, [sp, #12]
 8002e12:	f000 f87f 	bl	8002f14 <_printf_i>
 8002e16:	e7ec      	b.n	8002df2 <_vfiprintf_r+0x1e6>
 8002e18:	08003818 	.word	0x08003818
 8002e1c:	08003858 	.word	0x08003858
 8002e20:	08003838 	.word	0x08003838
 8002e24:	080037f8 	.word	0x080037f8
 8002e28:	0800385e 	.word	0x0800385e
 8002e2c:	08003862 	.word	0x08003862
 8002e30:	00000000 	.word	0x00000000
 8002e34:	08002be7 	.word	0x08002be7

08002e38 <_printf_common>:
 8002e38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e3a:	0015      	movs	r5, r2
 8002e3c:	9301      	str	r3, [sp, #4]
 8002e3e:	688a      	ldr	r2, [r1, #8]
 8002e40:	690b      	ldr	r3, [r1, #16]
 8002e42:	9000      	str	r0, [sp, #0]
 8002e44:	000c      	movs	r4, r1
 8002e46:	4293      	cmp	r3, r2
 8002e48:	da00      	bge.n	8002e4c <_printf_common+0x14>
 8002e4a:	0013      	movs	r3, r2
 8002e4c:	0022      	movs	r2, r4
 8002e4e:	602b      	str	r3, [r5, #0]
 8002e50:	3243      	adds	r2, #67	; 0x43
 8002e52:	7812      	ldrb	r2, [r2, #0]
 8002e54:	2a00      	cmp	r2, #0
 8002e56:	d001      	beq.n	8002e5c <_printf_common+0x24>
 8002e58:	3301      	adds	r3, #1
 8002e5a:	602b      	str	r3, [r5, #0]
 8002e5c:	6823      	ldr	r3, [r4, #0]
 8002e5e:	069b      	lsls	r3, r3, #26
 8002e60:	d502      	bpl.n	8002e68 <_printf_common+0x30>
 8002e62:	682b      	ldr	r3, [r5, #0]
 8002e64:	3302      	adds	r3, #2
 8002e66:	602b      	str	r3, [r5, #0]
 8002e68:	2706      	movs	r7, #6
 8002e6a:	6823      	ldr	r3, [r4, #0]
 8002e6c:	401f      	ands	r7, r3
 8002e6e:	d027      	beq.n	8002ec0 <_printf_common+0x88>
 8002e70:	0023      	movs	r3, r4
 8002e72:	3343      	adds	r3, #67	; 0x43
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	1e5a      	subs	r2, r3, #1
 8002e78:	4193      	sbcs	r3, r2
 8002e7a:	6822      	ldr	r2, [r4, #0]
 8002e7c:	0692      	lsls	r2, r2, #26
 8002e7e:	d430      	bmi.n	8002ee2 <_printf_common+0xaa>
 8002e80:	0022      	movs	r2, r4
 8002e82:	9901      	ldr	r1, [sp, #4]
 8002e84:	3243      	adds	r2, #67	; 0x43
 8002e86:	9800      	ldr	r0, [sp, #0]
 8002e88:	9e08      	ldr	r6, [sp, #32]
 8002e8a:	47b0      	blx	r6
 8002e8c:	1c43      	adds	r3, r0, #1
 8002e8e:	d025      	beq.n	8002edc <_printf_common+0xa4>
 8002e90:	2306      	movs	r3, #6
 8002e92:	6820      	ldr	r0, [r4, #0]
 8002e94:	682a      	ldr	r2, [r5, #0]
 8002e96:	68e1      	ldr	r1, [r4, #12]
 8002e98:	4003      	ands	r3, r0
 8002e9a:	2500      	movs	r5, #0
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d103      	bne.n	8002ea8 <_printf_common+0x70>
 8002ea0:	1a8d      	subs	r5, r1, r2
 8002ea2:	43eb      	mvns	r3, r5
 8002ea4:	17db      	asrs	r3, r3, #31
 8002ea6:	401d      	ands	r5, r3
 8002ea8:	68a3      	ldr	r3, [r4, #8]
 8002eaa:	6922      	ldr	r2, [r4, #16]
 8002eac:	4293      	cmp	r3, r2
 8002eae:	dd01      	ble.n	8002eb4 <_printf_common+0x7c>
 8002eb0:	1a9b      	subs	r3, r3, r2
 8002eb2:	18ed      	adds	r5, r5, r3
 8002eb4:	2700      	movs	r7, #0
 8002eb6:	42bd      	cmp	r5, r7
 8002eb8:	d120      	bne.n	8002efc <_printf_common+0xc4>
 8002eba:	2000      	movs	r0, #0
 8002ebc:	e010      	b.n	8002ee0 <_printf_common+0xa8>
 8002ebe:	3701      	adds	r7, #1
 8002ec0:	68e3      	ldr	r3, [r4, #12]
 8002ec2:	682a      	ldr	r2, [r5, #0]
 8002ec4:	1a9b      	subs	r3, r3, r2
 8002ec6:	42bb      	cmp	r3, r7
 8002ec8:	ddd2      	ble.n	8002e70 <_printf_common+0x38>
 8002eca:	0022      	movs	r2, r4
 8002ecc:	2301      	movs	r3, #1
 8002ece:	3219      	adds	r2, #25
 8002ed0:	9901      	ldr	r1, [sp, #4]
 8002ed2:	9800      	ldr	r0, [sp, #0]
 8002ed4:	9e08      	ldr	r6, [sp, #32]
 8002ed6:	47b0      	blx	r6
 8002ed8:	1c43      	adds	r3, r0, #1
 8002eda:	d1f0      	bne.n	8002ebe <_printf_common+0x86>
 8002edc:	2001      	movs	r0, #1
 8002ede:	4240      	negs	r0, r0
 8002ee0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002ee2:	2030      	movs	r0, #48	; 0x30
 8002ee4:	18e1      	adds	r1, r4, r3
 8002ee6:	3143      	adds	r1, #67	; 0x43
 8002ee8:	7008      	strb	r0, [r1, #0]
 8002eea:	0021      	movs	r1, r4
 8002eec:	1c5a      	adds	r2, r3, #1
 8002eee:	3145      	adds	r1, #69	; 0x45
 8002ef0:	7809      	ldrb	r1, [r1, #0]
 8002ef2:	18a2      	adds	r2, r4, r2
 8002ef4:	3243      	adds	r2, #67	; 0x43
 8002ef6:	3302      	adds	r3, #2
 8002ef8:	7011      	strb	r1, [r2, #0]
 8002efa:	e7c1      	b.n	8002e80 <_printf_common+0x48>
 8002efc:	0022      	movs	r2, r4
 8002efe:	2301      	movs	r3, #1
 8002f00:	321a      	adds	r2, #26
 8002f02:	9901      	ldr	r1, [sp, #4]
 8002f04:	9800      	ldr	r0, [sp, #0]
 8002f06:	9e08      	ldr	r6, [sp, #32]
 8002f08:	47b0      	blx	r6
 8002f0a:	1c43      	adds	r3, r0, #1
 8002f0c:	d0e6      	beq.n	8002edc <_printf_common+0xa4>
 8002f0e:	3701      	adds	r7, #1
 8002f10:	e7d1      	b.n	8002eb6 <_printf_common+0x7e>
	...

08002f14 <_printf_i>:
 8002f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f16:	b089      	sub	sp, #36	; 0x24
 8002f18:	9204      	str	r2, [sp, #16]
 8002f1a:	000a      	movs	r2, r1
 8002f1c:	3243      	adds	r2, #67	; 0x43
 8002f1e:	9305      	str	r3, [sp, #20]
 8002f20:	9003      	str	r0, [sp, #12]
 8002f22:	9202      	str	r2, [sp, #8]
 8002f24:	7e0a      	ldrb	r2, [r1, #24]
 8002f26:	000c      	movs	r4, r1
 8002f28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f2a:	2a6e      	cmp	r2, #110	; 0x6e
 8002f2c:	d100      	bne.n	8002f30 <_printf_i+0x1c>
 8002f2e:	e086      	b.n	800303e <_printf_i+0x12a>
 8002f30:	d81f      	bhi.n	8002f72 <_printf_i+0x5e>
 8002f32:	2a63      	cmp	r2, #99	; 0x63
 8002f34:	d033      	beq.n	8002f9e <_printf_i+0x8a>
 8002f36:	d808      	bhi.n	8002f4a <_printf_i+0x36>
 8002f38:	2a00      	cmp	r2, #0
 8002f3a:	d100      	bne.n	8002f3e <_printf_i+0x2a>
 8002f3c:	e08c      	b.n	8003058 <_printf_i+0x144>
 8002f3e:	2a58      	cmp	r2, #88	; 0x58
 8002f40:	d04d      	beq.n	8002fde <_printf_i+0xca>
 8002f42:	0025      	movs	r5, r4
 8002f44:	3542      	adds	r5, #66	; 0x42
 8002f46:	702a      	strb	r2, [r5, #0]
 8002f48:	e030      	b.n	8002fac <_printf_i+0x98>
 8002f4a:	2a64      	cmp	r2, #100	; 0x64
 8002f4c:	d001      	beq.n	8002f52 <_printf_i+0x3e>
 8002f4e:	2a69      	cmp	r2, #105	; 0x69
 8002f50:	d1f7      	bne.n	8002f42 <_printf_i+0x2e>
 8002f52:	6819      	ldr	r1, [r3, #0]
 8002f54:	6825      	ldr	r5, [r4, #0]
 8002f56:	1d0a      	adds	r2, r1, #4
 8002f58:	0628      	lsls	r0, r5, #24
 8002f5a:	d529      	bpl.n	8002fb0 <_printf_i+0x9c>
 8002f5c:	6808      	ldr	r0, [r1, #0]
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	2800      	cmp	r0, #0
 8002f62:	da03      	bge.n	8002f6c <_printf_i+0x58>
 8002f64:	232d      	movs	r3, #45	; 0x2d
 8002f66:	9a02      	ldr	r2, [sp, #8]
 8002f68:	4240      	negs	r0, r0
 8002f6a:	7013      	strb	r3, [r2, #0]
 8002f6c:	4e6b      	ldr	r6, [pc, #428]	; (800311c <_printf_i+0x208>)
 8002f6e:	270a      	movs	r7, #10
 8002f70:	e04f      	b.n	8003012 <_printf_i+0xfe>
 8002f72:	2a73      	cmp	r2, #115	; 0x73
 8002f74:	d074      	beq.n	8003060 <_printf_i+0x14c>
 8002f76:	d808      	bhi.n	8002f8a <_printf_i+0x76>
 8002f78:	2a6f      	cmp	r2, #111	; 0x6f
 8002f7a:	d01f      	beq.n	8002fbc <_printf_i+0xa8>
 8002f7c:	2a70      	cmp	r2, #112	; 0x70
 8002f7e:	d1e0      	bne.n	8002f42 <_printf_i+0x2e>
 8002f80:	2220      	movs	r2, #32
 8002f82:	6809      	ldr	r1, [r1, #0]
 8002f84:	430a      	orrs	r2, r1
 8002f86:	6022      	str	r2, [r4, #0]
 8002f88:	e003      	b.n	8002f92 <_printf_i+0x7e>
 8002f8a:	2a75      	cmp	r2, #117	; 0x75
 8002f8c:	d016      	beq.n	8002fbc <_printf_i+0xa8>
 8002f8e:	2a78      	cmp	r2, #120	; 0x78
 8002f90:	d1d7      	bne.n	8002f42 <_printf_i+0x2e>
 8002f92:	0022      	movs	r2, r4
 8002f94:	2178      	movs	r1, #120	; 0x78
 8002f96:	3245      	adds	r2, #69	; 0x45
 8002f98:	7011      	strb	r1, [r2, #0]
 8002f9a:	4e61      	ldr	r6, [pc, #388]	; (8003120 <_printf_i+0x20c>)
 8002f9c:	e022      	b.n	8002fe4 <_printf_i+0xd0>
 8002f9e:	0025      	movs	r5, r4
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	3542      	adds	r5, #66	; 0x42
 8002fa4:	1d11      	adds	r1, r2, #4
 8002fa6:	6019      	str	r1, [r3, #0]
 8002fa8:	6813      	ldr	r3, [r2, #0]
 8002faa:	702b      	strb	r3, [r5, #0]
 8002fac:	2301      	movs	r3, #1
 8002fae:	e065      	b.n	800307c <_printf_i+0x168>
 8002fb0:	6808      	ldr	r0, [r1, #0]
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	0669      	lsls	r1, r5, #25
 8002fb6:	d5d3      	bpl.n	8002f60 <_printf_i+0x4c>
 8002fb8:	b200      	sxth	r0, r0
 8002fba:	e7d1      	b.n	8002f60 <_printf_i+0x4c>
 8002fbc:	6819      	ldr	r1, [r3, #0]
 8002fbe:	6825      	ldr	r5, [r4, #0]
 8002fc0:	1d08      	adds	r0, r1, #4
 8002fc2:	6018      	str	r0, [r3, #0]
 8002fc4:	6808      	ldr	r0, [r1, #0]
 8002fc6:	062e      	lsls	r6, r5, #24
 8002fc8:	d505      	bpl.n	8002fd6 <_printf_i+0xc2>
 8002fca:	4e54      	ldr	r6, [pc, #336]	; (800311c <_printf_i+0x208>)
 8002fcc:	2708      	movs	r7, #8
 8002fce:	2a6f      	cmp	r2, #111	; 0x6f
 8002fd0:	d01b      	beq.n	800300a <_printf_i+0xf6>
 8002fd2:	270a      	movs	r7, #10
 8002fd4:	e019      	b.n	800300a <_printf_i+0xf6>
 8002fd6:	066d      	lsls	r5, r5, #25
 8002fd8:	d5f7      	bpl.n	8002fca <_printf_i+0xb6>
 8002fda:	b280      	uxth	r0, r0
 8002fdc:	e7f5      	b.n	8002fca <_printf_i+0xb6>
 8002fde:	3145      	adds	r1, #69	; 0x45
 8002fe0:	4e4e      	ldr	r6, [pc, #312]	; (800311c <_printf_i+0x208>)
 8002fe2:	700a      	strb	r2, [r1, #0]
 8002fe4:	6818      	ldr	r0, [r3, #0]
 8002fe6:	6822      	ldr	r2, [r4, #0]
 8002fe8:	1d01      	adds	r1, r0, #4
 8002fea:	6800      	ldr	r0, [r0, #0]
 8002fec:	6019      	str	r1, [r3, #0]
 8002fee:	0615      	lsls	r5, r2, #24
 8002ff0:	d521      	bpl.n	8003036 <_printf_i+0x122>
 8002ff2:	07d3      	lsls	r3, r2, #31
 8002ff4:	d502      	bpl.n	8002ffc <_printf_i+0xe8>
 8002ff6:	2320      	movs	r3, #32
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	6022      	str	r2, [r4, #0]
 8002ffc:	2710      	movs	r7, #16
 8002ffe:	2800      	cmp	r0, #0
 8003000:	d103      	bne.n	800300a <_printf_i+0xf6>
 8003002:	2320      	movs	r3, #32
 8003004:	6822      	ldr	r2, [r4, #0]
 8003006:	439a      	bics	r2, r3
 8003008:	6022      	str	r2, [r4, #0]
 800300a:	0023      	movs	r3, r4
 800300c:	2200      	movs	r2, #0
 800300e:	3343      	adds	r3, #67	; 0x43
 8003010:	701a      	strb	r2, [r3, #0]
 8003012:	6863      	ldr	r3, [r4, #4]
 8003014:	60a3      	str	r3, [r4, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	db58      	blt.n	80030cc <_printf_i+0x1b8>
 800301a:	2204      	movs	r2, #4
 800301c:	6821      	ldr	r1, [r4, #0]
 800301e:	4391      	bics	r1, r2
 8003020:	6021      	str	r1, [r4, #0]
 8003022:	2800      	cmp	r0, #0
 8003024:	d154      	bne.n	80030d0 <_printf_i+0x1bc>
 8003026:	9d02      	ldr	r5, [sp, #8]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d05a      	beq.n	80030e2 <_printf_i+0x1ce>
 800302c:	0025      	movs	r5, r4
 800302e:	7833      	ldrb	r3, [r6, #0]
 8003030:	3542      	adds	r5, #66	; 0x42
 8003032:	702b      	strb	r3, [r5, #0]
 8003034:	e055      	b.n	80030e2 <_printf_i+0x1ce>
 8003036:	0655      	lsls	r5, r2, #25
 8003038:	d5db      	bpl.n	8002ff2 <_printf_i+0xde>
 800303a:	b280      	uxth	r0, r0
 800303c:	e7d9      	b.n	8002ff2 <_printf_i+0xde>
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	680d      	ldr	r5, [r1, #0]
 8003042:	1d10      	adds	r0, r2, #4
 8003044:	6949      	ldr	r1, [r1, #20]
 8003046:	6018      	str	r0, [r3, #0]
 8003048:	6813      	ldr	r3, [r2, #0]
 800304a:	062e      	lsls	r6, r5, #24
 800304c:	d501      	bpl.n	8003052 <_printf_i+0x13e>
 800304e:	6019      	str	r1, [r3, #0]
 8003050:	e002      	b.n	8003058 <_printf_i+0x144>
 8003052:	066d      	lsls	r5, r5, #25
 8003054:	d5fb      	bpl.n	800304e <_printf_i+0x13a>
 8003056:	8019      	strh	r1, [r3, #0]
 8003058:	2300      	movs	r3, #0
 800305a:	9d02      	ldr	r5, [sp, #8]
 800305c:	6123      	str	r3, [r4, #16]
 800305e:	e04f      	b.n	8003100 <_printf_i+0x1ec>
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	1d11      	adds	r1, r2, #4
 8003064:	6019      	str	r1, [r3, #0]
 8003066:	6815      	ldr	r5, [r2, #0]
 8003068:	2100      	movs	r1, #0
 800306a:	6862      	ldr	r2, [r4, #4]
 800306c:	0028      	movs	r0, r5
 800306e:	f000 fadf 	bl	8003630 <memchr>
 8003072:	2800      	cmp	r0, #0
 8003074:	d001      	beq.n	800307a <_printf_i+0x166>
 8003076:	1b40      	subs	r0, r0, r5
 8003078:	6060      	str	r0, [r4, #4]
 800307a:	6863      	ldr	r3, [r4, #4]
 800307c:	6123      	str	r3, [r4, #16]
 800307e:	2300      	movs	r3, #0
 8003080:	9a02      	ldr	r2, [sp, #8]
 8003082:	7013      	strb	r3, [r2, #0]
 8003084:	e03c      	b.n	8003100 <_printf_i+0x1ec>
 8003086:	6923      	ldr	r3, [r4, #16]
 8003088:	002a      	movs	r2, r5
 800308a:	9904      	ldr	r1, [sp, #16]
 800308c:	9803      	ldr	r0, [sp, #12]
 800308e:	9d05      	ldr	r5, [sp, #20]
 8003090:	47a8      	blx	r5
 8003092:	1c43      	adds	r3, r0, #1
 8003094:	d03e      	beq.n	8003114 <_printf_i+0x200>
 8003096:	6823      	ldr	r3, [r4, #0]
 8003098:	079b      	lsls	r3, r3, #30
 800309a:	d415      	bmi.n	80030c8 <_printf_i+0x1b4>
 800309c:	9b07      	ldr	r3, [sp, #28]
 800309e:	68e0      	ldr	r0, [r4, #12]
 80030a0:	4298      	cmp	r0, r3
 80030a2:	da39      	bge.n	8003118 <_printf_i+0x204>
 80030a4:	0018      	movs	r0, r3
 80030a6:	e037      	b.n	8003118 <_printf_i+0x204>
 80030a8:	0022      	movs	r2, r4
 80030aa:	2301      	movs	r3, #1
 80030ac:	3219      	adds	r2, #25
 80030ae:	9904      	ldr	r1, [sp, #16]
 80030b0:	9803      	ldr	r0, [sp, #12]
 80030b2:	9e05      	ldr	r6, [sp, #20]
 80030b4:	47b0      	blx	r6
 80030b6:	1c43      	adds	r3, r0, #1
 80030b8:	d02c      	beq.n	8003114 <_printf_i+0x200>
 80030ba:	3501      	adds	r5, #1
 80030bc:	68e3      	ldr	r3, [r4, #12]
 80030be:	9a07      	ldr	r2, [sp, #28]
 80030c0:	1a9b      	subs	r3, r3, r2
 80030c2:	42ab      	cmp	r3, r5
 80030c4:	dcf0      	bgt.n	80030a8 <_printf_i+0x194>
 80030c6:	e7e9      	b.n	800309c <_printf_i+0x188>
 80030c8:	2500      	movs	r5, #0
 80030ca:	e7f7      	b.n	80030bc <_printf_i+0x1a8>
 80030cc:	2800      	cmp	r0, #0
 80030ce:	d0ad      	beq.n	800302c <_printf_i+0x118>
 80030d0:	9d02      	ldr	r5, [sp, #8]
 80030d2:	0039      	movs	r1, r7
 80030d4:	f7fd f89e 	bl	8000214 <__aeabi_uidivmod>
 80030d8:	5c73      	ldrb	r3, [r6, r1]
 80030da:	3d01      	subs	r5, #1
 80030dc:	702b      	strb	r3, [r5, #0]
 80030de:	2800      	cmp	r0, #0
 80030e0:	d1f7      	bne.n	80030d2 <_printf_i+0x1be>
 80030e2:	2f08      	cmp	r7, #8
 80030e4:	d109      	bne.n	80030fa <_printf_i+0x1e6>
 80030e6:	6823      	ldr	r3, [r4, #0]
 80030e8:	07db      	lsls	r3, r3, #31
 80030ea:	d506      	bpl.n	80030fa <_printf_i+0x1e6>
 80030ec:	6863      	ldr	r3, [r4, #4]
 80030ee:	6922      	ldr	r2, [r4, #16]
 80030f0:	4293      	cmp	r3, r2
 80030f2:	dc02      	bgt.n	80030fa <_printf_i+0x1e6>
 80030f4:	2330      	movs	r3, #48	; 0x30
 80030f6:	3d01      	subs	r5, #1
 80030f8:	702b      	strb	r3, [r5, #0]
 80030fa:	9b02      	ldr	r3, [sp, #8]
 80030fc:	1b5b      	subs	r3, r3, r5
 80030fe:	6123      	str	r3, [r4, #16]
 8003100:	9b05      	ldr	r3, [sp, #20]
 8003102:	aa07      	add	r2, sp, #28
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	0021      	movs	r1, r4
 8003108:	9b04      	ldr	r3, [sp, #16]
 800310a:	9803      	ldr	r0, [sp, #12]
 800310c:	f7ff fe94 	bl	8002e38 <_printf_common>
 8003110:	1c43      	adds	r3, r0, #1
 8003112:	d1b8      	bne.n	8003086 <_printf_i+0x172>
 8003114:	2001      	movs	r0, #1
 8003116:	4240      	negs	r0, r0
 8003118:	b009      	add	sp, #36	; 0x24
 800311a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800311c:	08003869 	.word	0x08003869
 8003120:	0800387a 	.word	0x0800387a

08003124 <_sbrk_r>:
 8003124:	2300      	movs	r3, #0
 8003126:	b570      	push	{r4, r5, r6, lr}
 8003128:	4c06      	ldr	r4, [pc, #24]	; (8003144 <_sbrk_r+0x20>)
 800312a:	0005      	movs	r5, r0
 800312c:	0008      	movs	r0, r1
 800312e:	6023      	str	r3, [r4, #0]
 8003130:	f7ff fb2a 	bl	8002788 <_sbrk>
 8003134:	1c43      	adds	r3, r0, #1
 8003136:	d103      	bne.n	8003140 <_sbrk_r+0x1c>
 8003138:	6823      	ldr	r3, [r4, #0]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d000      	beq.n	8003140 <_sbrk_r+0x1c>
 800313e:	602b      	str	r3, [r5, #0]
 8003140:	bd70      	pop	{r4, r5, r6, pc}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	2000016c 	.word	0x2000016c

08003148 <__sread>:
 8003148:	b570      	push	{r4, r5, r6, lr}
 800314a:	000c      	movs	r4, r1
 800314c:	250e      	movs	r5, #14
 800314e:	5f49      	ldrsh	r1, [r1, r5]
 8003150:	f000 fac6 	bl	80036e0 <_read_r>
 8003154:	2800      	cmp	r0, #0
 8003156:	db03      	blt.n	8003160 <__sread+0x18>
 8003158:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800315a:	181b      	adds	r3, r3, r0
 800315c:	6563      	str	r3, [r4, #84]	; 0x54
 800315e:	bd70      	pop	{r4, r5, r6, pc}
 8003160:	89a3      	ldrh	r3, [r4, #12]
 8003162:	4a02      	ldr	r2, [pc, #8]	; (800316c <__sread+0x24>)
 8003164:	4013      	ands	r3, r2
 8003166:	81a3      	strh	r3, [r4, #12]
 8003168:	e7f9      	b.n	800315e <__sread+0x16>
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	ffffefff 	.word	0xffffefff

08003170 <__swrite>:
 8003170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003172:	001f      	movs	r7, r3
 8003174:	898b      	ldrh	r3, [r1, #12]
 8003176:	0005      	movs	r5, r0
 8003178:	000c      	movs	r4, r1
 800317a:	0016      	movs	r6, r2
 800317c:	05db      	lsls	r3, r3, #23
 800317e:	d505      	bpl.n	800318c <__swrite+0x1c>
 8003180:	230e      	movs	r3, #14
 8003182:	5ec9      	ldrsh	r1, [r1, r3]
 8003184:	2200      	movs	r2, #0
 8003186:	2302      	movs	r3, #2
 8003188:	f000 f9d2 	bl	8003530 <_lseek_r>
 800318c:	89a3      	ldrh	r3, [r4, #12]
 800318e:	4a05      	ldr	r2, [pc, #20]	; (80031a4 <__swrite+0x34>)
 8003190:	0028      	movs	r0, r5
 8003192:	4013      	ands	r3, r2
 8003194:	81a3      	strh	r3, [r4, #12]
 8003196:	0032      	movs	r2, r6
 8003198:	230e      	movs	r3, #14
 800319a:	5ee1      	ldrsh	r1, [r4, r3]
 800319c:	003b      	movs	r3, r7
 800319e:	f000 f875 	bl	800328c <_write_r>
 80031a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031a4:	ffffefff 	.word	0xffffefff

080031a8 <__sseek>:
 80031a8:	b570      	push	{r4, r5, r6, lr}
 80031aa:	000c      	movs	r4, r1
 80031ac:	250e      	movs	r5, #14
 80031ae:	5f49      	ldrsh	r1, [r1, r5]
 80031b0:	f000 f9be 	bl	8003530 <_lseek_r>
 80031b4:	89a3      	ldrh	r3, [r4, #12]
 80031b6:	1c42      	adds	r2, r0, #1
 80031b8:	d103      	bne.n	80031c2 <__sseek+0x1a>
 80031ba:	4a05      	ldr	r2, [pc, #20]	; (80031d0 <__sseek+0x28>)
 80031bc:	4013      	ands	r3, r2
 80031be:	81a3      	strh	r3, [r4, #12]
 80031c0:	bd70      	pop	{r4, r5, r6, pc}
 80031c2:	2280      	movs	r2, #128	; 0x80
 80031c4:	0152      	lsls	r2, r2, #5
 80031c6:	4313      	orrs	r3, r2
 80031c8:	81a3      	strh	r3, [r4, #12]
 80031ca:	6560      	str	r0, [r4, #84]	; 0x54
 80031cc:	e7f8      	b.n	80031c0 <__sseek+0x18>
 80031ce:	46c0      	nop			; (mov r8, r8)
 80031d0:	ffffefff 	.word	0xffffefff

080031d4 <__sclose>:
 80031d4:	b510      	push	{r4, lr}
 80031d6:	230e      	movs	r3, #14
 80031d8:	5ec9      	ldrsh	r1, [r1, r3]
 80031da:	f000 f8e1 	bl	80033a0 <_close_r>
 80031de:	bd10      	pop	{r4, pc}

080031e0 <__swbuf_r>:
 80031e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e2:	0005      	movs	r5, r0
 80031e4:	000e      	movs	r6, r1
 80031e6:	0014      	movs	r4, r2
 80031e8:	2800      	cmp	r0, #0
 80031ea:	d004      	beq.n	80031f6 <__swbuf_r+0x16>
 80031ec:	6983      	ldr	r3, [r0, #24]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <__swbuf_r+0x16>
 80031f2:	f7ff fbf1 	bl	80029d8 <__sinit>
 80031f6:	4b22      	ldr	r3, [pc, #136]	; (8003280 <__swbuf_r+0xa0>)
 80031f8:	429c      	cmp	r4, r3
 80031fa:	d12d      	bne.n	8003258 <__swbuf_r+0x78>
 80031fc:	686c      	ldr	r4, [r5, #4]
 80031fe:	69a3      	ldr	r3, [r4, #24]
 8003200:	60a3      	str	r3, [r4, #8]
 8003202:	89a3      	ldrh	r3, [r4, #12]
 8003204:	071b      	lsls	r3, r3, #28
 8003206:	d531      	bpl.n	800326c <__swbuf_r+0x8c>
 8003208:	6923      	ldr	r3, [r4, #16]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d02e      	beq.n	800326c <__swbuf_r+0x8c>
 800320e:	6823      	ldr	r3, [r4, #0]
 8003210:	6922      	ldr	r2, [r4, #16]
 8003212:	b2f7      	uxtb	r7, r6
 8003214:	1a98      	subs	r0, r3, r2
 8003216:	6963      	ldr	r3, [r4, #20]
 8003218:	b2f6      	uxtb	r6, r6
 800321a:	4283      	cmp	r3, r0
 800321c:	dc05      	bgt.n	800322a <__swbuf_r+0x4a>
 800321e:	0021      	movs	r1, r4
 8003220:	0028      	movs	r0, r5
 8003222:	f000 f959 	bl	80034d8 <_fflush_r>
 8003226:	2800      	cmp	r0, #0
 8003228:	d126      	bne.n	8003278 <__swbuf_r+0x98>
 800322a:	68a3      	ldr	r3, [r4, #8]
 800322c:	3001      	adds	r0, #1
 800322e:	3b01      	subs	r3, #1
 8003230:	60a3      	str	r3, [r4, #8]
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	6022      	str	r2, [r4, #0]
 8003238:	701f      	strb	r7, [r3, #0]
 800323a:	6963      	ldr	r3, [r4, #20]
 800323c:	4283      	cmp	r3, r0
 800323e:	d004      	beq.n	800324a <__swbuf_r+0x6a>
 8003240:	89a3      	ldrh	r3, [r4, #12]
 8003242:	07db      	lsls	r3, r3, #31
 8003244:	d51a      	bpl.n	800327c <__swbuf_r+0x9c>
 8003246:	2e0a      	cmp	r6, #10
 8003248:	d118      	bne.n	800327c <__swbuf_r+0x9c>
 800324a:	0021      	movs	r1, r4
 800324c:	0028      	movs	r0, r5
 800324e:	f000 f943 	bl	80034d8 <_fflush_r>
 8003252:	2800      	cmp	r0, #0
 8003254:	d012      	beq.n	800327c <__swbuf_r+0x9c>
 8003256:	e00f      	b.n	8003278 <__swbuf_r+0x98>
 8003258:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <__swbuf_r+0xa4>)
 800325a:	429c      	cmp	r4, r3
 800325c:	d101      	bne.n	8003262 <__swbuf_r+0x82>
 800325e:	68ac      	ldr	r4, [r5, #8]
 8003260:	e7cd      	b.n	80031fe <__swbuf_r+0x1e>
 8003262:	4b09      	ldr	r3, [pc, #36]	; (8003288 <__swbuf_r+0xa8>)
 8003264:	429c      	cmp	r4, r3
 8003266:	d1ca      	bne.n	80031fe <__swbuf_r+0x1e>
 8003268:	68ec      	ldr	r4, [r5, #12]
 800326a:	e7c8      	b.n	80031fe <__swbuf_r+0x1e>
 800326c:	0021      	movs	r1, r4
 800326e:	0028      	movs	r0, r5
 8003270:	f000 f820 	bl	80032b4 <__swsetup_r>
 8003274:	2800      	cmp	r0, #0
 8003276:	d0ca      	beq.n	800320e <__swbuf_r+0x2e>
 8003278:	2601      	movs	r6, #1
 800327a:	4276      	negs	r6, r6
 800327c:	0030      	movs	r0, r6
 800327e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003280:	08003818 	.word	0x08003818
 8003284:	08003838 	.word	0x08003838
 8003288:	080037f8 	.word	0x080037f8

0800328c <_write_r>:
 800328c:	b570      	push	{r4, r5, r6, lr}
 800328e:	0005      	movs	r5, r0
 8003290:	0008      	movs	r0, r1
 8003292:	0011      	movs	r1, r2
 8003294:	2200      	movs	r2, #0
 8003296:	4c06      	ldr	r4, [pc, #24]	; (80032b0 <_write_r+0x24>)
 8003298:	6022      	str	r2, [r4, #0]
 800329a:	001a      	movs	r2, r3
 800329c:	f7fe feec 	bl	8002078 <_write>
 80032a0:	1c43      	adds	r3, r0, #1
 80032a2:	d103      	bne.n	80032ac <_write_r+0x20>
 80032a4:	6823      	ldr	r3, [r4, #0]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d000      	beq.n	80032ac <_write_r+0x20>
 80032aa:	602b      	str	r3, [r5, #0]
 80032ac:	bd70      	pop	{r4, r5, r6, pc}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	2000016c 	.word	0x2000016c

080032b4 <__swsetup_r>:
 80032b4:	4b36      	ldr	r3, [pc, #216]	; (8003390 <__swsetup_r+0xdc>)
 80032b6:	b570      	push	{r4, r5, r6, lr}
 80032b8:	681d      	ldr	r5, [r3, #0]
 80032ba:	0006      	movs	r6, r0
 80032bc:	000c      	movs	r4, r1
 80032be:	2d00      	cmp	r5, #0
 80032c0:	d005      	beq.n	80032ce <__swsetup_r+0x1a>
 80032c2:	69ab      	ldr	r3, [r5, #24]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d102      	bne.n	80032ce <__swsetup_r+0x1a>
 80032c8:	0028      	movs	r0, r5
 80032ca:	f7ff fb85 	bl	80029d8 <__sinit>
 80032ce:	4b31      	ldr	r3, [pc, #196]	; (8003394 <__swsetup_r+0xe0>)
 80032d0:	429c      	cmp	r4, r3
 80032d2:	d10f      	bne.n	80032f4 <__swsetup_r+0x40>
 80032d4:	686c      	ldr	r4, [r5, #4]
 80032d6:	230c      	movs	r3, #12
 80032d8:	5ee2      	ldrsh	r2, [r4, r3]
 80032da:	b293      	uxth	r3, r2
 80032dc:	0719      	lsls	r1, r3, #28
 80032de:	d42d      	bmi.n	800333c <__swsetup_r+0x88>
 80032e0:	06d9      	lsls	r1, r3, #27
 80032e2:	d411      	bmi.n	8003308 <__swsetup_r+0x54>
 80032e4:	2309      	movs	r3, #9
 80032e6:	2001      	movs	r0, #1
 80032e8:	6033      	str	r3, [r6, #0]
 80032ea:	3337      	adds	r3, #55	; 0x37
 80032ec:	4313      	orrs	r3, r2
 80032ee:	81a3      	strh	r3, [r4, #12]
 80032f0:	4240      	negs	r0, r0
 80032f2:	bd70      	pop	{r4, r5, r6, pc}
 80032f4:	4b28      	ldr	r3, [pc, #160]	; (8003398 <__swsetup_r+0xe4>)
 80032f6:	429c      	cmp	r4, r3
 80032f8:	d101      	bne.n	80032fe <__swsetup_r+0x4a>
 80032fa:	68ac      	ldr	r4, [r5, #8]
 80032fc:	e7eb      	b.n	80032d6 <__swsetup_r+0x22>
 80032fe:	4b27      	ldr	r3, [pc, #156]	; (800339c <__swsetup_r+0xe8>)
 8003300:	429c      	cmp	r4, r3
 8003302:	d1e8      	bne.n	80032d6 <__swsetup_r+0x22>
 8003304:	68ec      	ldr	r4, [r5, #12]
 8003306:	e7e6      	b.n	80032d6 <__swsetup_r+0x22>
 8003308:	075b      	lsls	r3, r3, #29
 800330a:	d513      	bpl.n	8003334 <__swsetup_r+0x80>
 800330c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800330e:	2900      	cmp	r1, #0
 8003310:	d008      	beq.n	8003324 <__swsetup_r+0x70>
 8003312:	0023      	movs	r3, r4
 8003314:	3344      	adds	r3, #68	; 0x44
 8003316:	4299      	cmp	r1, r3
 8003318:	d002      	beq.n	8003320 <__swsetup_r+0x6c>
 800331a:	0030      	movs	r0, r6
 800331c:	f000 f996 	bl	800364c <_free_r>
 8003320:	2300      	movs	r3, #0
 8003322:	6363      	str	r3, [r4, #52]	; 0x34
 8003324:	2224      	movs	r2, #36	; 0x24
 8003326:	89a3      	ldrh	r3, [r4, #12]
 8003328:	4393      	bics	r3, r2
 800332a:	81a3      	strh	r3, [r4, #12]
 800332c:	2300      	movs	r3, #0
 800332e:	6063      	str	r3, [r4, #4]
 8003330:	6923      	ldr	r3, [r4, #16]
 8003332:	6023      	str	r3, [r4, #0]
 8003334:	2308      	movs	r3, #8
 8003336:	89a2      	ldrh	r2, [r4, #12]
 8003338:	4313      	orrs	r3, r2
 800333a:	81a3      	strh	r3, [r4, #12]
 800333c:	6923      	ldr	r3, [r4, #16]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10b      	bne.n	800335a <__swsetup_r+0xa6>
 8003342:	21a0      	movs	r1, #160	; 0xa0
 8003344:	2280      	movs	r2, #128	; 0x80
 8003346:	89a3      	ldrh	r3, [r4, #12]
 8003348:	0089      	lsls	r1, r1, #2
 800334a:	0092      	lsls	r2, r2, #2
 800334c:	400b      	ands	r3, r1
 800334e:	4293      	cmp	r3, r2
 8003350:	d003      	beq.n	800335a <__swsetup_r+0xa6>
 8003352:	0021      	movs	r1, r4
 8003354:	0030      	movs	r0, r6
 8003356:	f000 f927 	bl	80035a8 <__smakebuf_r>
 800335a:	2301      	movs	r3, #1
 800335c:	89a2      	ldrh	r2, [r4, #12]
 800335e:	4013      	ands	r3, r2
 8003360:	d011      	beq.n	8003386 <__swsetup_r+0xd2>
 8003362:	2300      	movs	r3, #0
 8003364:	60a3      	str	r3, [r4, #8]
 8003366:	6963      	ldr	r3, [r4, #20]
 8003368:	425b      	negs	r3, r3
 800336a:	61a3      	str	r3, [r4, #24]
 800336c:	2000      	movs	r0, #0
 800336e:	6923      	ldr	r3, [r4, #16]
 8003370:	4283      	cmp	r3, r0
 8003372:	d1be      	bne.n	80032f2 <__swsetup_r+0x3e>
 8003374:	230c      	movs	r3, #12
 8003376:	5ee2      	ldrsh	r2, [r4, r3]
 8003378:	0613      	lsls	r3, r2, #24
 800337a:	d5ba      	bpl.n	80032f2 <__swsetup_r+0x3e>
 800337c:	2340      	movs	r3, #64	; 0x40
 800337e:	4313      	orrs	r3, r2
 8003380:	81a3      	strh	r3, [r4, #12]
 8003382:	3801      	subs	r0, #1
 8003384:	e7b5      	b.n	80032f2 <__swsetup_r+0x3e>
 8003386:	0792      	lsls	r2, r2, #30
 8003388:	d400      	bmi.n	800338c <__swsetup_r+0xd8>
 800338a:	6963      	ldr	r3, [r4, #20]
 800338c:	60a3      	str	r3, [r4, #8]
 800338e:	e7ed      	b.n	800336c <__swsetup_r+0xb8>
 8003390:	20000004 	.word	0x20000004
 8003394:	08003818 	.word	0x08003818
 8003398:	08003838 	.word	0x08003838
 800339c:	080037f8 	.word	0x080037f8

080033a0 <_close_r>:
 80033a0:	2300      	movs	r3, #0
 80033a2:	b570      	push	{r4, r5, r6, lr}
 80033a4:	4c06      	ldr	r4, [pc, #24]	; (80033c0 <_close_r+0x20>)
 80033a6:	0005      	movs	r5, r0
 80033a8:	0008      	movs	r0, r1
 80033aa:	6023      	str	r3, [r4, #0]
 80033ac:	f7ff f9bf 	bl	800272e <_close>
 80033b0:	1c43      	adds	r3, r0, #1
 80033b2:	d103      	bne.n	80033bc <_close_r+0x1c>
 80033b4:	6823      	ldr	r3, [r4, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d000      	beq.n	80033bc <_close_r+0x1c>
 80033ba:	602b      	str	r3, [r5, #0]
 80033bc:	bd70      	pop	{r4, r5, r6, pc}
 80033be:	46c0      	nop			; (mov r8, r8)
 80033c0:	2000016c 	.word	0x2000016c

080033c4 <__sflush_r>:
 80033c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033c6:	898a      	ldrh	r2, [r1, #12]
 80033c8:	0005      	movs	r5, r0
 80033ca:	000c      	movs	r4, r1
 80033cc:	0713      	lsls	r3, r2, #28
 80033ce:	d460      	bmi.n	8003492 <__sflush_r+0xce>
 80033d0:	684b      	ldr	r3, [r1, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	dc04      	bgt.n	80033e0 <__sflush_r+0x1c>
 80033d6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80033d8:	2b00      	cmp	r3, #0
 80033da:	dc01      	bgt.n	80033e0 <__sflush_r+0x1c>
 80033dc:	2000      	movs	r0, #0
 80033de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80033e0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80033e2:	2f00      	cmp	r7, #0
 80033e4:	d0fa      	beq.n	80033dc <__sflush_r+0x18>
 80033e6:	2300      	movs	r3, #0
 80033e8:	682e      	ldr	r6, [r5, #0]
 80033ea:	602b      	str	r3, [r5, #0]
 80033ec:	2380      	movs	r3, #128	; 0x80
 80033ee:	015b      	lsls	r3, r3, #5
 80033f0:	6a21      	ldr	r1, [r4, #32]
 80033f2:	401a      	ands	r2, r3
 80033f4:	d034      	beq.n	8003460 <__sflush_r+0x9c>
 80033f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80033f8:	89a3      	ldrh	r3, [r4, #12]
 80033fa:	075b      	lsls	r3, r3, #29
 80033fc:	d506      	bpl.n	800340c <__sflush_r+0x48>
 80033fe:	6863      	ldr	r3, [r4, #4]
 8003400:	1ac0      	subs	r0, r0, r3
 8003402:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <__sflush_r+0x48>
 8003408:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800340a:	1ac0      	subs	r0, r0, r3
 800340c:	0002      	movs	r2, r0
 800340e:	6a21      	ldr	r1, [r4, #32]
 8003410:	2300      	movs	r3, #0
 8003412:	0028      	movs	r0, r5
 8003414:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003416:	47b8      	blx	r7
 8003418:	89a1      	ldrh	r1, [r4, #12]
 800341a:	1c43      	adds	r3, r0, #1
 800341c:	d106      	bne.n	800342c <__sflush_r+0x68>
 800341e:	682b      	ldr	r3, [r5, #0]
 8003420:	2b1d      	cmp	r3, #29
 8003422:	d830      	bhi.n	8003486 <__sflush_r+0xc2>
 8003424:	4a2b      	ldr	r2, [pc, #172]	; (80034d4 <__sflush_r+0x110>)
 8003426:	40da      	lsrs	r2, r3
 8003428:	07d3      	lsls	r3, r2, #31
 800342a:	d52c      	bpl.n	8003486 <__sflush_r+0xc2>
 800342c:	2300      	movs	r3, #0
 800342e:	6063      	str	r3, [r4, #4]
 8003430:	6923      	ldr	r3, [r4, #16]
 8003432:	6023      	str	r3, [r4, #0]
 8003434:	04cb      	lsls	r3, r1, #19
 8003436:	d505      	bpl.n	8003444 <__sflush_r+0x80>
 8003438:	1c43      	adds	r3, r0, #1
 800343a:	d102      	bne.n	8003442 <__sflush_r+0x7e>
 800343c:	682b      	ldr	r3, [r5, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d100      	bne.n	8003444 <__sflush_r+0x80>
 8003442:	6560      	str	r0, [r4, #84]	; 0x54
 8003444:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003446:	602e      	str	r6, [r5, #0]
 8003448:	2900      	cmp	r1, #0
 800344a:	d0c7      	beq.n	80033dc <__sflush_r+0x18>
 800344c:	0023      	movs	r3, r4
 800344e:	3344      	adds	r3, #68	; 0x44
 8003450:	4299      	cmp	r1, r3
 8003452:	d002      	beq.n	800345a <__sflush_r+0x96>
 8003454:	0028      	movs	r0, r5
 8003456:	f000 f8f9 	bl	800364c <_free_r>
 800345a:	2000      	movs	r0, #0
 800345c:	6360      	str	r0, [r4, #52]	; 0x34
 800345e:	e7be      	b.n	80033de <__sflush_r+0x1a>
 8003460:	2301      	movs	r3, #1
 8003462:	0028      	movs	r0, r5
 8003464:	47b8      	blx	r7
 8003466:	1c43      	adds	r3, r0, #1
 8003468:	d1c6      	bne.n	80033f8 <__sflush_r+0x34>
 800346a:	682b      	ldr	r3, [r5, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0c3      	beq.n	80033f8 <__sflush_r+0x34>
 8003470:	2b1d      	cmp	r3, #29
 8003472:	d001      	beq.n	8003478 <__sflush_r+0xb4>
 8003474:	2b16      	cmp	r3, #22
 8003476:	d101      	bne.n	800347c <__sflush_r+0xb8>
 8003478:	602e      	str	r6, [r5, #0]
 800347a:	e7af      	b.n	80033dc <__sflush_r+0x18>
 800347c:	2340      	movs	r3, #64	; 0x40
 800347e:	89a2      	ldrh	r2, [r4, #12]
 8003480:	4313      	orrs	r3, r2
 8003482:	81a3      	strh	r3, [r4, #12]
 8003484:	e7ab      	b.n	80033de <__sflush_r+0x1a>
 8003486:	2340      	movs	r3, #64	; 0x40
 8003488:	430b      	orrs	r3, r1
 800348a:	2001      	movs	r0, #1
 800348c:	81a3      	strh	r3, [r4, #12]
 800348e:	4240      	negs	r0, r0
 8003490:	e7a5      	b.n	80033de <__sflush_r+0x1a>
 8003492:	690f      	ldr	r7, [r1, #16]
 8003494:	2f00      	cmp	r7, #0
 8003496:	d0a1      	beq.n	80033dc <__sflush_r+0x18>
 8003498:	680b      	ldr	r3, [r1, #0]
 800349a:	600f      	str	r7, [r1, #0]
 800349c:	1bdb      	subs	r3, r3, r7
 800349e:	9301      	str	r3, [sp, #4]
 80034a0:	2300      	movs	r3, #0
 80034a2:	0792      	lsls	r2, r2, #30
 80034a4:	d100      	bne.n	80034a8 <__sflush_r+0xe4>
 80034a6:	694b      	ldr	r3, [r1, #20]
 80034a8:	60a3      	str	r3, [r4, #8]
 80034aa:	9b01      	ldr	r3, [sp, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	dc00      	bgt.n	80034b2 <__sflush_r+0xee>
 80034b0:	e794      	b.n	80033dc <__sflush_r+0x18>
 80034b2:	9b01      	ldr	r3, [sp, #4]
 80034b4:	003a      	movs	r2, r7
 80034b6:	6a21      	ldr	r1, [r4, #32]
 80034b8:	0028      	movs	r0, r5
 80034ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80034bc:	47b0      	blx	r6
 80034be:	2800      	cmp	r0, #0
 80034c0:	dc03      	bgt.n	80034ca <__sflush_r+0x106>
 80034c2:	2340      	movs	r3, #64	; 0x40
 80034c4:	89a2      	ldrh	r2, [r4, #12]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	e7df      	b.n	800348a <__sflush_r+0xc6>
 80034ca:	9b01      	ldr	r3, [sp, #4]
 80034cc:	183f      	adds	r7, r7, r0
 80034ce:	1a1b      	subs	r3, r3, r0
 80034d0:	9301      	str	r3, [sp, #4]
 80034d2:	e7ea      	b.n	80034aa <__sflush_r+0xe6>
 80034d4:	20400001 	.word	0x20400001

080034d8 <_fflush_r>:
 80034d8:	690b      	ldr	r3, [r1, #16]
 80034da:	b570      	push	{r4, r5, r6, lr}
 80034dc:	0005      	movs	r5, r0
 80034de:	000c      	movs	r4, r1
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <_fflush_r+0x10>
 80034e4:	2000      	movs	r0, #0
 80034e6:	bd70      	pop	{r4, r5, r6, pc}
 80034e8:	2800      	cmp	r0, #0
 80034ea:	d004      	beq.n	80034f6 <_fflush_r+0x1e>
 80034ec:	6983      	ldr	r3, [r0, #24]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <_fflush_r+0x1e>
 80034f2:	f7ff fa71 	bl	80029d8 <__sinit>
 80034f6:	4b0b      	ldr	r3, [pc, #44]	; (8003524 <_fflush_r+0x4c>)
 80034f8:	429c      	cmp	r4, r3
 80034fa:	d109      	bne.n	8003510 <_fflush_r+0x38>
 80034fc:	686c      	ldr	r4, [r5, #4]
 80034fe:	220c      	movs	r2, #12
 8003500:	5ea3      	ldrsh	r3, [r4, r2]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d0ee      	beq.n	80034e4 <_fflush_r+0xc>
 8003506:	0021      	movs	r1, r4
 8003508:	0028      	movs	r0, r5
 800350a:	f7ff ff5b 	bl	80033c4 <__sflush_r>
 800350e:	e7ea      	b.n	80034e6 <_fflush_r+0xe>
 8003510:	4b05      	ldr	r3, [pc, #20]	; (8003528 <_fflush_r+0x50>)
 8003512:	429c      	cmp	r4, r3
 8003514:	d101      	bne.n	800351a <_fflush_r+0x42>
 8003516:	68ac      	ldr	r4, [r5, #8]
 8003518:	e7f1      	b.n	80034fe <_fflush_r+0x26>
 800351a:	4b04      	ldr	r3, [pc, #16]	; (800352c <_fflush_r+0x54>)
 800351c:	429c      	cmp	r4, r3
 800351e:	d1ee      	bne.n	80034fe <_fflush_r+0x26>
 8003520:	68ec      	ldr	r4, [r5, #12]
 8003522:	e7ec      	b.n	80034fe <_fflush_r+0x26>
 8003524:	08003818 	.word	0x08003818
 8003528:	08003838 	.word	0x08003838
 800352c:	080037f8 	.word	0x080037f8

08003530 <_lseek_r>:
 8003530:	b570      	push	{r4, r5, r6, lr}
 8003532:	0005      	movs	r5, r0
 8003534:	0008      	movs	r0, r1
 8003536:	0011      	movs	r1, r2
 8003538:	2200      	movs	r2, #0
 800353a:	4c06      	ldr	r4, [pc, #24]	; (8003554 <_lseek_r+0x24>)
 800353c:	6022      	str	r2, [r4, #0]
 800353e:	001a      	movs	r2, r3
 8003540:	f7ff f916 	bl	8002770 <_lseek>
 8003544:	1c43      	adds	r3, r0, #1
 8003546:	d103      	bne.n	8003550 <_lseek_r+0x20>
 8003548:	6823      	ldr	r3, [r4, #0]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d000      	beq.n	8003550 <_lseek_r+0x20>
 800354e:	602b      	str	r3, [r5, #0]
 8003550:	bd70      	pop	{r4, r5, r6, pc}
 8003552:	46c0      	nop			; (mov r8, r8)
 8003554:	2000016c 	.word	0x2000016c

08003558 <__swhatbuf_r>:
 8003558:	b570      	push	{r4, r5, r6, lr}
 800355a:	000e      	movs	r6, r1
 800355c:	001d      	movs	r5, r3
 800355e:	230e      	movs	r3, #14
 8003560:	5ec9      	ldrsh	r1, [r1, r3]
 8003562:	b096      	sub	sp, #88	; 0x58
 8003564:	0014      	movs	r4, r2
 8003566:	2900      	cmp	r1, #0
 8003568:	da07      	bge.n	800357a <__swhatbuf_r+0x22>
 800356a:	2300      	movs	r3, #0
 800356c:	602b      	str	r3, [r5, #0]
 800356e:	89b3      	ldrh	r3, [r6, #12]
 8003570:	061b      	lsls	r3, r3, #24
 8003572:	d411      	bmi.n	8003598 <__swhatbuf_r+0x40>
 8003574:	2380      	movs	r3, #128	; 0x80
 8003576:	00db      	lsls	r3, r3, #3
 8003578:	e00f      	b.n	800359a <__swhatbuf_r+0x42>
 800357a:	466a      	mov	r2, sp
 800357c:	f000 f8c4 	bl	8003708 <_fstat_r>
 8003580:	2800      	cmp	r0, #0
 8003582:	dbf2      	blt.n	800356a <__swhatbuf_r+0x12>
 8003584:	22f0      	movs	r2, #240	; 0xf0
 8003586:	9b01      	ldr	r3, [sp, #4]
 8003588:	0212      	lsls	r2, r2, #8
 800358a:	4013      	ands	r3, r2
 800358c:	4a05      	ldr	r2, [pc, #20]	; (80035a4 <__swhatbuf_r+0x4c>)
 800358e:	189b      	adds	r3, r3, r2
 8003590:	425a      	negs	r2, r3
 8003592:	4153      	adcs	r3, r2
 8003594:	602b      	str	r3, [r5, #0]
 8003596:	e7ed      	b.n	8003574 <__swhatbuf_r+0x1c>
 8003598:	2340      	movs	r3, #64	; 0x40
 800359a:	2000      	movs	r0, #0
 800359c:	6023      	str	r3, [r4, #0]
 800359e:	b016      	add	sp, #88	; 0x58
 80035a0:	bd70      	pop	{r4, r5, r6, pc}
 80035a2:	46c0      	nop			; (mov r8, r8)
 80035a4:	ffffe000 	.word	0xffffe000

080035a8 <__smakebuf_r>:
 80035a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035aa:	2602      	movs	r6, #2
 80035ac:	898b      	ldrh	r3, [r1, #12]
 80035ae:	0005      	movs	r5, r0
 80035b0:	000c      	movs	r4, r1
 80035b2:	4233      	tst	r3, r6
 80035b4:	d006      	beq.n	80035c4 <__smakebuf_r+0x1c>
 80035b6:	0023      	movs	r3, r4
 80035b8:	3347      	adds	r3, #71	; 0x47
 80035ba:	6023      	str	r3, [r4, #0]
 80035bc:	6123      	str	r3, [r4, #16]
 80035be:	2301      	movs	r3, #1
 80035c0:	6163      	str	r3, [r4, #20]
 80035c2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80035c4:	ab01      	add	r3, sp, #4
 80035c6:	466a      	mov	r2, sp
 80035c8:	f7ff ffc6 	bl	8003558 <__swhatbuf_r>
 80035cc:	9900      	ldr	r1, [sp, #0]
 80035ce:	0007      	movs	r7, r0
 80035d0:	0028      	movs	r0, r5
 80035d2:	f7ff fa95 	bl	8002b00 <_malloc_r>
 80035d6:	2800      	cmp	r0, #0
 80035d8:	d108      	bne.n	80035ec <__smakebuf_r+0x44>
 80035da:	220c      	movs	r2, #12
 80035dc:	5ea3      	ldrsh	r3, [r4, r2]
 80035de:	059a      	lsls	r2, r3, #22
 80035e0:	d4ef      	bmi.n	80035c2 <__smakebuf_r+0x1a>
 80035e2:	2203      	movs	r2, #3
 80035e4:	4393      	bics	r3, r2
 80035e6:	431e      	orrs	r6, r3
 80035e8:	81a6      	strh	r6, [r4, #12]
 80035ea:	e7e4      	b.n	80035b6 <__smakebuf_r+0xe>
 80035ec:	4b0f      	ldr	r3, [pc, #60]	; (800362c <__smakebuf_r+0x84>)
 80035ee:	62ab      	str	r3, [r5, #40]	; 0x28
 80035f0:	2380      	movs	r3, #128	; 0x80
 80035f2:	89a2      	ldrh	r2, [r4, #12]
 80035f4:	6020      	str	r0, [r4, #0]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	81a3      	strh	r3, [r4, #12]
 80035fa:	9b00      	ldr	r3, [sp, #0]
 80035fc:	6120      	str	r0, [r4, #16]
 80035fe:	6163      	str	r3, [r4, #20]
 8003600:	9b01      	ldr	r3, [sp, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00d      	beq.n	8003622 <__smakebuf_r+0x7a>
 8003606:	230e      	movs	r3, #14
 8003608:	5ee1      	ldrsh	r1, [r4, r3]
 800360a:	0028      	movs	r0, r5
 800360c:	f000 f88e 	bl	800372c <_isatty_r>
 8003610:	2800      	cmp	r0, #0
 8003612:	d006      	beq.n	8003622 <__smakebuf_r+0x7a>
 8003614:	2203      	movs	r2, #3
 8003616:	89a3      	ldrh	r3, [r4, #12]
 8003618:	4393      	bics	r3, r2
 800361a:	001a      	movs	r2, r3
 800361c:	2301      	movs	r3, #1
 800361e:	4313      	orrs	r3, r2
 8003620:	81a3      	strh	r3, [r4, #12]
 8003622:	89a0      	ldrh	r0, [r4, #12]
 8003624:	4338      	orrs	r0, r7
 8003626:	81a0      	strh	r0, [r4, #12]
 8003628:	e7cb      	b.n	80035c2 <__smakebuf_r+0x1a>
 800362a:	46c0      	nop			; (mov r8, r8)
 800362c:	0800299d 	.word	0x0800299d

08003630 <memchr>:
 8003630:	b2c9      	uxtb	r1, r1
 8003632:	1882      	adds	r2, r0, r2
 8003634:	4290      	cmp	r0, r2
 8003636:	d101      	bne.n	800363c <memchr+0xc>
 8003638:	2000      	movs	r0, #0
 800363a:	4770      	bx	lr
 800363c:	7803      	ldrb	r3, [r0, #0]
 800363e:	428b      	cmp	r3, r1
 8003640:	d0fb      	beq.n	800363a <memchr+0xa>
 8003642:	3001      	adds	r0, #1
 8003644:	e7f6      	b.n	8003634 <memchr+0x4>

08003646 <__malloc_lock>:
 8003646:	4770      	bx	lr

08003648 <__malloc_unlock>:
 8003648:	4770      	bx	lr
	...

0800364c <_free_r>:
 800364c:	b570      	push	{r4, r5, r6, lr}
 800364e:	0005      	movs	r5, r0
 8003650:	2900      	cmp	r1, #0
 8003652:	d010      	beq.n	8003676 <_free_r+0x2a>
 8003654:	1f0c      	subs	r4, r1, #4
 8003656:	6823      	ldr	r3, [r4, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	da00      	bge.n	800365e <_free_r+0x12>
 800365c:	18e4      	adds	r4, r4, r3
 800365e:	0028      	movs	r0, r5
 8003660:	f7ff fff1 	bl	8003646 <__malloc_lock>
 8003664:	4a1d      	ldr	r2, [pc, #116]	; (80036dc <_free_r+0x90>)
 8003666:	6813      	ldr	r3, [r2, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d105      	bne.n	8003678 <_free_r+0x2c>
 800366c:	6063      	str	r3, [r4, #4]
 800366e:	6014      	str	r4, [r2, #0]
 8003670:	0028      	movs	r0, r5
 8003672:	f7ff ffe9 	bl	8003648 <__malloc_unlock>
 8003676:	bd70      	pop	{r4, r5, r6, pc}
 8003678:	42a3      	cmp	r3, r4
 800367a:	d909      	bls.n	8003690 <_free_r+0x44>
 800367c:	6821      	ldr	r1, [r4, #0]
 800367e:	1860      	adds	r0, r4, r1
 8003680:	4283      	cmp	r3, r0
 8003682:	d1f3      	bne.n	800366c <_free_r+0x20>
 8003684:	6818      	ldr	r0, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	1841      	adds	r1, r0, r1
 800368a:	6021      	str	r1, [r4, #0]
 800368c:	e7ee      	b.n	800366c <_free_r+0x20>
 800368e:	0013      	movs	r3, r2
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	2a00      	cmp	r2, #0
 8003694:	d001      	beq.n	800369a <_free_r+0x4e>
 8003696:	42a2      	cmp	r2, r4
 8003698:	d9f9      	bls.n	800368e <_free_r+0x42>
 800369a:	6819      	ldr	r1, [r3, #0]
 800369c:	1858      	adds	r0, r3, r1
 800369e:	42a0      	cmp	r0, r4
 80036a0:	d10b      	bne.n	80036ba <_free_r+0x6e>
 80036a2:	6820      	ldr	r0, [r4, #0]
 80036a4:	1809      	adds	r1, r1, r0
 80036a6:	1858      	adds	r0, r3, r1
 80036a8:	6019      	str	r1, [r3, #0]
 80036aa:	4282      	cmp	r2, r0
 80036ac:	d1e0      	bne.n	8003670 <_free_r+0x24>
 80036ae:	6810      	ldr	r0, [r2, #0]
 80036b0:	6852      	ldr	r2, [r2, #4]
 80036b2:	1841      	adds	r1, r0, r1
 80036b4:	6019      	str	r1, [r3, #0]
 80036b6:	605a      	str	r2, [r3, #4]
 80036b8:	e7da      	b.n	8003670 <_free_r+0x24>
 80036ba:	42a0      	cmp	r0, r4
 80036bc:	d902      	bls.n	80036c4 <_free_r+0x78>
 80036be:	230c      	movs	r3, #12
 80036c0:	602b      	str	r3, [r5, #0]
 80036c2:	e7d5      	b.n	8003670 <_free_r+0x24>
 80036c4:	6821      	ldr	r1, [r4, #0]
 80036c6:	1860      	adds	r0, r4, r1
 80036c8:	4282      	cmp	r2, r0
 80036ca:	d103      	bne.n	80036d4 <_free_r+0x88>
 80036cc:	6810      	ldr	r0, [r2, #0]
 80036ce:	6852      	ldr	r2, [r2, #4]
 80036d0:	1841      	adds	r1, r0, r1
 80036d2:	6021      	str	r1, [r4, #0]
 80036d4:	6062      	str	r2, [r4, #4]
 80036d6:	605c      	str	r4, [r3, #4]
 80036d8:	e7ca      	b.n	8003670 <_free_r+0x24>
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	200000b0 	.word	0x200000b0

080036e0 <_read_r>:
 80036e0:	b570      	push	{r4, r5, r6, lr}
 80036e2:	0005      	movs	r5, r0
 80036e4:	0008      	movs	r0, r1
 80036e6:	0011      	movs	r1, r2
 80036e8:	2200      	movs	r2, #0
 80036ea:	4c06      	ldr	r4, [pc, #24]	; (8003704 <_read_r+0x24>)
 80036ec:	6022      	str	r2, [r4, #0]
 80036ee:	001a      	movs	r2, r3
 80036f0:	f7ff f800 	bl	80026f4 <_read>
 80036f4:	1c43      	adds	r3, r0, #1
 80036f6:	d103      	bne.n	8003700 <_read_r+0x20>
 80036f8:	6823      	ldr	r3, [r4, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d000      	beq.n	8003700 <_read_r+0x20>
 80036fe:	602b      	str	r3, [r5, #0]
 8003700:	bd70      	pop	{r4, r5, r6, pc}
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	2000016c 	.word	0x2000016c

08003708 <_fstat_r>:
 8003708:	2300      	movs	r3, #0
 800370a:	b570      	push	{r4, r5, r6, lr}
 800370c:	4c06      	ldr	r4, [pc, #24]	; (8003728 <_fstat_r+0x20>)
 800370e:	0005      	movs	r5, r0
 8003710:	0008      	movs	r0, r1
 8003712:	0011      	movs	r1, r2
 8003714:	6023      	str	r3, [r4, #0]
 8003716:	f7ff f814 	bl	8002742 <_fstat>
 800371a:	1c43      	adds	r3, r0, #1
 800371c:	d103      	bne.n	8003726 <_fstat_r+0x1e>
 800371e:	6823      	ldr	r3, [r4, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d000      	beq.n	8003726 <_fstat_r+0x1e>
 8003724:	602b      	str	r3, [r5, #0]
 8003726:	bd70      	pop	{r4, r5, r6, pc}
 8003728:	2000016c 	.word	0x2000016c

0800372c <_isatty_r>:
 800372c:	2300      	movs	r3, #0
 800372e:	b570      	push	{r4, r5, r6, lr}
 8003730:	4c06      	ldr	r4, [pc, #24]	; (800374c <_isatty_r+0x20>)
 8003732:	0005      	movs	r5, r0
 8003734:	0008      	movs	r0, r1
 8003736:	6023      	str	r3, [r4, #0]
 8003738:	f7ff f811 	bl	800275e <_isatty>
 800373c:	1c43      	adds	r3, r0, #1
 800373e:	d103      	bne.n	8003748 <_isatty_r+0x1c>
 8003740:	6823      	ldr	r3, [r4, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d000      	beq.n	8003748 <_isatty_r+0x1c>
 8003746:	602b      	str	r3, [r5, #0]
 8003748:	bd70      	pop	{r4, r5, r6, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	2000016c 	.word	0x2000016c

08003750 <_init>:
 8003750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003752:	46c0      	nop			; (mov r8, r8)
 8003754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003756:	bc08      	pop	{r3}
 8003758:	469e      	mov	lr, r3
 800375a:	4770      	bx	lr

0800375c <_fini>:
 800375c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375e:	46c0      	nop			; (mov r8, r8)
 8003760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003762:	bc08      	pop	{r3}
 8003764:	469e      	mov	lr, r3
 8003766:	4770      	bx	lr
