
Network summary for efficientnet-lite3-int8
Accelerator configuration               Ethos_U65_256
System configuration                 internal-default
Memory mode                          internal-default
Accelerator clock                                1000 MHz
Design peak SRAM bandwidth                      16.00 GB/s
Design peak DRAM bandwidth                       3.75 GB/s

Total SRAM used                                369.14 KiB
Total DRAM used                              11452.23 KiB

CPU operators = 0 (0.0%)
NPU operators = 127 (100.0%)

Average SRAM bandwidth                           2.88 GB/s
Input   SRAM bandwidth                          31.59 MB/batch
Weight  SRAM bandwidth                          31.34 MB/batch
Output  SRAM bandwidth                           0.00 MB/batch
Total   SRAM bandwidth                          63.31 MB/batch
Total   SRAM bandwidth            per input     63.31 MB/inference (batch size 1)

Average DRAM bandwidth                           2.45 GB/s
Input   DRAM bandwidth                          24.39 MB/batch
Weight  DRAM bandwidth                           8.24 MB/batch
Output  DRAM bandwidth                          21.27 MB/batch
Total   DRAM bandwidth                          53.91 MB/batch
Total   DRAM bandwidth            per input     53.91 MB/inference (batch size 1)

Neural network macs                        1383663752 MACs/batch
Network Tops/s                                   0.13 Tops/s

NPU cycles                                   14458199 cycles/batch
SRAM Access cycles                            2798063 cycles/batch
DRAM Access cycles                           15368400 cycles/batch
On-chip Flash Access cycles                         0 cycles/batch
Off-chip Flash Access cycles                        0 cycles/batch
Total cycles                                 21993811 cycles/batch

Batch Inference time                21.99 ms,   45.47 inferences/s (batch size 1)

