Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/p7/p7_1/mips_txt_isim_beh.exe" -prj "D:/p7/p7_1/mips_txt_beh.prj" "work.mips_txt" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/p7/p7_1/instr_decoder.v" into library work
Analyzing Verilog file "D:/p7/p7_1/PC.v" into library work
Analyzing Verilog file "D:/p7/p7_1/NPC.v" into library work
Analyzing Verilog file "D:/p7/p7_1/M_W_Register.v" into library work
Analyzing Verilog file "D:/p7/p7_1/MUX.v" into library work
Analyzing Verilog file "D:/p7/p7_1/MULT_DIV.v" into library work
Analyzing Verilog file "D:/p7/p7_1/LEGAL.v" into library work
WARNING:HDLCompiler:572 - "D:/p7/p7_1/LEGAL.v" Line 27: Macro <rs> is redefined.
WARNING:HDLCompiler:572 - "D:/p7/p7_1/LEGAL.v" Line 28: Macro <rt> is redefined.
Analyzing Verilog file "D:/p7/p7_1/IM.v" into library work
Analyzing Verilog file "D:/p7/p7_1/GRF.v" into library work
Analyzing Verilog file "D:/p7/p7_1/F_D_Register.v" into library work
Analyzing Verilog file "D:/p7/p7_1/E_M_Register.v" into library work
Analyzing Verilog file "D:/p7/p7_1/EXT.v" into library work
Analyzing Verilog file "D:/p7/p7_1/D_E_Register.v" into library work
Analyzing Verilog file "D:/p7/p7_1/DMEXT.v" into library work
Analyzing Verilog file "D:/p7/p7_1/DM.v" into library work
Analyzing Verilog file "D:/p7/p7_1/CP0.v" into library work
Analyzing Verilog file "D:/p7/p7_1/controller.v" into library work
Analyzing Verilog file "D:/p7/p7_1/conflict.v" into library work
Analyzing Verilog file "D:/p7/p7_1/CMP.v" into library work
Analyzing Verilog file "D:/p7/p7_1/beifen.v" into library work
Analyzing Verilog file "D:/p7/p7_1/ALU.v" into library work
Analyzing Verilog file "D:/p7/p7_1/P7_standard_timer_2019.v" into library work
Analyzing Verilog file "D:/p7/p7_1/cpu.v" into library work
Analyzing Verilog file "D:/p7/p7_1/bridge.v" into library work
Analyzing Verilog file "D:/p7/p7_1/mips.v" into library work
Analyzing Verilog file "D:/p7/p7_1/tb.v" into library work
Analyzing Verilog file "D:/ide/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/p7/p7_1/cpu.v" Line 227: Port ALUCtrl is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/p7/p7_1/cpu.v" Line 271: Port RegDst is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/p7/p7_1/cpu.v" Line 306: Port ALUCtrl is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/p7/p7_1/cpu.v" Line 394: Port ALUCtrl is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 161732 KB
Fuse CPU Usage: 436 ms
Compiling module PC
Compiling module IM
Compiling module F_D_Register
Compiling module LEGAL
Compiling module controller
Compiling module NPC
Compiling module CMP
Compiling module GRF
Compiling module EXT
Compiling module D_E_Register
Compiling module ALU
Compiling module MULT_DIV
Compiling module E_M_Register
Compiling module DM
Compiling module DMEXT
Compiling module CP0
Compiling module M_W_Register
Compiling module MUX
Compiling module instr_decoder
Compiling module conflict
Compiling module beifen
Compiling module cpu
Compiling module bridge
Compiling module TC
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 27 Verilog Units
Built simulation executable D:/p7/p7_1/mips_txt_isim_beh.exe
Fuse Memory Usage: 173144 KB
Fuse CPU Usage: 1093 ms
