set FPGA_SIZE 160

source d:/Telops/FIR-00251-Output/scripts/gen_managed_project.tcl
