/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell SVT periphery */
/*# Library Name   : ts1n28hpcpsvtb16384x36m8sso (user specify : TS1N28HPCPSVTB16384X36M8SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 15:16:52										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcpsvtb16384x36m8sso_ffg1p05vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.050000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 1.050000 ;
    operating_conditions ( "ffg1p05vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 1.050000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg1p05vm40c ;
    default_max_transition : 0.255000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_13_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 14 ;
    bit_from : 13 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_35_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 36 ;
    bit_from : 35 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPSVTB16384X36M8SSO ) {
    memory () {
        type : ram ;
        address_width : 14 ;
        word_width : 36 ;
    }
    area : 121799.317950 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002577 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "4.169991" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "354.462150" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "8.328318, 8.331118, 8.333318, 8.336518, 8.344818" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.530241, 0.534129, 0.536289, 0.539421, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "8.328318, 8.331118, 8.333318, 8.336518, 8.344818" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000905 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.629369" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "18.303285" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.690805, 0.695005, 0.698805, 0.705105, 0.723604" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.530241, 0.534129, 0.536289, 0.539421, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.690805, 0.695005, 0.698805, 0.705105, 0.723604" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_35_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.011340, 0.011340, 0.011340, 0.011340, 0.011340" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.008400, 0.008400, 0.008400, 0.008400, 0.008400" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "2.881860, 2.899960, 2.924460, 3.026660, 3.273660",\
              "2.885060, 2.903160, 2.927660, 3.029860, 3.276860",\
              "2.888760, 2.906860, 2.931360, 3.033560, 3.280560",\
              "2.898760, 2.916860, 2.941360, 3.043560, 3.290560",\
              "2.923360, 2.941460, 2.965960, 3.068160, 3.315160"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.018800, 0.021700, 0.027500, 0.066100, 0.164400" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "2.575705, 2.593805, 2.618305, 2.720505, 2.967505",\
              "2.578905, 2.597005, 2.621505, 2.723705, 2.970705",\
              "2.582605, 2.600705, 2.625205, 2.727405, 2.974405",\
              "2.592605, 2.610705, 2.635205, 2.737405, 2.984405",\
              "2.617205, 2.635305, 2.659805, 2.762005, 3.009005"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.016400, 0.019800, 0.026400, 0.065500, 0.164000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.333393, 0.340143, 0.348513, 0.378303, 0.452913",\
              "0.336093, 0.342843, 0.351213, 0.381003, 0.455613",\
              "0.338433, 0.345183, 0.353553, 0.383343, 0.457953",\
              "0.340683, 0.347433, 0.355803, 0.385593, 0.460203",\
              "0.342663, 0.349413, 0.357783, 0.387573, 0.462183"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.333393, 0.340143, 0.348513, 0.378303, 0.452913",\
              "0.336093, 0.342843, 0.351213, 0.381003, 0.455613",\
              "0.338433, 0.345183, 0.353553, 0.383343, 0.457953",\
              "0.340683, 0.347433, 0.355803, 0.385593, 0.460203",\
              "0.342663, 0.349413, 0.357783, 0.387573, 0.462183"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.006900, 0.019700, 0.037100, 0.105900, 0.282000" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.006900, 0.019700, 0.037100, 0.105900, 0.282000" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.530241, 0.539097, 0.554973, 0.617181, 0.774537",\
              "0.534129, 0.542985, 0.558861, 0.621069, 0.778425",\
              "0.536289, 0.545145, 0.561021, 0.623229, 0.780585",\
              "0.539421, 0.548277, 0.564153, 0.626361, 0.783717",\
              "0.541041, 0.549897, 0.565773, 0.627981, 0.785337"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.009100, 0.031900, 0.062400, 0.185300, 0.497700" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.530241, 0.539097, 0.554973, 0.617181, 0.774537",\
              "0.534129, 0.542985, 0.558861, 0.621069, 0.778425",\
              "0.536289, 0.545145, 0.561021, 0.623229, 0.780585",\
              "0.539421, 0.548277, 0.564153, 0.626361, 0.783717",\
              "0.541041, 0.549897, 0.565773, 0.627981, 0.785337"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.009100, 0.031900, 0.062400, 0.185300, 0.497700" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.255000 ;
        capacitance : 0.045639 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.077231, 0.080719, 0.082790, 0.106250, 0.318750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.091728, 0.095652, 0.100885, 0.108078, 0.318750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.530241, 0.534129, 0.536289, 0.539421, 0.796875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.530241, 0.534129, 0.536289, 0.539421, 0.796875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "17.535000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "21.617295" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.097650" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000871 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.059430" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.061950" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079987, 0.083662, 0.087022, 0.091117, 0.099307",\
              "0.079987, 0.083662, 0.087022, 0.091117, 0.099307",\
              "0.080092, 0.083767, 0.087127, 0.091222, 0.099412",\
              "0.079987, 0.083662, 0.087022, 0.091117, 0.099307",\
              "0.080092, 0.083767, 0.087127, 0.091222, 0.099412"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079987, 0.083662, 0.087022, 0.091117, 0.099307",\
              "0.079987, 0.083662, 0.087022, 0.091117, 0.099307",\
              "0.080092, 0.083767, 0.087127, 0.091222, 0.099412",\
              "0.079987, 0.083662, 0.087022, 0.091117, 0.099307",\
              "0.080092, 0.083767, 0.087127, 0.091222, 0.099412"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.060370, 0.056960, 0.054540, 0.051790, 0.047830",\
              "0.064000, 0.060590, 0.058170, 0.055420, 0.051460",\
              "0.066640, 0.063230, 0.060810, 0.058060, 0.054100",\
              "0.069610, 0.066200, 0.063780, 0.061030, 0.057070",\
              "0.072360, 0.068950, 0.066530, 0.063780, 0.059820"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.060370, 0.056960, 0.054540, 0.051790, 0.047830",\
              "0.064000, 0.060590, 0.058170, 0.055420, 0.051460",\
              "0.066640, 0.063230, 0.060810, 0.058060, 0.054100",\
              "0.069610, 0.066200, 0.063780, 0.061030, 0.057070",\
              "0.072360, 0.068950, 0.066530, 0.063780, 0.059820"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001057 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.026145" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028560" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.046225, 0.049375, 0.051685, 0.054625, 0.062185",\
              "0.046225, 0.049375, 0.051685, 0.054625, 0.062185",\
              "0.046120, 0.049270, 0.051580, 0.054520, 0.062080",\
              "0.046225, 0.049375, 0.051685, 0.054625, 0.062185",\
              "0.046225, 0.049375, 0.051685, 0.054625, 0.062185"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.046225, 0.049375, 0.051685, 0.054625, 0.062185",\
              "0.046225, 0.049375, 0.051685, 0.054625, 0.062185",\
              "0.046120, 0.049270, 0.051580, 0.054520, 0.062080",\
              "0.046225, 0.049375, 0.051685, 0.054625, 0.062185",\
              "0.046225, 0.049375, 0.051685, 0.054625, 0.062185"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.062460, 0.059710, 0.058060, 0.056300, 0.054210",\
              "0.066090, 0.063340, 0.061690, 0.059930, 0.057840",\
              "0.068730, 0.065980, 0.064330, 0.062570, 0.060480",\
              "0.071700, 0.068950, 0.067300, 0.065540, 0.063450",\
              "0.074340, 0.071590, 0.069940, 0.068180, 0.066090"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.062460, 0.059710, 0.058060, 0.056300, 0.054210",\
              "0.066090, 0.063340, 0.061690, 0.059930, 0.057840",\
              "0.068730, 0.065980, 0.064330, 0.062570, 0.060480",\
              "0.071700, 0.068950, 0.067300, 0.065540, 0.063450",\
              "0.074340, 0.071590, 0.069940, 0.068180, 0.066090"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_13_to_0 ;
        direction : input ;
        capacitance : 0.000795 ;
        pin ( A[13:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.013755" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015330" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.059245, 0.062395, 0.064915, 0.068905, 0.078355",\
              "0.059245, 0.062395, 0.064915, 0.068905, 0.078355",\
              "0.059245, 0.062395, 0.064915, 0.068905, 0.078355",\
              "0.059350, 0.062500, 0.065020, 0.069010, 0.078460",\
              "0.059245, 0.062395, 0.064915, 0.068905, 0.078355"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.059245, 0.062395, 0.064915, 0.068905, 0.078355",\
              "0.059245, 0.062395, 0.064915, 0.068905, 0.078355",\
              "0.059245, 0.062395, 0.064915, 0.068905, 0.078355",\
              "0.059350, 0.062500, 0.065020, 0.069010, 0.078460",\
              "0.059245, 0.062395, 0.064915, 0.068905, 0.078355"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063670, 0.062130, 0.061580, 0.061580, 0.065210",\
              "0.067300, 0.065760, 0.065210, 0.065210, 0.068840",\
              "0.069940, 0.068400, 0.067850, 0.067850, 0.071480",\
              "0.072910, 0.071370, 0.070820, 0.070820, 0.074450",\
              "0.075660, 0.074120, 0.073570, 0.073570, 0.077200"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063670, 0.062130, 0.061580, 0.061580, 0.065210",\
              "0.067300, 0.065760, 0.065210, 0.065210, 0.068840",\
              "0.069940, 0.068400, 0.067850, 0.067850, 0.071480",\
              "0.072910, 0.071370, 0.070820, 0.070820, 0.074450",\
              "0.075660, 0.074120, 0.073570, 0.073570, 0.077200"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000896 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.013125" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014070" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.041442, 0.044087, 0.046502, 0.050182, 0.058807",\
              "0.037992, 0.040637, 0.043052, 0.046732, 0.055357",\
              "0.033622, 0.036267, 0.038682, 0.042362, 0.050987",\
              "0.031500, 0.031500, 0.032817, 0.036497, 0.045122",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.039487"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.041442, 0.044087, 0.046502, 0.050182, 0.058807",\
              "0.037992, 0.040637, 0.043052, 0.046732, 0.055357",\
              "0.033622, 0.036267, 0.038682, 0.042362, 0.050987",\
              "0.031500, 0.031500, 0.032817, 0.036497, 0.045122",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.039487"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.062947, 0.059957, 0.058117, 0.055587, 0.050412",\
              "0.066512, 0.063522, 0.061682, 0.059152, 0.053977",\
              "0.071112, 0.068122, 0.066282, 0.063752, 0.058577",\
              "0.077207, 0.074217, 0.072377, 0.069847, 0.064672",\
              "0.083187, 0.080197, 0.078357, 0.075827, 0.070652"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.062947, 0.059957, 0.058117, 0.055587, 0.050412",\
              "0.066512, 0.063522, 0.061682, 0.059152, 0.053977",\
              "0.071112, 0.068122, 0.066282, 0.063752, 0.058577",\
              "0.077207, 0.074217, 0.072377, 0.069847, 0.064672",\
              "0.083187, 0.080197, 0.078357, 0.075827, 0.070652"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 13.374900 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 54.933480 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 62.152020 ;
    }
}
}
