{"url": "https://www.ics.uci.edu/~aburtsev/250P/doc/refs.html", "content": "<HTML>\n<HEAD>\n<META http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<TITLE>250P Computer Systems Architecture</TITLE>\n<LINK HREF=\"./css/main.css\" TYPE=\"text/css\" REL=\"stylesheet\">\n<META NAME=\"Description\" CONTENT=\"cs250P, Computer Systems Architecture Class by Anton Burtsev.\">\n<META NAME=\"Keywords\" CONTENT=\"Anton Burtsev, Burtsev, Anton, cs250P, Computer Systems Architecture, Architecture\">\n<SCRIPT SRC=\"./scripts/image_switcher.js\" LANGUAGE=\"JavaScript\"></SCRIPT>\n</HEAD>\n\n<BODY BGCOLOR=\"#FFFFFF\" LEFTMARGIN=\"0\" TOPMARGIN=\"0\" MARGINWIDTH=\"0\" MARGINHEIGHT=\"0\">\n\t<TABLE  ID=\"text\" ALIGN=\"CENTER\" WIDTH=\"600\" BORDER=\"0\" CELLPADDING=\"0\" CELLSPACING=\"0\">\n\t<TR>\n\t\t<TD ALIGN=\"LEFT\" BGCOLOR=\"#FFFFFF\"><!-- top margin --> \n\t\t\t<IMG SRC=\"./images/spacer.gif\" WIDTH=\"100%\" HEIGHT=\"15\" ALT=\"\" BORDER=\"0\"/>\n\t\t</TD>\n\t</TR>\n\t<TR>\n\t<TD>\n\t\t<DIV ID=\"tech_nav\">\n\t\t\t<A HREF=\"../index.html\">Home</A>\n\t\t\t<IMG SRC=\"./images/spacer.gif\" WIDTH=\"100%\" HEIGHT=\"30\" ALT=\"\" BORDER=\"0\"/>\n\t\t</DIV>\n\t</TD>\n\t</TR>\t\n\t<TR>\n\t<TD COLSPAN=\"4\" ALIGN=\"LEFT\" BGCOLOR=\"#FFFFFF\">\n\n\n\t\t<P>\n\n\n\n<h1>References</h1> \n\n\n<a href=\"https://www.agner.org/optimize/optimizing_assembly.pdf\">Optimizing subroutines in assembly language. An optimization guide for x86 platform.</a> by Agner Fog. \n\n<a href=\"https://www.agner.org/optimize/instruction_tables.pdf\">Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs</a> by Agner Fog.\n \n<a href=\"https://www.agner.org/optimize/\">Software optimization resources</a> from Agner Fog.\n\n\n\n<p>\nCache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture. <a href=\"http://ieeexplore.ieee.org/abstract/document/7349629\">link</a>\n</p>\n\n<p>\nIntel SGX Explained <a href=\"https://eprint.iacr.org/2016/086.pdf\">pdf</a>\n</p>\n\n<p><a href=\"https://people.kth.se/~maguire/DEGREE-PROJECT-REPORTS/100402-Vassilios_Ververis-with-cover.pdf\">Security evaluation of Intel's active management technology</a>. Vassilios Ververis, 2010.\n\n<p>\nDC Express: Shortest Latency Protocol for Reading Phase Change Memory over PCI Express <a href=\"https://www.usenix.org/system/files/conference/fast14/fast14-paper_vucinic.pdf\">pdf </a>\n</p>\n\n\n</div>\n\n\t</TD>\t\t\t\n\t</TR>\n\t<TR>\n\t\t<TD ALIGN=\"LEFT\" BGCOLOR=\"#FFFFFF\"><!-- top margin --> \n\t\t\t<IMG SRC=\"./images/spacer.gif\" WIDTH=\"100%\" HEIGHT=\"15\" ALT=\"\" BORDER=\"0\"/>\n\t\t</TD>\n\t</TR>\n\t<TR>\n\t<TD COLSPAN=\"4\">\n\t\t<DIV ID=\"tech\">Updated: January, 2019</DIV>\n\t</TD>\n\t</TR>\n\t</TABLE>\n</BODY>\n</HTML>\n\n\n", "encoding": "ascii"}