/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [12:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [16:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [16:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = !(celloutsig_0_45z[16] ? celloutsig_0_23z : celloutsig_0_38z[14]);
  assign celloutsig_0_50z = !(celloutsig_0_34z[2] ? celloutsig_0_14z[3] : celloutsig_0_9z);
  assign celloutsig_0_16z = !(celloutsig_0_1z[1] ? celloutsig_0_4z[2] : celloutsig_0_4z[0]);
  assign celloutsig_0_36z = ~(celloutsig_0_33z | celloutsig_0_11z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_2z);
  assign celloutsig_0_17z = celloutsig_0_9z | ~(celloutsig_0_9z);
  assign celloutsig_0_23z = celloutsig_0_22z[4] | celloutsig_0_9z;
  assign celloutsig_1_2z = in_data[170] ^ celloutsig_1_1z;
  assign celloutsig_1_4z = in_data[159] ^ celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_4z ^ celloutsig_1_9z;
  assign celloutsig_0_11z = celloutsig_0_7z ^ celloutsig_0_10z;
  assign celloutsig_0_12z = celloutsig_0_7z ^ celloutsig_0_6z[3];
  assign celloutsig_0_18z = celloutsig_0_14z[5] ^ celloutsig_0_17z;
  assign celloutsig_0_31z = celloutsig_0_20z[2] ^ celloutsig_0_5z[4];
  assign celloutsig_0_20z = { celloutsig_0_15z[2:1], celloutsig_0_10z, celloutsig_0_17z } + { celloutsig_0_2z[3:1], celloutsig_0_17z };
  assign celloutsig_1_8z = in_data[172:165] & { in_data[148:145], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_6z = { in_data[95], celloutsig_0_4z } & celloutsig_0_3z[4:1];
  assign celloutsig_0_3z = { celloutsig_0_1z[4], celloutsig_0_2z } / { 1'h1, in_data[62:59] };
  assign celloutsig_0_1z = { in_data[45:39], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[56:49] };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z } / { 1'h1, in_data[50], celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[118:114] <= in_data[112:108];
  assign celloutsig_1_5z = in_data[129:122] && { in_data[165:163], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z } && { in_data[133:131], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_5z[1:0], celloutsig_0_6z, celloutsig_0_8z } && { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[73:71] || in_data[11:9];
  assign celloutsig_1_1z = in_data[140:136] || { in_data[181:178], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_6z } || { celloutsig_0_1z[3], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_14z = in_data[182:176] < celloutsig_1_8z[7:1];
  assign celloutsig_0_33z = celloutsig_0_3z[3] & ~(celloutsig_0_25z[1]);
  assign celloutsig_1_9z = celloutsig_1_2z & ~(celloutsig_1_4z);
  assign celloutsig_0_9z = in_data[66] & ~(celloutsig_0_1z[4]);
  assign celloutsig_0_5z = in_data[64:58] % { 1'h1, celloutsig_0_4z[0], celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_15z } % { 1'h1, celloutsig_1_11z[3:1], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_22z = celloutsig_0_5z[4:0] % { 1'h1, celloutsig_0_20z };
  assign celloutsig_1_11z = - { celloutsig_1_7z[14:2], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_11z[11:2] !== { celloutsig_1_13z[8:1], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_38z = ~ { celloutsig_0_5z[3:1], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_45z = ~ { celloutsig_0_19z[8:6], celloutsig_0_40z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = | celloutsig_0_5z[6:1];
  assign celloutsig_0_34z = { celloutsig_0_3z[3:0], celloutsig_0_7z } >> { celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_17z };
  assign celloutsig_1_13z = { celloutsig_1_7z[11:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z } >> { in_data[157:145], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[48:45] >> in_data[53:50];
  assign celloutsig_0_40z = celloutsig_0_14z[5:1] << { celloutsig_0_15z[0], celloutsig_0_25z, celloutsig_0_36z };
  assign celloutsig_1_7z = { in_data[124], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z } << { in_data[160:157], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_4z[2:1], celloutsig_0_0z } <<< celloutsig_0_4z;
  assign celloutsig_0_25z = celloutsig_0_3z[4:2] >>> { celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_4z = in_data[5:3] ^ in_data[50:48];
  assign celloutsig_0_13z = { in_data[76:75], celloutsig_0_6z } ^ { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_19z = 13'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_19z = { celloutsig_0_13z[4:0], celloutsig_0_14z };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
