

================================================================
== Vitis HLS Report for 'axi_bottle'
================================================================
* Date:           Tue Jun 11 18:51:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_bottle
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1028|  1028|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      83|    114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_79_p2                      |         +|   0|  0|  12|          11|           1|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_85_p2                |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  40|          31|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |i_reg_68                          |   9|          2|   11|         22|
    |in_complex_data_V_TDATA_blk_n     |   9|          2|    1|          2|
    |out_complex_data_1_V_TDATA_blk_n  |   9|          2|    1|          2|
    |out_complex_data_2_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  74|         16|   17|         36|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |i_reg_68                        |  11|   0|   11|          0|
    |icmp_ln11_reg_96                |   1|   0|    1|          0|
    |icmp_ln11_reg_96_pp0_iter1_reg  |   1|   0|    1|          0|
    |in_complex_data_V_read_reg_100  |  64|   0|   64|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  83|   0|   83|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|            axi_bottle|  return value|
|ap_rst_n                     |   in|    1|  ap_ctrl_hs|            axi_bottle|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|            axi_bottle|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|            axi_bottle|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|            axi_bottle|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|            axi_bottle|  return value|
|in_complex_data_V_TDATA      |   in|   64|        axis|     in_complex_data_V|       pointer|
|in_complex_data_V_TVALID     |   in|    1|        axis|     in_complex_data_V|       pointer|
|in_complex_data_V_TREADY     |  out|    1|        axis|     in_complex_data_V|       pointer|
|out_complex_data_1_V_TDATA   |  out|   64|        axis|  out_complex_data_1_V|       pointer|
|out_complex_data_1_V_TVALID  |  out|    1|        axis|  out_complex_data_1_V|       pointer|
|out_complex_data_1_V_TREADY  |   in|    1|        axis|  out_complex_data_1_V|       pointer|
|out_complex_data_2_V_TDATA   |  out|   64|        axis|  out_complex_data_2_V|       pointer|
|out_complex_data_2_V_TVALID  |  out|    1|        axis|  out_complex_data_2_V|       pointer|
|out_complex_data_2_V_TREADY  |   in|    1|        axis|  out_complex_data_2_V|       pointer|
+-----------------------------+-----+-----+------------+----------------------+--------------+

