
SubGHz_Testbench.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086a8  08000138  08000138  00010138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000868  080087e0  080087e0  000187e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009048  08009048  00020020  2**0
                  CONTENTS
  4 .ARM          00000008  08009048  08009048  00019048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009050  08009050  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009050  08009050  00019050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08009058  08009058  00019058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08009060  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000900  20000020  08009080  00020020  2**2
                  ALLOC
 10 RAM1_region   00000000  20000920  20000920  00020020  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  00020020  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  20000920  20000920  00020920  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  0002004a  2**0
                  CONTENTS, READONLY
 15 .debug_info   00033a07  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000075cf  00000000  00000000  00053a94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loclists 000101a5  00000000  00000000  0005b063  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00001d40  00000000  00000000  0006b208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000166c  00000000  00000000  0006cf48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00024a99  00000000  00000000  0006e5b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line   00032c7d  00000000  00000000  0009304d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    000c90ec  00000000  00000000  000c5cca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_frame  00004db8  00000000  00000000  0018edb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000089  00000000  00000000  00193b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000020 	.word	0x20000020
 8000154:	00000000 	.word	0x00000000
 8000158:	080087c8 	.word	0x080087c8

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000024 	.word	0x20000024
 8000174:	080087c8 	.word	0x080087c8

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_fmul>:
 8000188:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800018c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000190:	bf1e      	ittt	ne
 8000192:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000196:	ea92 0f0c 	teqne	r2, ip
 800019a:	ea93 0f0c 	teqne	r3, ip
 800019e:	d06f      	beq.n	8000280 <__aeabi_fmul+0xf8>
 80001a0:	441a      	add	r2, r3
 80001a2:	ea80 0c01 	eor.w	ip, r0, r1
 80001a6:	0240      	lsls	r0, r0, #9
 80001a8:	bf18      	it	ne
 80001aa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80001ae:	d01e      	beq.n	80001ee <__aeabi_fmul+0x66>
 80001b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80001b4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001b8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001bc:	fba0 3101 	umull	r3, r1, r0, r1
 80001c0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80001c4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001c8:	bf3e      	ittt	cc
 80001ca:	0049      	lslcc	r1, r1, #1
 80001cc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001d0:	005b      	lslcc	r3, r3, #1
 80001d2:	ea40 0001 	orr.w	r0, r0, r1
 80001d6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001da:	2afd      	cmp	r2, #253	; 0xfd
 80001dc:	d81d      	bhi.n	800021a <__aeabi_fmul+0x92>
 80001de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001e2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001e6:	bf08      	it	eq
 80001e8:	f020 0001 	biceq.w	r0, r0, #1
 80001ec:	4770      	bx	lr
 80001ee:	f090 0f00 	teq	r0, #0
 80001f2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001f6:	bf08      	it	eq
 80001f8:	0249      	lsleq	r1, r1, #9
 80001fa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001fe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000202:	3a7f      	subs	r2, #127	; 0x7f
 8000204:	bfc2      	ittt	gt
 8000206:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800020a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800020e:	4770      	bxgt	lr
 8000210:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000214:	f04f 0300 	mov.w	r3, #0
 8000218:	3a01      	subs	r2, #1
 800021a:	dc5d      	bgt.n	80002d8 <__aeabi_fmul+0x150>
 800021c:	f112 0f19 	cmn.w	r2, #25
 8000220:	bfdc      	itt	le
 8000222:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000226:	4770      	bxle	lr
 8000228:	f1c2 0200 	rsb	r2, r2, #0
 800022c:	0041      	lsls	r1, r0, #1
 800022e:	fa21 f102 	lsr.w	r1, r1, r2
 8000232:	f1c2 0220 	rsb	r2, r2, #32
 8000236:	fa00 fc02 	lsl.w	ip, r0, r2
 800023a:	ea5f 0031 	movs.w	r0, r1, rrx
 800023e:	f140 0000 	adc.w	r0, r0, #0
 8000242:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000246:	bf08      	it	eq
 8000248:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800024c:	4770      	bx	lr
 800024e:	f092 0f00 	teq	r2, #0
 8000252:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000256:	bf02      	ittt	eq
 8000258:	0040      	lsleq	r0, r0, #1
 800025a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800025e:	3a01      	subeq	r2, #1
 8000260:	d0f9      	beq.n	8000256 <__aeabi_fmul+0xce>
 8000262:	ea40 000c 	orr.w	r0, r0, ip
 8000266:	f093 0f00 	teq	r3, #0
 800026a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800026e:	bf02      	ittt	eq
 8000270:	0049      	lsleq	r1, r1, #1
 8000272:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000276:	3b01      	subeq	r3, #1
 8000278:	d0f9      	beq.n	800026e <__aeabi_fmul+0xe6>
 800027a:	ea41 010c 	orr.w	r1, r1, ip
 800027e:	e78f      	b.n	80001a0 <__aeabi_fmul+0x18>
 8000280:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	bf18      	it	ne
 800028a:	ea93 0f0c 	teqne	r3, ip
 800028e:	d00a      	beq.n	80002a6 <__aeabi_fmul+0x11e>
 8000290:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000294:	bf18      	it	ne
 8000296:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800029a:	d1d8      	bne.n	800024e <__aeabi_fmul+0xc6>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	4770      	bx	lr
 80002a6:	f090 0f00 	teq	r0, #0
 80002aa:	bf17      	itett	ne
 80002ac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80002b0:	4608      	moveq	r0, r1
 80002b2:	f091 0f00 	teqne	r1, #0
 80002b6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80002ba:	d014      	beq.n	80002e6 <__aeabi_fmul+0x15e>
 80002bc:	ea92 0f0c 	teq	r2, ip
 80002c0:	d101      	bne.n	80002c6 <__aeabi_fmul+0x13e>
 80002c2:	0242      	lsls	r2, r0, #9
 80002c4:	d10f      	bne.n	80002e6 <__aeabi_fmul+0x15e>
 80002c6:	ea93 0f0c 	teq	r3, ip
 80002ca:	d103      	bne.n	80002d4 <__aeabi_fmul+0x14c>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	bf18      	it	ne
 80002d0:	4608      	movne	r0, r1
 80002d2:	d108      	bne.n	80002e6 <__aeabi_fmul+0x15e>
 80002d4:	ea80 0001 	eor.w	r0, r0, r1
 80002d8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002dc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002e4:	4770      	bx	lr
 80002e6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_frsub>:
 80002f0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__addsf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_fsub>:
 80002f8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002fc <__addsf3>:
 80002fc:	0042      	lsls	r2, r0, #1
 80002fe:	bf1f      	itttt	ne
 8000300:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000304:	ea92 0f03 	teqne	r2, r3
 8000308:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800030c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000310:	d06a      	beq.n	80003e8 <__addsf3+0xec>
 8000312:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000316:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800031a:	bfc1      	itttt	gt
 800031c:	18d2      	addgt	r2, r2, r3
 800031e:	4041      	eorgt	r1, r0
 8000320:	4048      	eorgt	r0, r1
 8000322:	4041      	eorgt	r1, r0
 8000324:	bfb8      	it	lt
 8000326:	425b      	neglt	r3, r3
 8000328:	2b19      	cmp	r3, #25
 800032a:	bf88      	it	hi
 800032c:	4770      	bxhi	lr
 800032e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000332:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000336:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800033a:	bf18      	it	ne
 800033c:	4240      	negne	r0, r0
 800033e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000342:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000346:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800034a:	bf18      	it	ne
 800034c:	4249      	negne	r1, r1
 800034e:	ea92 0f03 	teq	r2, r3
 8000352:	d03f      	beq.n	80003d4 <__addsf3+0xd8>
 8000354:	f1a2 0201 	sub.w	r2, r2, #1
 8000358:	fa41 fc03 	asr.w	ip, r1, r3
 800035c:	eb10 000c 	adds.w	r0, r0, ip
 8000360:	f1c3 0320 	rsb	r3, r3, #32
 8000364:	fa01 f103 	lsl.w	r1, r1, r3
 8000368:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800036c:	d502      	bpl.n	8000374 <__addsf3+0x78>
 800036e:	4249      	negs	r1, r1
 8000370:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000374:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000378:	d313      	bcc.n	80003a2 <__addsf3+0xa6>
 800037a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800037e:	d306      	bcc.n	800038e <__addsf3+0x92>
 8000380:	0840      	lsrs	r0, r0, #1
 8000382:	ea4f 0131 	mov.w	r1, r1, rrx
 8000386:	f102 0201 	add.w	r2, r2, #1
 800038a:	2afe      	cmp	r2, #254	; 0xfe
 800038c:	d251      	bcs.n	8000432 <__addsf3+0x136>
 800038e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000392:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000396:	bf08      	it	eq
 8000398:	f020 0001 	biceq.w	r0, r0, #1
 800039c:	ea40 0003 	orr.w	r0, r0, r3
 80003a0:	4770      	bx	lr
 80003a2:	0049      	lsls	r1, r1, #1
 80003a4:	eb40 0000 	adc.w	r0, r0, r0
 80003a8:	3a01      	subs	r2, #1
 80003aa:	bf28      	it	cs
 80003ac:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80003b0:	d2ed      	bcs.n	800038e <__addsf3+0x92>
 80003b2:	fab0 fc80 	clz	ip, r0
 80003b6:	f1ac 0c08 	sub.w	ip, ip, #8
 80003ba:	ebb2 020c 	subs.w	r2, r2, ip
 80003be:	fa00 f00c 	lsl.w	r0, r0, ip
 80003c2:	bfaa      	itet	ge
 80003c4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80003c8:	4252      	neglt	r2, r2
 80003ca:	4318      	orrge	r0, r3
 80003cc:	bfbc      	itt	lt
 80003ce:	40d0      	lsrlt	r0, r2
 80003d0:	4318      	orrlt	r0, r3
 80003d2:	4770      	bx	lr
 80003d4:	f092 0f00 	teq	r2, #0
 80003d8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003dc:	bf06      	itte	eq
 80003de:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003e2:	3201      	addeq	r2, #1
 80003e4:	3b01      	subne	r3, #1
 80003e6:	e7b5      	b.n	8000354 <__addsf3+0x58>
 80003e8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003f0:	bf18      	it	ne
 80003f2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003f6:	d021      	beq.n	800043c <__addsf3+0x140>
 80003f8:	ea92 0f03 	teq	r2, r3
 80003fc:	d004      	beq.n	8000408 <__addsf3+0x10c>
 80003fe:	f092 0f00 	teq	r2, #0
 8000402:	bf08      	it	eq
 8000404:	4608      	moveq	r0, r1
 8000406:	4770      	bx	lr
 8000408:	ea90 0f01 	teq	r0, r1
 800040c:	bf1c      	itt	ne
 800040e:	2000      	movne	r0, #0
 8000410:	4770      	bxne	lr
 8000412:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000416:	d104      	bne.n	8000422 <__addsf3+0x126>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	bf28      	it	cs
 800041c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000420:	4770      	bx	lr
 8000422:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000426:	bf3c      	itt	cc
 8000428:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800042c:	4770      	bxcc	lr
 800042e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000432:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000436:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800043a:	4770      	bx	lr
 800043c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000440:	bf16      	itet	ne
 8000442:	4608      	movne	r0, r1
 8000444:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000448:	4601      	movne	r1, r0
 800044a:	0242      	lsls	r2, r0, #9
 800044c:	bf06      	itte	eq
 800044e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000452:	ea90 0f01 	teqeq	r0, r1
 8000456:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800045a:	4770      	bx	lr

0800045c <__aeabi_ui2f>:
 800045c:	f04f 0300 	mov.w	r3, #0
 8000460:	e004      	b.n	800046c <__aeabi_i2f+0x8>
 8000462:	bf00      	nop

08000464 <__aeabi_i2f>:
 8000464:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000468:	bf48      	it	mi
 800046a:	4240      	negmi	r0, r0
 800046c:	ea5f 0c00 	movs.w	ip, r0
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000478:	4601      	mov	r1, r0
 800047a:	f04f 0000 	mov.w	r0, #0
 800047e:	e01c      	b.n	80004ba <__aeabi_l2f+0x2a>

08000480 <__aeabi_ul2f>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	f04f 0300 	mov.w	r3, #0
 800048c:	e00a      	b.n	80004a4 <__aeabi_l2f+0x14>
 800048e:	bf00      	nop

08000490 <__aeabi_l2f>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800049c:	d502      	bpl.n	80004a4 <__aeabi_l2f+0x14>
 800049e:	4240      	negs	r0, r0
 80004a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a4:	ea5f 0c01 	movs.w	ip, r1
 80004a8:	bf02      	ittt	eq
 80004aa:	4684      	moveq	ip, r0
 80004ac:	4601      	moveq	r1, r0
 80004ae:	2000      	moveq	r0, #0
 80004b0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80004b4:	bf08      	it	eq
 80004b6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80004ba:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80004be:	fabc f28c 	clz	r2, ip
 80004c2:	3a08      	subs	r2, #8
 80004c4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80004c8:	db10      	blt.n	80004ec <__aeabi_l2f+0x5c>
 80004ca:	fa01 fc02 	lsl.w	ip, r1, r2
 80004ce:	4463      	add	r3, ip
 80004d0:	fa00 fc02 	lsl.w	ip, r0, r2
 80004d4:	f1c2 0220 	rsb	r2, r2, #32
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004dc:	fa20 f202 	lsr.w	r2, r0, r2
 80004e0:	eb43 0002 	adc.w	r0, r3, r2
 80004e4:	bf08      	it	eq
 80004e6:	f020 0001 	biceq.w	r0, r0, #1
 80004ea:	4770      	bx	lr
 80004ec:	f102 0220 	add.w	r2, r2, #32
 80004f0:	fa01 fc02 	lsl.w	ip, r1, r2
 80004f4:	f1c2 0220 	rsb	r2, r2, #32
 80004f8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004fc:	fa21 f202 	lsr.w	r2, r1, r2
 8000500:	eb43 0002 	adc.w	r0, r3, r2
 8000504:	bf08      	it	eq
 8000506:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800050a:	4770      	bx	lr

0800050c <__aeabi_f2iz>:
 800050c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000510:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000514:	d30f      	bcc.n	8000536 <__aeabi_f2iz+0x2a>
 8000516:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800051a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800051e:	d90d      	bls.n	800053c <__aeabi_f2iz+0x30>
 8000520:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000524:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000528:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800052c:	fa23 f002 	lsr.w	r0, r3, r2
 8000530:	bf18      	it	ne
 8000532:	4240      	negne	r0, r0
 8000534:	4770      	bx	lr
 8000536:	f04f 0000 	mov.w	r0, #0
 800053a:	4770      	bx	lr
 800053c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000540:	d101      	bne.n	8000546 <__aeabi_f2iz+0x3a>
 8000542:	0242      	lsls	r2, r0, #9
 8000544:	d105      	bne.n	8000552 <__aeabi_f2iz+0x46>
 8000546:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800054a:	bf08      	it	eq
 800054c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000550:	4770      	bx	lr
 8000552:	f04f 0000 	mov.w	r0, #0
 8000556:	4770      	bx	lr

08000558 <__aeabi_uldivmod>:
 8000558:	b953      	cbnz	r3, 8000570 <__aeabi_uldivmod+0x18>
 800055a:	b94a      	cbnz	r2, 8000570 <__aeabi_uldivmod+0x18>
 800055c:	2900      	cmp	r1, #0
 800055e:	bf08      	it	eq
 8000560:	2800      	cmpeq	r0, #0
 8000562:	bf1c      	itt	ne
 8000564:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000568:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800056c:	f000 b970 	b.w	8000850 <__aeabi_idiv0>
 8000570:	f1ad 0c08 	sub.w	ip, sp, #8
 8000574:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000578:	f000 f806 	bl	8000588 <__udivmoddi4>
 800057c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000580:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000584:	b004      	add	sp, #16
 8000586:	4770      	bx	lr

08000588 <__udivmoddi4>:
 8000588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800058c:	9e08      	ldr	r6, [sp, #32]
 800058e:	460d      	mov	r5, r1
 8000590:	4604      	mov	r4, r0
 8000592:	460f      	mov	r7, r1
 8000594:	2b00      	cmp	r3, #0
 8000596:	d14a      	bne.n	800062e <__udivmoddi4+0xa6>
 8000598:	428a      	cmp	r2, r1
 800059a:	4694      	mov	ip, r2
 800059c:	d965      	bls.n	800066a <__udivmoddi4+0xe2>
 800059e:	fab2 f382 	clz	r3, r2
 80005a2:	b143      	cbz	r3, 80005b6 <__udivmoddi4+0x2e>
 80005a4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005a8:	f1c3 0220 	rsb	r2, r3, #32
 80005ac:	409f      	lsls	r7, r3
 80005ae:	fa20 f202 	lsr.w	r2, r0, r2
 80005b2:	4317      	orrs	r7, r2
 80005b4:	409c      	lsls	r4, r3
 80005b6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80005ba:	fa1f f58c 	uxth.w	r5, ip
 80005be:	fbb7 f1fe 	udiv	r1, r7, lr
 80005c2:	0c22      	lsrs	r2, r4, #16
 80005c4:	fb0e 7711 	mls	r7, lr, r1, r7
 80005c8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80005cc:	fb01 f005 	mul.w	r0, r1, r5
 80005d0:	4290      	cmp	r0, r2
 80005d2:	d90a      	bls.n	80005ea <__udivmoddi4+0x62>
 80005d4:	eb1c 0202 	adds.w	r2, ip, r2
 80005d8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80005dc:	f080 811b 	bcs.w	8000816 <__udivmoddi4+0x28e>
 80005e0:	4290      	cmp	r0, r2
 80005e2:	f240 8118 	bls.w	8000816 <__udivmoddi4+0x28e>
 80005e6:	3902      	subs	r1, #2
 80005e8:	4462      	add	r2, ip
 80005ea:	1a12      	subs	r2, r2, r0
 80005ec:	b2a4      	uxth	r4, r4
 80005ee:	fbb2 f0fe 	udiv	r0, r2, lr
 80005f2:	fb0e 2210 	mls	r2, lr, r0, r2
 80005f6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80005fa:	fb00 f505 	mul.w	r5, r0, r5
 80005fe:	42a5      	cmp	r5, r4
 8000600:	d90a      	bls.n	8000618 <__udivmoddi4+0x90>
 8000602:	eb1c 0404 	adds.w	r4, ip, r4
 8000606:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800060a:	f080 8106 	bcs.w	800081a <__udivmoddi4+0x292>
 800060e:	42a5      	cmp	r5, r4
 8000610:	f240 8103 	bls.w	800081a <__udivmoddi4+0x292>
 8000614:	4464      	add	r4, ip
 8000616:	3802      	subs	r0, #2
 8000618:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800061c:	1b64      	subs	r4, r4, r5
 800061e:	2100      	movs	r1, #0
 8000620:	b11e      	cbz	r6, 800062a <__udivmoddi4+0xa2>
 8000622:	40dc      	lsrs	r4, r3
 8000624:	2300      	movs	r3, #0
 8000626:	e9c6 4300 	strd	r4, r3, [r6]
 800062a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800062e:	428b      	cmp	r3, r1
 8000630:	d908      	bls.n	8000644 <__udivmoddi4+0xbc>
 8000632:	2e00      	cmp	r6, #0
 8000634:	f000 80ec 	beq.w	8000810 <__udivmoddi4+0x288>
 8000638:	2100      	movs	r1, #0
 800063a:	e9c6 0500 	strd	r0, r5, [r6]
 800063e:	4608      	mov	r0, r1
 8000640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000644:	fab3 f183 	clz	r1, r3
 8000648:	2900      	cmp	r1, #0
 800064a:	d149      	bne.n	80006e0 <__udivmoddi4+0x158>
 800064c:	42ab      	cmp	r3, r5
 800064e:	d302      	bcc.n	8000656 <__udivmoddi4+0xce>
 8000650:	4282      	cmp	r2, r0
 8000652:	f200 80f7 	bhi.w	8000844 <__udivmoddi4+0x2bc>
 8000656:	1a84      	subs	r4, r0, r2
 8000658:	eb65 0203 	sbc.w	r2, r5, r3
 800065c:	2001      	movs	r0, #1
 800065e:	4617      	mov	r7, r2
 8000660:	2e00      	cmp	r6, #0
 8000662:	d0e2      	beq.n	800062a <__udivmoddi4+0xa2>
 8000664:	e9c6 4700 	strd	r4, r7, [r6]
 8000668:	e7df      	b.n	800062a <__udivmoddi4+0xa2>
 800066a:	b902      	cbnz	r2, 800066e <__udivmoddi4+0xe6>
 800066c:	deff      	udf	#255	; 0xff
 800066e:	fab2 f382 	clz	r3, r2
 8000672:	2b00      	cmp	r3, #0
 8000674:	f040 808f 	bne.w	8000796 <__udivmoddi4+0x20e>
 8000678:	1a8a      	subs	r2, r1, r2
 800067a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800067e:	fa1f fe8c 	uxth.w	lr, ip
 8000682:	2101      	movs	r1, #1
 8000684:	fbb2 f5f7 	udiv	r5, r2, r7
 8000688:	fb07 2015 	mls	r0, r7, r5, r2
 800068c:	0c22      	lsrs	r2, r4, #16
 800068e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000692:	fb0e f005 	mul.w	r0, lr, r5
 8000696:	4290      	cmp	r0, r2
 8000698:	d908      	bls.n	80006ac <__udivmoddi4+0x124>
 800069a:	eb1c 0202 	adds.w	r2, ip, r2
 800069e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80006a2:	d202      	bcs.n	80006aa <__udivmoddi4+0x122>
 80006a4:	4290      	cmp	r0, r2
 80006a6:	f200 80ca 	bhi.w	800083e <__udivmoddi4+0x2b6>
 80006aa:	4645      	mov	r5, r8
 80006ac:	1a12      	subs	r2, r2, r0
 80006ae:	b2a4      	uxth	r4, r4
 80006b0:	fbb2 f0f7 	udiv	r0, r2, r7
 80006b4:	fb07 2210 	mls	r2, r7, r0, r2
 80006b8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80006bc:	fb0e fe00 	mul.w	lr, lr, r0
 80006c0:	45a6      	cmp	lr, r4
 80006c2:	d908      	bls.n	80006d6 <__udivmoddi4+0x14e>
 80006c4:	eb1c 0404 	adds.w	r4, ip, r4
 80006c8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80006cc:	d202      	bcs.n	80006d4 <__udivmoddi4+0x14c>
 80006ce:	45a6      	cmp	lr, r4
 80006d0:	f200 80ba 	bhi.w	8000848 <__udivmoddi4+0x2c0>
 80006d4:	4610      	mov	r0, r2
 80006d6:	eba4 040e 	sub.w	r4, r4, lr
 80006da:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80006de:	e79f      	b.n	8000620 <__udivmoddi4+0x98>
 80006e0:	f1c1 0720 	rsb	r7, r1, #32
 80006e4:	408b      	lsls	r3, r1
 80006e6:	fa22 fc07 	lsr.w	ip, r2, r7
 80006ea:	ea4c 0c03 	orr.w	ip, ip, r3
 80006ee:	fa05 f401 	lsl.w	r4, r5, r1
 80006f2:	fa20 f307 	lsr.w	r3, r0, r7
 80006f6:	40fd      	lsrs	r5, r7
 80006f8:	4323      	orrs	r3, r4
 80006fa:	fa00 f901 	lsl.w	r9, r0, r1
 80006fe:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8000702:	fa1f fe8c 	uxth.w	lr, ip
 8000706:	fbb5 f8f0 	udiv	r8, r5, r0
 800070a:	0c1c      	lsrs	r4, r3, #16
 800070c:	fb00 5518 	mls	r5, r0, r8, r5
 8000710:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000714:	fb08 f50e 	mul.w	r5, r8, lr
 8000718:	42a5      	cmp	r5, r4
 800071a:	fa02 f201 	lsl.w	r2, r2, r1
 800071e:	d90b      	bls.n	8000738 <__udivmoddi4+0x1b0>
 8000720:	eb1c 0404 	adds.w	r4, ip, r4
 8000724:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000728:	f080 8087 	bcs.w	800083a <__udivmoddi4+0x2b2>
 800072c:	42a5      	cmp	r5, r4
 800072e:	f240 8084 	bls.w	800083a <__udivmoddi4+0x2b2>
 8000732:	f1a8 0802 	sub.w	r8, r8, #2
 8000736:	4464      	add	r4, ip
 8000738:	1b64      	subs	r4, r4, r5
 800073a:	b29d      	uxth	r5, r3
 800073c:	fbb4 f3f0 	udiv	r3, r4, r0
 8000740:	fb00 4413 	mls	r4, r0, r3, r4
 8000744:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000748:	fb03 fe0e 	mul.w	lr, r3, lr
 800074c:	45a6      	cmp	lr, r4
 800074e:	d908      	bls.n	8000762 <__udivmoddi4+0x1da>
 8000750:	eb1c 0404 	adds.w	r4, ip, r4
 8000754:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8000758:	d26b      	bcs.n	8000832 <__udivmoddi4+0x2aa>
 800075a:	45a6      	cmp	lr, r4
 800075c:	d969      	bls.n	8000832 <__udivmoddi4+0x2aa>
 800075e:	3b02      	subs	r3, #2
 8000760:	4464      	add	r4, ip
 8000762:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000766:	fba0 8302 	umull	r8, r3, r0, r2
 800076a:	eba4 040e 	sub.w	r4, r4, lr
 800076e:	429c      	cmp	r4, r3
 8000770:	46c6      	mov	lr, r8
 8000772:	461d      	mov	r5, r3
 8000774:	d355      	bcc.n	8000822 <__udivmoddi4+0x29a>
 8000776:	d052      	beq.n	800081e <__udivmoddi4+0x296>
 8000778:	b156      	cbz	r6, 8000790 <__udivmoddi4+0x208>
 800077a:	ebb9 030e 	subs.w	r3, r9, lr
 800077e:	eb64 0405 	sbc.w	r4, r4, r5
 8000782:	fa04 f707 	lsl.w	r7, r4, r7
 8000786:	40cb      	lsrs	r3, r1
 8000788:	40cc      	lsrs	r4, r1
 800078a:	431f      	orrs	r7, r3
 800078c:	e9c6 7400 	strd	r7, r4, [r6]
 8000790:	2100      	movs	r1, #0
 8000792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000796:	f1c3 0120 	rsb	r1, r3, #32
 800079a:	fa02 fc03 	lsl.w	ip, r2, r3
 800079e:	fa20 f201 	lsr.w	r2, r0, r1
 80007a2:	fa25 f101 	lsr.w	r1, r5, r1
 80007a6:	409d      	lsls	r5, r3
 80007a8:	432a      	orrs	r2, r5
 80007aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007ae:	fa1f fe8c 	uxth.w	lr, ip
 80007b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80007b6:	fb07 1510 	mls	r5, r7, r0, r1
 80007ba:	0c11      	lsrs	r1, r2, #16
 80007bc:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80007c0:	fb00 f50e 	mul.w	r5, r0, lr
 80007c4:	428d      	cmp	r5, r1
 80007c6:	fa04 f403 	lsl.w	r4, r4, r3
 80007ca:	d908      	bls.n	80007de <__udivmoddi4+0x256>
 80007cc:	eb1c 0101 	adds.w	r1, ip, r1
 80007d0:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80007d4:	d22f      	bcs.n	8000836 <__udivmoddi4+0x2ae>
 80007d6:	428d      	cmp	r5, r1
 80007d8:	d92d      	bls.n	8000836 <__udivmoddi4+0x2ae>
 80007da:	3802      	subs	r0, #2
 80007dc:	4461      	add	r1, ip
 80007de:	1b49      	subs	r1, r1, r5
 80007e0:	b292      	uxth	r2, r2
 80007e2:	fbb1 f5f7 	udiv	r5, r1, r7
 80007e6:	fb07 1115 	mls	r1, r7, r5, r1
 80007ea:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80007ee:	fb05 f10e 	mul.w	r1, r5, lr
 80007f2:	4291      	cmp	r1, r2
 80007f4:	d908      	bls.n	8000808 <__udivmoddi4+0x280>
 80007f6:	eb1c 0202 	adds.w	r2, ip, r2
 80007fa:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80007fe:	d216      	bcs.n	800082e <__udivmoddi4+0x2a6>
 8000800:	4291      	cmp	r1, r2
 8000802:	d914      	bls.n	800082e <__udivmoddi4+0x2a6>
 8000804:	3d02      	subs	r5, #2
 8000806:	4462      	add	r2, ip
 8000808:	1a52      	subs	r2, r2, r1
 800080a:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800080e:	e739      	b.n	8000684 <__udivmoddi4+0xfc>
 8000810:	4631      	mov	r1, r6
 8000812:	4630      	mov	r0, r6
 8000814:	e709      	b.n	800062a <__udivmoddi4+0xa2>
 8000816:	4639      	mov	r1, r7
 8000818:	e6e7      	b.n	80005ea <__udivmoddi4+0x62>
 800081a:	4610      	mov	r0, r2
 800081c:	e6fc      	b.n	8000618 <__udivmoddi4+0x90>
 800081e:	45c1      	cmp	r9, r8
 8000820:	d2aa      	bcs.n	8000778 <__udivmoddi4+0x1f0>
 8000822:	ebb8 0e02 	subs.w	lr, r8, r2
 8000826:	eb63 050c 	sbc.w	r5, r3, ip
 800082a:	3801      	subs	r0, #1
 800082c:	e7a4      	b.n	8000778 <__udivmoddi4+0x1f0>
 800082e:	4645      	mov	r5, r8
 8000830:	e7ea      	b.n	8000808 <__udivmoddi4+0x280>
 8000832:	4603      	mov	r3, r0
 8000834:	e795      	b.n	8000762 <__udivmoddi4+0x1da>
 8000836:	4640      	mov	r0, r8
 8000838:	e7d1      	b.n	80007de <__udivmoddi4+0x256>
 800083a:	46d0      	mov	r8, sl
 800083c:	e77c      	b.n	8000738 <__udivmoddi4+0x1b0>
 800083e:	3d02      	subs	r5, #2
 8000840:	4462      	add	r2, ip
 8000842:	e733      	b.n	80006ac <__udivmoddi4+0x124>
 8000844:	4608      	mov	r0, r1
 8000846:	e70b      	b.n	8000660 <__udivmoddi4+0xd8>
 8000848:	4464      	add	r4, ip
 800084a:	3802      	subs	r0, #2
 800084c:	e743      	b.n	80006d6 <__udivmoddi4+0x14e>
 800084e:	bf00      	nop

08000850 <__aeabi_idiv0>:
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop

08000854 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000854:	b500      	push	{lr}
 8000856:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000858:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800085c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800085e:	f042 0204 	orr.w	r2, r2, #4
 8000862:	649a      	str	r2, [r3, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000864:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000866:	f002 0204 	and.w	r2, r2, #4
 800086a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800086c:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800086e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000870:	f042 0201 	orr.w	r2, r2, #1
 8000874:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000876:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000878:	f003 0301 	and.w	r3, r3, #1
 800087c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800087e:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8000880:	2200      	movs	r2, #0
 8000882:	2102      	movs	r1, #2
 8000884:	200f      	movs	r0, #15
 8000886:	f001 fbaf 	bl	8001fe8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800088a:	200f      	movs	r0, #15
 800088c:	f001 fbe4 	bl	8002058 <HAL_NVIC_EnableIRQ>

}
 8000890:	b003      	add	sp, #12
 8000892:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000898 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800089c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089e:	2400      	movs	r4, #0
 80008a0:	9403      	str	r4, [sp, #12]
 80008a2:	9404      	str	r4, [sp, #16]
 80008a4:	9405      	str	r4, [sp, #20]
 80008a6:	9406      	str	r4, [sp, #24]
 80008a8:	9407      	str	r4, [sp, #28]
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008b0:	f042 0201 	orr.w	r2, r2, #1
 80008b4:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008b8:	f002 0201 	and.w	r2, r2, #1
 80008bc:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80008be:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008c2:	f042 0202 	orr.w	r2, r2, #2
 80008c6:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008ca:	f002 0202 	and.w	r2, r2, #2
 80008ce:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80008d0:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008d4:	f042 0204 	orr.w	r2, r2, #4
 80008d8:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008dc:	f003 0304 	and.w	r3, r3, #4
 80008e0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80008e2:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|PROB2_Pin|PROB1_Pin
 80008e4:	4e1a      	ldr	r6, [pc, #104]	; (8000950 <MX_GPIO_Init+0xb8>)
 80008e6:	4622      	mov	r2, r4
 80008e8:	f44f 413a 	mov.w	r1, #47616	; 0xba00
 80008ec:	4630      	mov	r0, r6
 80008ee:	f001 ffb5 	bl	800285c <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 80008f2:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 80008f6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f8:	2501      	movs	r5, #1
 80008fa:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008fe:	2302      	movs	r3, #2
 8000900:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000902:	a903      	add	r1, sp, #12
 8000904:	4630      	mov	r0, r6
 8000906:	f001 fe59 	bl	80025bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 800090a:	f04f 0803 	mov.w	r8, #3
 800090e:	f8cd 800c 	str.w	r8, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000912:	f44f 1704 	mov.w	r7, #2162688	; 0x210000
 8000916:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000918:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091a:	a903      	add	r1, sp, #12
 800091c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000920:	f001 fe4c 	bl	80025bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PROB2_Pin|PROB1_Pin;
 8000924:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000928:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092e:	f8cd 8018 	str.w	r8, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000932:	a903      	add	r1, sp, #12
 8000934:	4630      	mov	r0, r6
 8000936:	f001 fe41 	bl	80025bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 800093a:	2340      	movs	r3, #64	; 0x40
 800093c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800093e:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000940:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 8000942:	a903      	add	r1, sp, #12
 8000944:	4803      	ldr	r0, [pc, #12]	; (8000954 <MX_GPIO_Init+0xbc>)
 8000946:	f001 fe39 	bl	80025bc <HAL_GPIO_Init>

}
 800094a:	b008      	add	sp, #32
 800094c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000950:	48000400 	.word	0x48000400
 8000954:	48000800 	.word	0x48000800

08000958 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000958:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800095a:	4812      	ldr	r0, [pc, #72]	; (80009a4 <MX_I2C2_Init+0x4c>)
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <MX_I2C2_Init+0x50>)
 800095e:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8000960:	4b12      	ldr	r3, [pc, #72]	; (80009ac <MX_I2C2_Init+0x54>)
 8000962:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000968:	2201      	movs	r2, #1
 800096a:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800096c:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800096e:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000970:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000972:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000974:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000976:	f001 ff85 	bl	8002884 <HAL_I2C_Init>
 800097a:	b950      	cbnz	r0, 8000992 <MX_I2C2_Init+0x3a>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800097c:	2100      	movs	r1, #0
 800097e:	4809      	ldr	r0, [pc, #36]	; (80009a4 <MX_I2C2_Init+0x4c>)
 8000980:	f001 ffde 	bl	8002940 <HAL_I2CEx_ConfigAnalogFilter>
 8000984:	b940      	cbnz	r0, 8000998 <MX_I2C2_Init+0x40>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000986:	2100      	movs	r1, #0
 8000988:	4806      	ldr	r0, [pc, #24]	; (80009a4 <MX_I2C2_Init+0x4c>)
 800098a:	f002 f807 	bl	800299c <HAL_I2CEx_ConfigDigitalFilter>
 800098e:	b930      	cbnz	r0, 800099e <MX_I2C2_Init+0x46>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000990:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000992:	f000 f853 	bl	8000a3c <Error_Handler>
 8000996:	e7f1      	b.n	800097c <MX_I2C2_Init+0x24>
    Error_Handler();
 8000998:	f000 f850 	bl	8000a3c <Error_Handler>
 800099c:	e7f3      	b.n	8000986 <MX_I2C2_Init+0x2e>
    Error_Handler();
 800099e:	f000 f84d 	bl	8000a3c <Error_Handler>
}
 80009a2:	e7f5      	b.n	8000990 <MX_I2C2_Init+0x38>
 80009a4:	2000003c 	.word	0x2000003c
 80009a8:	40005800 	.word	0x40005800
 80009ac:	20303e5d 	.word	0x20303e5d

080009b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009b0:	b510      	push	{r4, lr}
 80009b2:	b096      	sub	sp, #88	; 0x58
 80009b4:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b6:	2100      	movs	r1, #0
 80009b8:	9111      	str	r1, [sp, #68]	; 0x44
 80009ba:	9112      	str	r1, [sp, #72]	; 0x48
 80009bc:	9113      	str	r1, [sp, #76]	; 0x4c
 80009be:	9114      	str	r1, [sp, #80]	; 0x50
 80009c0:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009c2:	2238      	movs	r2, #56	; 0x38
 80009c4:	a803      	add	r0, sp, #12
 80009c6:	f007 fec5 	bl	8008754 <memset>
  if(i2cHandle->Instance==I2C2)
 80009ca:	6822      	ldr	r2, [r4, #0]
 80009cc:	4b1a      	ldr	r3, [pc, #104]	; (8000a38 <HAL_I2C_MspInit+0x88>)
 80009ce:	429a      	cmp	r2, r3
 80009d0:	d001      	beq.n	80009d6 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80009d2:	b016      	add	sp, #88	; 0x58
 80009d4:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80009d6:	2380      	movs	r3, #128	; 0x80
 80009d8:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80009da:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80009de:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009e0:	a803      	add	r0, sp, #12
 80009e2:	f002 fe27 	bl	8003634 <HAL_RCCEx_PeriphCLKConfig>
 80009e6:	bb18      	cbnz	r0, 8000a30 <HAL_I2C_MspInit+0x80>
  SET_BIT(RCC->AHB2ENR, Periphs);
 80009e8:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 80009ec:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80009ee:	f043 0301 	orr.w	r3, r3, #1
 80009f2:	64e3      	str	r3, [r4, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80009f4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80009fc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 80009fe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000a02:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a04:	2312      	movs	r3, #18
 8000a06:	9312      	str	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0c:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000a0e:	2304      	movs	r3, #4
 8000a10:	9315      	str	r3, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a12:	a911      	add	r1, sp, #68	; 0x44
 8000a14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a18:	f001 fdd0 	bl	80025bc <HAL_GPIO_Init>
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000a1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000a1e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a22:	65a3      	str	r3, [r4, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000a24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000a26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a2a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000a2c:	9b01      	ldr	r3, [sp, #4]
}
 8000a2e:	e7d0      	b.n	80009d2 <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8000a30:	f000 f804 	bl	8000a3c <Error_Handler>
 8000a34:	e7d8      	b.n	80009e8 <HAL_I2C_MspInit+0x38>
 8000a36:	bf00      	nop
 8000a38:	40005800 	.word	0x40005800

08000a3c <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a3c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3e:	e7fe      	b.n	8000a3e <Error_Handler+0x2>

08000a40 <SystemClock_Config>:
{
 8000a40:	b510      	push	{r4, lr}
 8000a42:	b09a      	sub	sp, #104	; 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a44:	2248      	movs	r2, #72	; 0x48
 8000a46:	2100      	movs	r1, #0
 8000a48:	a808      	add	r0, sp, #32
 8000a4a:	f007 fe83 	bl	8008754 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a4e:	2400      	movs	r4, #0
 8000a50:	9401      	str	r4, [sp, #4]
 8000a52:	9402      	str	r4, [sp, #8]
 8000a54:	9403      	str	r4, [sp, #12]
 8000a56:	9404      	str	r4, [sp, #16]
 8000a58:	9405      	str	r4, [sp, #20]
 8000a5a:	9406      	str	r4, [sp, #24]
 8000a5c:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 8000a5e:	f001 ffc9 	bl	80029f4 <HAL_PWR_EnableBkUpAccess>
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000a62:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000a66:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8000a6a:	f023 0318 	bic.w	r3, r3, #24
 8000a6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000a76:	6813      	ldr	r3, [r2, #0]
 8000a78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000a7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a80:	6013      	str	r3, [r2, #0]
 8000a82:	6813      	ldr	r3, [r2, #0]
 8000a84:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000a88:	9300      	str	r3, [sp, #0]
 8000a8a:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000a8c:	2324      	movs	r3, #36	; 0x24
 8000a8e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a90:	2381      	movs	r3, #129	; 0x81
 8000a92:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a94:	2301      	movs	r3, #1
 8000a96:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000a98:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000a9a:	23b0      	movs	r3, #176	; 0xb0
 8000a9c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a9e:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa0:	a808      	add	r0, sp, #32
 8000aa2:	f002 f941 	bl	8002d28 <HAL_RCC_OscConfig>
 8000aa6:	b970      	cbnz	r0, 8000ac6 <SystemClock_Config+0x86>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000aa8:	234f      	movs	r3, #79	; 0x4f
 8000aaa:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000aac:	2300      	movs	r3, #0
 8000aae:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab0:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ab2:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ab4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000ab6:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ab8:	2102      	movs	r1, #2
 8000aba:	a801      	add	r0, sp, #4
 8000abc:	f002 fc66 	bl	800338c <HAL_RCC_ClockConfig>
 8000ac0:	b918      	cbnz	r0, 8000aca <SystemClock_Config+0x8a>
}
 8000ac2:	b01a      	add	sp, #104	; 0x68
 8000ac4:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000ac6:	f7ff ffb9 	bl	8000a3c <Error_Handler>
    Error_Handler();
 8000aca:	f7ff ffb7 	bl	8000a3c <Error_Handler>

08000ace <main>:
{
 8000ace:	b508      	push	{r3, lr}
  HAL_Init();
 8000ad0:	f001 fa3c 	bl	8001f4c <HAL_Init>
  SystemClock_Config();
 8000ad4:	f7ff ffb4 	bl	8000a40 <SystemClock_Config>
  MX_GPIO_Init();
 8000ad8:	f7ff fede 	bl	8000898 <MX_GPIO_Init>
  MX_SubGHz_Phy_Init();
 8000adc:	f000 fc83 	bl	80013e6 <MX_SubGHz_Phy_Init>
  MX_I2C2_Init();
 8000ae0:	f7ff ff3a 	bl	8000958 <MX_I2C2_Init>
    MX_SubGHz_Phy_Process();
 8000ae4:	f000 fc85 	bl	80013f2 <MX_SubGHz_Phy_Process>
  while (1)
 8000ae8:	e7fc      	b.n	8000ae4 <main+0x16>
	...

08000aec <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000aec:	b500      	push	{lr}
 8000aee:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8000af0:	222c      	movs	r2, #44	; 0x2c
 8000af2:	2100      	movs	r1, #0
 8000af4:	a801      	add	r0, sp, #4
 8000af6:	f007 fe2d 	bl	8008754 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000afa:	4819      	ldr	r0, [pc, #100]	; (8000b60 <MX_RTC_Init+0x74>)
 8000afc:	4b19      	ldr	r3, [pc, #100]	; (8000b64 <MX_RTC_Init+0x78>)
 8000afe:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8000b00:	231f      	movs	r3, #31
 8000b02:	6083      	str	r3, [r0, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b04:	2300      	movs	r3, #0
 8000b06:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000b08:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b0a:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b0c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b10:	61c2      	str	r2, [r0, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000b12:	6203      	str	r3, [r0, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8000b14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b18:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b1a:	f002 ff9b 	bl	8003a54 <HAL_RTC_Init>
 8000b1e:	b9a8      	cbnz	r0, 8000b4c <MX_RTC_Init+0x60>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8000b20:	480f      	ldr	r0, [pc, #60]	; (8000b60 <MX_RTC_Init+0x74>)
 8000b22:	f003 f8d9 	bl	8003cd8 <HAL_RTCEx_SetSSRU_IT>
 8000b26:	b9a0      	cbnz	r0, 8000b52 <MX_RTC_Init+0x66>
    Error_Handler();
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000b28:	2200      	movs	r2, #0
 8000b2a:	9208      	str	r2, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000b2c:	9202      	str	r2, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000b2e:	9206      	str	r2, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000b30:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000b34:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8000b36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b3a:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8000b3c:	a901      	add	r1, sp, #4
 8000b3e:	4808      	ldr	r0, [pc, #32]	; (8000b60 <MX_RTC_Init+0x74>)
 8000b40:	f002 ffee 	bl	8003b20 <HAL_RTC_SetAlarm_IT>
 8000b44:	b940      	cbnz	r0, 8000b58 <MX_RTC_Init+0x6c>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b46:	b00d      	add	sp, #52	; 0x34
 8000b48:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000b4c:	f7ff ff76 	bl	8000a3c <Error_Handler>
 8000b50:	e7e6      	b.n	8000b20 <MX_RTC_Init+0x34>
    Error_Handler();
 8000b52:	f7ff ff73 	bl	8000a3c <Error_Handler>
 8000b56:	e7e7      	b.n	8000b28 <MX_RTC_Init+0x3c>
    Error_Handler();
 8000b58:	f7ff ff70 	bl	8000a3c <Error_Handler>
}
 8000b5c:	e7f3      	b.n	8000b46 <MX_RTC_Init+0x5a>
 8000b5e:	bf00      	nop
 8000b60:	20000090 	.word	0x20000090
 8000b64:	40002800 	.word	0x40002800

08000b68 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000b68:	b510      	push	{r4, lr}
 8000b6a:	b090      	sub	sp, #64	; 0x40
 8000b6c:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b6e:	2238      	movs	r2, #56	; 0x38
 8000b70:	2100      	movs	r1, #0
 8000b72:	a802      	add	r0, sp, #8
 8000b74:	f007 fdee 	bl	8008754 <memset>
  if(rtcHandle->Instance==RTC)
 8000b78:	6822      	ldr	r2, [r4, #0]
 8000b7a:	4b1a      	ldr	r3, [pc, #104]	; (8000be4 <HAL_RTC_MspInit+0x7c>)
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	d001      	beq.n	8000b84 <HAL_RTC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000b80:	b010      	add	sp, #64	; 0x40
 8000b82:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b88:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000b8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b8e:	930f      	str	r3, [sp, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b90:	a802      	add	r0, sp, #8
 8000b92:	f002 fd4f 	bl	8003634 <HAL_RCCEx_PeriphCLKConfig>
 8000b96:	bb08      	cbnz	r0, 8000bdc <HAL_RTC_MspInit+0x74>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000b98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b9c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8000ba0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000ba4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000ba8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000baa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000bae:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bb6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000bb8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	4611      	mov	r1, r2
 8000bbe:	2002      	movs	r0, #2
 8000bc0:	f001 fa12 	bl	8001fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8000bc4:	2002      	movs	r0, #2
 8000bc6:	f001 fa47 	bl	8002058 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	4611      	mov	r1, r2
 8000bce:	202a      	movs	r0, #42	; 0x2a
 8000bd0:	f001 fa0a 	bl	8001fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000bd4:	202a      	movs	r0, #42	; 0x2a
 8000bd6:	f001 fa3f 	bl	8002058 <HAL_NVIC_EnableIRQ>
}
 8000bda:	e7d1      	b.n	8000b80 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 8000bdc:	f7ff ff2e 	bl	8000a3c <Error_Handler>
 8000be0:	e7da      	b.n	8000b98 <HAL_RTC_MspInit+0x30>
 8000be2:	bf00      	nop
 8000be4:	40002800 	.word	0x40002800

08000be8 <PWR_EnterOffMode>:
void PWR_EnterOffMode(void)
{
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8000be8:	4770      	bx	lr

08000bea <PWR_ExitOffMode>:
void PWR_ExitOffMode(void)
{
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8000bea:	4770      	bx	lr

08000bec <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8000bec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8000bee:	f001 f9c3 	bl	8001f78 <HAL_SuspendTick>
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	4b02      	ldr	r3, [pc, #8]	; (8000c00 <PWR_EnterStopMode+0x14>)
 8000bf6:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  LL_PWR_ClearFlag_C1STOP_C1STB();

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8000bfa:	f001 ff5f 	bl	8002abc <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8000bfe:	bd08      	pop	{r3, pc}
 8000c00:	58000400 	.word	0x58000400

08000c04 <PWR_ExitSleepMode>:

  /* USER CODE END EnterSleepMode_3 */
}

void PWR_ExitSleepMode(void)
{
 8000c04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8000c06:	f001 f9be 	bl	8001f86 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8000c0a:	bd08      	pop	{r3, pc}

08000c0c <PWR_ExitStopMode>:
{
 8000c0c:	b508      	push	{r3, lr}
  HAL_ResumeTick();
 8000c0e:	f001 f9ba 	bl	8001f86 <HAL_ResumeTick>
  vcom_Resume();
 8000c12:	f000 fb7f 	bl	8001314 <vcom_Resume>
}
 8000c16:	bd08      	pop	{r3, pc}

08000c18 <PWR_EnterSleepMode>:
{
 8000c18:	b508      	push	{r3, lr}
  HAL_SuspendTick();
 8000c1a:	f001 f9ad 	bl	8001f78 <HAL_SuspendTick>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000c1e:	2101      	movs	r1, #1
 8000c20:	2000      	movs	r0, #0
 8000c22:	f001 feef 	bl	8002a04 <HAL_PWR_EnterSLEEPMode>
}
 8000c26:	bd08      	pop	{r3, pc}

08000c28 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c28:	4770      	bx	lr

08000c2a <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c2a:	e7fe      	b.n	8000c2a <NMI_Handler>

08000c2c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c2c:	e7fe      	b.n	8000c2c <HardFault_Handler>

08000c2e <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c2e:	e7fe      	b.n	8000c2e <MemManage_Handler>

08000c30 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c30:	e7fe      	b.n	8000c30 <BusFault_Handler>

08000c32 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <UsageFault_Handler>

08000c34 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c34:	4770      	bx	lr

08000c36 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c36:	4770      	bx	lr

08000c38 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c38:	4770      	bx	lr

08000c3a <SysTick_Handler>:

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c3a:	4770      	bx	lr

08000c3c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8000c3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8000c3e:	4802      	ldr	r0, [pc, #8]	; (8000c48 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0xc>)
 8000c40:	f003 f876 	bl	8003d30 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8000c44:	bd08      	pop	{r3, pc}
 8000c46:	bf00      	nop
 8000c48:	20000090 	.word	0x20000090

08000c4c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000c4c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000c4e:	4802      	ldr	r0, [pc, #8]	; (8000c58 <DMA1_Channel5_IRQHandler+0xc>)
 8000c50:	f001 fc20 	bl	8002494 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000c54:	bd08      	pop	{r3, pc}
 8000c56:	bf00      	nop
 8000c58:	200000dc 	.word	0x200000dc

08000c5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c5c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c5e:	4802      	ldr	r0, [pc, #8]	; (8000c68 <USART2_IRQHandler+0xc>)
 8000c60:	f003 fd24 	bl	80046ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c64:	bd08      	pop	{r3, pc}
 8000c66:	bf00      	nop
 8000c68:	2000013c 	.word	0x2000013c

08000c6c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000c6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000c6e:	4802      	ldr	r0, [pc, #8]	; (8000c78 <RTC_Alarm_IRQHandler+0xc>)
 8000c70:	f002 fe6a 	bl	8003948 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000c74:	bd08      	pop	{r3, pc}
 8000c76:	bf00      	nop
 8000c78:	20000090 	.word	0x20000090

08000c7c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000c7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000c7e:	4802      	ldr	r0, [pc, #8]	; (8000c88 <SUBGHZ_Radio_IRQHandler+0xc>)
 8000c80:	f003 fb0a 	bl	8004298 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000c84:	bd08      	pop	{r3, pc}
 8000c86:	bf00      	nop
 8000c88:	200000c8 	.word	0x200000c8

08000c8c <EXTI0_IRQHandler>:
  * @brief  This function handles external line 0 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
 8000c8c:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 8000c8e:	2001      	movs	r0, #1
 8000c90:	f001 fdea 	bl	8002868 <HAL_GPIO_EXTI_IRQHandler>
}
 8000c94:	bd08      	pop	{r3, pc}

08000c96 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000c96:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
 8000c98:	2002      	movs	r0, #2
 8000c9a:	f001 fde5 	bl	8002868 <HAL_GPIO_EXTI_IRQHandler>
}
 8000c9e:	bd08      	pop	{r3, pc}

08000ca0 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000ca0:	b508      	push	{r3, lr}
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000ca2:	4805      	ldr	r0, [pc, #20]	; (8000cb8 <MX_SUBGHZ_Init+0x18>)
 8000ca4:	2308      	movs	r3, #8
 8000ca6:	6003      	str	r3, [r0, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000ca8:	f003 f878 	bl	8003d9c <HAL_SUBGHZ_Init>
 8000cac:	b900      	cbnz	r0, 8000cb0 <MX_SUBGHZ_Init+0x10>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000cae:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000cb0:	f7ff fec4 	bl	8000a3c <Error_Handler>
}
 8000cb4:	e7fb      	b.n	8000cae <MX_SUBGHZ_Init+0xe>
 8000cb6:	bf00      	nop
 8000cb8:	200000c8 	.word	0x200000c8

08000cbc <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000cbc:	b500      	push	{lr}
 8000cbe:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000cc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000cc4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000cc6:	f042 0201 	orr.w	r2, r2, #1
 8000cca:	665a      	str	r2, [r3, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000ccc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000cd4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	4611      	mov	r1, r2
 8000cda:	2032      	movs	r0, #50	; 0x32
 8000cdc:	f001 f984 	bl	8001fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000ce0:	2032      	movs	r0, #50	; 0x32
 8000ce2:	f001 f9b9 	bl	8002058 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000ce6:	b003      	add	sp, #12
 8000ce8:	f85d fb04 	ldr.w	pc, [sp], #4

08000cec <tiny_snprintf_like>:

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8000cec:	b40c      	push	{r2, r3}
 8000cee:	b500      	push	{lr}
 8000cf0:	b083      	sub	sp, #12
 8000cf2:	ab04      	add	r3, sp, #16
 8000cf4:	f853 2b04 	ldr.w	r2, [r3], #4
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8000cf8:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8000cfa:	f007 fc67 	bl	80085cc <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8000cfe:	b003      	add	sp, #12
 8000d00:	f85d eb04 	ldr.w	lr, [sp], #4
 8000d04:	b002      	add	sp, #8
 8000d06:	4770      	bx	lr

08000d08 <TimestampNow>:
{
 8000d08:	b530      	push	{r4, r5, lr}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	4604      	mov	r4, r0
 8000d0e:	460d      	mov	r5, r1
  SysTime_t curtime = SysTimeGet();
 8000d10:	a802      	add	r0, sp, #8
 8000d12:	f007 fa31 	bl	8008178 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8000d16:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8000d1a:	9300      	str	r3, [sp, #0]
 8000d1c:	9b02      	ldr	r3, [sp, #8]
 8000d1e:	4a05      	ldr	r2, [pc, #20]	; (8000d34 <TimestampNow+0x2c>)
 8000d20:	2110      	movs	r1, #16
 8000d22:	4620      	mov	r0, r4
 8000d24:	f7ff ffe2 	bl	8000cec <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8000d28:	4620      	mov	r0, r4
 8000d2a:	f7ff fa25 	bl	8000178 <strlen>
 8000d2e:	8028      	strh	r0, [r5, #0]
}
 8000d30:	b005      	add	sp, #20
 8000d32:	bd30      	pop	{r4, r5, pc}
 8000d34:	08008838 	.word	0x08008838

08000d38 <SystemApp_Init>:
{
 8000d38:	b510      	push	{r4, lr}
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000d3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d3e:	6893      	ldr	r3, [r2, #8]
 8000d40:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d44:	6093      	str	r3, [r2, #8]
  UTIL_TIMER_Init();
 8000d46:	f007 fa39 	bl	80081bc <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8000d4a:	2401      	movs	r4, #1
 8000d4c:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <SystemApp_Init+0x3c>)
 8000d4e:	701c      	strb	r4, [r3, #0]
  DBG_Init();
 8000d50:	f000 f83c 	bl	8000dcc <DBG_Init>
  UTIL_ADV_TRACE_Init();
 8000d54:	f006 ff78 	bl	8007c48 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8000d58:	4807      	ldr	r0, [pc, #28]	; (8000d78 <SystemApp_Init+0x40>)
 8000d5a:	f006 ff8f 	bl	8007c7c <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8000d5e:	2002      	movs	r0, #2
 8000d60:	f006 ff92 	bl	8007c88 <UTIL_ADV_TRACE_SetVerboseLevel>
  UTIL_LPM_Init();
 8000d64:	f007 f8a0 	bl	8007ea8 <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8000d68:	4621      	mov	r1, r4
 8000d6a:	4620      	mov	r0, r4
 8000d6c:	f007 f8bc 	bl	8007ee8 <UTIL_LPM_SetOffMode>
}
 8000d70:	bd10      	pop	{r4, pc}
 8000d72:	bf00      	nop
 8000d74:	200000d4 	.word	0x200000d4
 8000d78:	08000d09 	.word	0x08000d09

08000d7c <UTIL_SEQ_Idle>:
{
 8000d7c:	b508      	push	{r3, lr}
  UTIL_LPM_EnterLowPower();
 8000d7e:	f007 f8c9 	bl	8007f14 <UTIL_LPM_EnterLowPower>
}
 8000d82:	bd08      	pop	{r3, pc}

08000d84 <UTIL_ADV_TRACE_PreSendHook>:
{
 8000d84:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8000d86:	2101      	movs	r1, #1
 8000d88:	2002      	movs	r0, #2
 8000d8a:	f007 f897 	bl	8007ebc <UTIL_LPM_SetStopMode>
}
 8000d8e:	bd08      	pop	{r3, pc}

08000d90 <UTIL_ADV_TRACE_PostSendHook>:
{
 8000d90:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8000d92:	2100      	movs	r1, #0
 8000d94:	2002      	movs	r0, #2
 8000d96:	f007 f891 	bl	8007ebc <UTIL_LPM_SetStopMode>
}
 8000d9a:	bd08      	pop	{r3, pc}

08000d9c <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	4770      	bx	lr

08000da0 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8000da0:	b508      	push	{r3, lr}
  uint32_t ret = 0;
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8000da2:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <HAL_GetTick+0x14>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	b90b      	cbnz	r3, 8000dac <HAL_GetTick+0xc>
  uint32_t ret = 0;
 8000da8:	2000      	movs	r0, #0
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
}
 8000daa:	bd08      	pop	{r3, pc}
    ret = TIMER_IF_GetTimerValue();
 8000dac:	f000 f87c 	bl	8000ea8 <TIMER_IF_GetTimerValue>
 8000db0:	e7fb      	b.n	8000daa <HAL_GetTick+0xa>
 8000db2:	bf00      	nop
 8000db4:	200000d4 	.word	0x200000d4

08000db8 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8000db8:	b500      	push	{lr}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	9001      	str	r0, [sp, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8000dbe:	9801      	ldr	r0, [sp, #4]
 8000dc0:	f000 f958 	bl	8001074 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8000dc4:	b003      	add	sp, #12
 8000dc6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000dcc <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8000dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dce:	b089      	sub	sp, #36	; 0x24

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8000dd0:	f001 f8e0 	bl	8001f94 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8000dd4:	f001 f8e6 	bl	8001fa4 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8000dd8:	f001 f8ec 	bl	8001fb4 <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8000ddc:	2400      	movs	r4, #0
 8000dde:	9403      	str	r4, [sp, #12]
 8000de0:	9404      	str	r4, [sp, #16]
 8000de2:	9405      	str	r4, [sp, #20]
 8000de4:	9406      	str	r4, [sp, #24]
 8000de6:	9407      	str	r4, [sp, #28]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8000de8:	2301      	movs	r3, #1
 8000dea:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dec:	2303      	movs	r3, #3
 8000dee:	9306      	str	r3, [sp, #24]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000df0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000df4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000df6:	f042 0202 	orr.w	r2, r2, #2
 8000dfa:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000dfc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000dfe:	f002 0202 	and.w	r2, r2, #2
 8000e02:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000e04:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e08:	f042 0202 	orr.w	r2, r2, #2
 8000e0c:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000e16:	9b01      	ldr	r3, [sp, #4]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
  PROBE_LINE2_CLK_ENABLE();

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8000e18:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8000e1c:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8000e1e:	4d0c      	ldr	r5, [pc, #48]	; (8000e50 <DBG_Init+0x84>)
 8000e20:	a903      	add	r1, sp, #12
 8000e22:	4628      	mov	r0, r5
 8000e24:	f001 fbca 	bl	80025bc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8000e28:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8000e2c:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8000e2e:	a903      	add	r1, sp, #12
 8000e30:	4628      	mov	r0, r5
 8000e32:	f001 fbc3 	bl	80025bc <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8000e36:	4622      	mov	r2, r4
 8000e38:	4639      	mov	r1, r7
 8000e3a:	4628      	mov	r0, r5
 8000e3c:	f001 fd0e 	bl	800285c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8000e40:	4622      	mov	r2, r4
 8000e42:	4631      	mov	r1, r6
 8000e44:	4628      	mov	r0, r5
 8000e46:	f001 fd09 	bl	800285c <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8000e4a:	b009      	add	sp, #36	; 0x24
 8000e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	48000400 	.word	0x48000400

08000e54 <TIMER_IF_SetTimerContext>:
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8000e54:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <TIMER_IF_SetTimerContext+0x1c>)
 8000e56:	6898      	ldr	r0, [r3, #8]
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000e58:	e001      	b.n	8000e5e <TIMER_IF_SetTimerContext+0xa>
 8000e5a:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <TIMER_IF_SetTimerContext+0x1c>)
 8000e5c:	6898      	ldr	r0, [r3, #8]
 8000e5e:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <TIMER_IF_SetTimerContext+0x1c>)
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	4283      	cmp	r3, r0
 8000e64:	d1f9      	bne.n	8000e5a <TIMER_IF_SetTimerContext+0x6>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
  }
  return UINT32_MAX - ssr;
 8000e66:	43c0      	mvns	r0, r0
  RtcTimerContext = GetTimerTicks();
 8000e68:	4b02      	ldr	r3, [pc, #8]	; (8000e74 <TIMER_IF_SetTimerContext+0x20>)
 8000e6a:	6018      	str	r0, [r3, #0]
}
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	40002800 	.word	0x40002800
 8000e74:	200000d8 	.word	0x200000d8

08000e78 <TIMER_IF_GetTimerContext>:
}
 8000e78:	4b01      	ldr	r3, [pc, #4]	; (8000e80 <TIMER_IF_GetTimerContext+0x8>)
 8000e7a:	6818      	ldr	r0, [r3, #0]
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	200000d8 	.word	0x200000d8

08000e84 <TIMER_IF_GetTimerElapsedTime>:
 8000e84:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8000e86:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000e88:	e001      	b.n	8000e8e <TIMER_IF_GetTimerElapsedTime+0xa>
 8000e8a:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8000e8c:	6898      	ldr	r0, [r3, #8]
 8000e8e:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	4283      	cmp	r3, r0
 8000e94:	d1f9      	bne.n	8000e8a <TIMER_IF_GetTimerElapsedTime+0x6>
  return UINT32_MAX - ssr;
 8000e96:	43c0      	mvns	r0, r0
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8000e98:	4b02      	ldr	r3, [pc, #8]	; (8000ea4 <TIMER_IF_GetTimerElapsedTime+0x20>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
}
 8000e9c:	1ac0      	subs	r0, r0, r3
 8000e9e:	4770      	bx	lr
 8000ea0:	40002800 	.word	0x40002800
 8000ea4:	200000d8 	.word	0x200000d8

08000ea8 <TIMER_IF_GetTimerValue>:
  if (RTC_Initialized == true)
 8000ea8:	4b07      	ldr	r3, [pc, #28]	; (8000ec8 <TIMER_IF_GetTimerValue+0x20>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	b153      	cbz	r3, 8000ec4 <TIMER_IF_GetTimerValue+0x1c>
 8000eae:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <TIMER_IF_GetTimerValue+0x24>)
 8000eb0:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000eb2:	e001      	b.n	8000eb8 <TIMER_IF_GetTimerValue+0x10>
 8000eb4:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <TIMER_IF_GetTimerValue+0x24>)
 8000eb6:	6898      	ldr	r0, [r3, #8]
 8000eb8:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <TIMER_IF_GetTimerValue+0x24>)
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	4283      	cmp	r3, r0
 8000ebe:	d1f9      	bne.n	8000eb4 <TIMER_IF_GetTimerValue+0xc>
  return UINT32_MAX - ssr;
 8000ec0:	43c0      	mvns	r0, r0
 8000ec2:	4770      	bx	lr
  uint32_t ret = 0;
 8000ec4:	2000      	movs	r0, #0
}
 8000ec6:	4770      	bx	lr
 8000ec8:	200000d5 	.word	0x200000d5
 8000ecc:	40002800 	.word	0x40002800

08000ed0 <TIMER_IF_GetMinimumTimeout>:
}
 8000ed0:	2003      	movs	r0, #3
 8000ed2:	4770      	bx	lr

08000ed4 <TIMER_IF_Convert_ms2Tick>:
{
 8000ed4:	b508      	push	{r3, lr}
 8000ed6:	4601      	mov	r1, r0
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8000ed8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000edc:	2300      	movs	r3, #0
 8000ede:	0280      	lsls	r0, r0, #10
 8000ee0:	0d89      	lsrs	r1, r1, #22
 8000ee2:	f7ff fb39 	bl	8000558 <__aeabi_uldivmod>
}
 8000ee6:	bd08      	pop	{r3, pc}

08000ee8 <TIMER_IF_Convert_Tick2ms>:
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8000ee8:	0ec2      	lsrs	r2, r0, #27
 8000eea:	0143      	lsls	r3, r0, #5
 8000eec:	1a1b      	subs	r3, r3, r0
 8000eee:	f162 0200 	sbc.w	r2, r2, #0
 8000ef2:	0092      	lsls	r2, r2, #2
 8000ef4:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	181b      	adds	r3, r3, r0
 8000efc:	f142 0000 	adc.w	r0, r2, #0
 8000f00:	00c0      	lsls	r0, r0, #3
 8000f02:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8000f06:	f3c3 13d5 	ubfx	r3, r3, #7, #22
}
 8000f0a:	ea43 5080 	orr.w	r0, r3, r0, lsl #22
 8000f0e:	4770      	bx	lr

08000f10 <TIMER_IF_StopTimer>:
{
 8000f10:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000f12:	4b07      	ldr	r3, [pc, #28]	; (8000f30 <TIMER_IF_StopTimer+0x20>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	65da      	str	r2, [r3, #92]	; 0x5c
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000f18:	4c06      	ldr	r4, [pc, #24]	; (8000f34 <TIMER_IF_StopTimer+0x24>)
 8000f1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f1e:	4620      	mov	r0, r4
 8000f20:	f002 fcd2 	bl	80038c8 <HAL_RTC_DeactivateAlarm>
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000f24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f28:	6323      	str	r3, [r4, #48]	; 0x30
}
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	bd10      	pop	{r4, pc}
 8000f2e:	bf00      	nop
 8000f30:	40002800 	.word	0x40002800
 8000f34:	20000090 	.word	0x20000090

08000f38 <TIMER_IF_BkUp_Write_MSBticks>:
{
 8000f38:	b508      	push	{r3, lr}
 8000f3a:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8000f3c:	2102      	movs	r1, #2
 8000f3e:	4802      	ldr	r0, [pc, #8]	; (8000f48 <TIMER_IF_BkUp_Write_MSBticks+0x10>)
 8000f40:	f002 ff0b 	bl	8003d5a <HAL_RTCEx_BKUPWrite>
}
 8000f44:	bd08      	pop	{r3, pc}
 8000f46:	bf00      	nop
 8000f48:	20000090 	.word	0x20000090

08000f4c <TIMER_IF_Init>:
{
 8000f4c:	b538      	push	{r3, r4, r5, lr}
  if (RTC_Initialized == false)
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <TIMER_IF_Init+0x40>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	b10b      	cbz	r3, 8000f58 <TIMER_IF_Init+0xc>
}
 8000f54:	2000      	movs	r0, #0
 8000f56:	bd38      	pop	{r3, r4, r5, pc}
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000f58:	4c0d      	ldr	r4, [pc, #52]	; (8000f90 <TIMER_IF_Init+0x44>)
 8000f5a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8000f5e:	6325      	str	r5, [r4, #48]	; 0x30
    MX_RTC_Init();
 8000f60:	f7ff fdc4 	bl	8000aec <MX_RTC_Init>
    TIMER_IF_StopTimer();
 8000f64:	f7ff ffd4 	bl	8000f10 <TIMER_IF_StopTimer>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000f68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	f002 fcab 	bl	80038c8 <HAL_RTC_DeactivateAlarm>
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000f72:	6325      	str	r5, [r4, #48]	; 0x30
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000f74:	4620      	mov	r0, r4
 8000f76:	f002 fe8f 	bl	8003c98 <HAL_RTCEx_EnableBypassShadow>
    TIMER_IF_BkUp_Write_MSBticks(0);
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f7ff ffdc 	bl	8000f38 <TIMER_IF_BkUp_Write_MSBticks>
    TIMER_IF_SetTimerContext();
 8000f80:	f7ff ff68 	bl	8000e54 <TIMER_IF_SetTimerContext>
    RTC_Initialized = true;
 8000f84:	4b01      	ldr	r3, [pc, #4]	; (8000f8c <TIMER_IF_Init+0x40>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	701a      	strb	r2, [r3, #0]
 8000f8a:	e7e3      	b.n	8000f54 <TIMER_IF_Init+0x8>
 8000f8c:	200000d5 	.word	0x200000d5
 8000f90:	20000090 	.word	0x20000090

08000f94 <TIMER_IF_BkUp_Write_Seconds>:
{
 8000f94:	b508      	push	{r3, lr}
 8000f96:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4802      	ldr	r0, [pc, #8]	; (8000fa4 <TIMER_IF_BkUp_Write_Seconds+0x10>)
 8000f9c:	f002 fedd 	bl	8003d5a <HAL_RTCEx_BKUPWrite>
}
 8000fa0:	bd08      	pop	{r3, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000090 	.word	0x20000090

08000fa8 <TIMER_IF_BkUp_Write_SubSeconds>:
{
 8000fa8:	b508      	push	{r3, lr}
 8000faa:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8000fac:	2101      	movs	r1, #1
 8000fae:	4802      	ldr	r0, [pc, #8]	; (8000fb8 <TIMER_IF_BkUp_Write_SubSeconds+0x10>)
 8000fb0:	f002 fed3 	bl	8003d5a <HAL_RTCEx_BKUPWrite>
}
 8000fb4:	bd08      	pop	{r3, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000090 	.word	0x20000090

08000fbc <TIMER_IF_StartTimer>:
{
 8000fbc:	b510      	push	{r4, lr}
 8000fbe:	b08c      	sub	sp, #48	; 0x30
 8000fc0:	4604      	mov	r4, r0
  RTC_AlarmTypeDef sAlarm = {0};
 8000fc2:	222c      	movs	r2, #44	; 0x2c
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	a801      	add	r0, sp, #4
 8000fc8:	f007 fbc4 	bl	8008754 <memset>
  TIMER_IF_StopTimer();
 8000fcc:	f7ff ffa0 	bl	8000f10 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8000fd0:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <TIMER_IF_StartTimer+0x48>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	441c      	add	r4, r3
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8000fda:	43e4      	mvns	r4, r4
 8000fdc:	9402      	str	r4, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000fde:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000fe0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000fe4:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8000fe6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fea:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000fec:	2201      	movs	r2, #1
 8000fee:	a901      	add	r1, sp, #4
 8000ff0:	4805      	ldr	r0, [pc, #20]	; (8001008 <TIMER_IF_StartTimer+0x4c>)
 8000ff2:	f002 fd95 	bl	8003b20 <HAL_RTC_SetAlarm_IT>
 8000ff6:	b910      	cbnz	r0, 8000ffe <TIMER_IF_StartTimer+0x42>
}
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	b00c      	add	sp, #48	; 0x30
 8000ffc:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000ffe:	f7ff fd1d 	bl	8000a3c <Error_Handler>
 8001002:	e7f9      	b.n	8000ff8 <TIMER_IF_StartTimer+0x3c>
 8001004:	200000d8 	.word	0x200000d8
 8001008:	20000090 	.word	0x20000090

0800100c <TIMER_IF_BkUp_Read_MSBticks>:
{
 800100c:	b508      	push	{r3, lr}
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 800100e:	2102      	movs	r1, #2
 8001010:	4801      	ldr	r0, [pc, #4]	; (8001018 <TIMER_IF_BkUp_Read_MSBticks+0xc>)
 8001012:	f002 fea9 	bl	8003d68 <HAL_RTCEx_BKUPRead>
}
 8001016:	bd08      	pop	{r3, pc}
 8001018:	20000090 	.word	0x20000090

0800101c <TIMER_IF_GetTime>:
{
 800101c:	b538      	push	{r3, r4, r5, lr}
 800101e:	4605      	mov	r5, r0
 8001020:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <TIMER_IF_GetTime+0x34>)
 8001022:	689c      	ldr	r4, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001024:	e001      	b.n	800102a <TIMER_IF_GetTime+0xe>
 8001026:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <TIMER_IF_GetTime+0x34>)
 8001028:	689c      	ldr	r4, [r3, #8]
 800102a:	4a09      	ldr	r2, [pc, #36]	; (8001050 <TIMER_IF_GetTime+0x34>)
 800102c:	6892      	ldr	r2, [r2, #8]
 800102e:	42a2      	cmp	r2, r4
 8001030:	d1f9      	bne.n	8001026 <TIMER_IF_GetTime+0xa>
  return UINT32_MAX - ssr;
 8001032:	43e4      	mvns	r4, r4
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8001034:	f7ff ffea 	bl	800100c <TIMER_IF_BkUp_Read_MSBticks>
  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8001038:	4623      	mov	r3, r4
  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 800103a:	0aa4      	lsrs	r4, r4, #10
 800103c:	ea44 5480 	orr.w	r4, r4, r0, lsl #22
  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8001040:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8001044:	f7ff ff50 	bl	8000ee8 <TIMER_IF_Convert_Tick2ms>
 8001048:	8028      	strh	r0, [r5, #0]
}
 800104a:	4620      	mov	r0, r4
 800104c:	bd38      	pop	{r3, r4, r5, pc}
 800104e:	bf00      	nop
 8001050:	40002800 	.word	0x40002800

08001054 <TIMER_IF_BkUp_Read_Seconds>:
{
 8001054:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8001056:	2100      	movs	r1, #0
 8001058:	4801      	ldr	r0, [pc, #4]	; (8001060 <TIMER_IF_BkUp_Read_Seconds+0xc>)
 800105a:	f002 fe85 	bl	8003d68 <HAL_RTCEx_BKUPRead>
}
 800105e:	bd08      	pop	{r3, pc}
 8001060:	20000090 	.word	0x20000090

08001064 <TIMER_IF_BkUp_Read_SubSeconds>:
{
 8001064:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8001066:	2101      	movs	r1, #1
 8001068:	4801      	ldr	r0, [pc, #4]	; (8001070 <TIMER_IF_BkUp_Read_SubSeconds+0xc>)
 800106a:	f002 fe7d 	bl	8003d68 <HAL_RTCEx_BKUPRead>
}
 800106e:	bd08      	pop	{r3, pc}
 8001070:	20000090 	.word	0x20000090

08001074 <TIMER_IF_DelayMs>:
{
 8001074:	b508      	push	{r3, lr}
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8001076:	f7ff ff2d 	bl	8000ed4 <TIMER_IF_Convert_ms2Tick>
 800107a:	4b0d      	ldr	r3, [pc, #52]	; (80010b0 <TIMER_IF_DelayMs+0x3c>)
 800107c:	6899      	ldr	r1, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800107e:	e001      	b.n	8001084 <TIMER_IF_DelayMs+0x10>
 8001080:	4b0b      	ldr	r3, [pc, #44]	; (80010b0 <TIMER_IF_DelayMs+0x3c>)
 8001082:	6899      	ldr	r1, [r3, #8]
 8001084:	4a0a      	ldr	r2, [pc, #40]	; (80010b0 <TIMER_IF_DelayMs+0x3c>)
 8001086:	6892      	ldr	r2, [r2, #8]
 8001088:	428a      	cmp	r2, r1
 800108a:	d1f9      	bne.n	8001080 <TIMER_IF_DelayMs+0xc>
  return UINT32_MAX - ssr;
 800108c:	43c9      	mvns	r1, r1
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800108e:	e00a      	b.n	80010a6 <TIMER_IF_DelayMs+0x32>
 8001090:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <TIMER_IF_DelayMs+0x3c>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	4a06      	ldr	r2, [pc, #24]	; (80010b0 <TIMER_IF_DelayMs+0x3c>)
 8001096:	6892      	ldr	r2, [r2, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001098:	429a      	cmp	r2, r3
 800109a:	d1f9      	bne.n	8001090 <TIMER_IF_DelayMs+0x1c>
  return UINT32_MAX - ssr;
 800109c:	43db      	mvns	r3, r3
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800109e:	1a5b      	subs	r3, r3, r1
 80010a0:	4283      	cmp	r3, r0
 80010a2:	d203      	bcs.n	80010ac <TIMER_IF_DelayMs+0x38>
    __NOP();
 80010a4:	bf00      	nop
 80010a6:	4b02      	ldr	r3, [pc, #8]	; (80010b0 <TIMER_IF_DelayMs+0x3c>)
 80010a8:	689b      	ldr	r3, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80010aa:	e7f3      	b.n	8001094 <TIMER_IF_DelayMs+0x20>
}
 80010ac:	bd08      	pop	{r3, pc}
 80010ae:	bf00      	nop
 80010b0:	40002800 	.word	0x40002800

080010b4 <HAL_RTC_AlarmAEventCallback>:
{
 80010b4:	b508      	push	{r3, lr}
  UTIL_TIMER_IRQ_MAP_PROCESS();
 80010b6:	f007 f9a5 	bl	8008404 <UTIL_TIMER_IRQ_Handler>
}
 80010ba:	bd08      	pop	{r3, pc}

080010bc <HAL_RTCEx_SSRUEventCallback>:
{
 80010bc:	b508      	push	{r3, lr}
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 80010be:	f7ff ffa5 	bl	800100c <TIMER_IF_BkUp_Read_MSBticks>
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 80010c2:	3001      	adds	r0, #1
 80010c4:	f7ff ff38 	bl	8000f38 <TIMER_IF_BkUp_Write_MSBticks>
}
 80010c8:	bd08      	pop	{r3, pc}
	...

080010cc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80010cc:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010ce:	4817      	ldr	r0, [pc, #92]	; (800112c <MX_USART2_UART_Init+0x60>)
 80010d0:	4b17      	ldr	r3, [pc, #92]	; (8001130 <MX_USART2_UART_Init+0x64>)
 80010d2:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 80010d4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80010d8:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010da:	2300      	movs	r3, #0
 80010dc:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010de:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010e0:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010e2:	220c      	movs	r2, #12
 80010e4:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010e6:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010e8:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ea:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010ec:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ee:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010f0:	f004 f996 	bl	8005420 <HAL_UART_Init>
 80010f4:	b970      	cbnz	r0, 8001114 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010f6:	2100      	movs	r1, #0
 80010f8:	480c      	ldr	r0, [pc, #48]	; (800112c <MX_USART2_UART_Init+0x60>)
 80010fa:	f004 fb46 	bl	800578a <HAL_UARTEx_SetTxFifoThreshold>
 80010fe:	b960      	cbnz	r0, 800111a <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001100:	2100      	movs	r1, #0
 8001102:	480a      	ldr	r0, [pc, #40]	; (800112c <MX_USART2_UART_Init+0x60>)
 8001104:	f004 fb66 	bl	80057d4 <HAL_UARTEx_SetRxFifoThreshold>
 8001108:	b950      	cbnz	r0, 8001120 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 800110a:	4808      	ldr	r0, [pc, #32]	; (800112c <MX_USART2_UART_Init+0x60>)
 800110c:	f004 fb19 	bl	8005742 <HAL_UARTEx_EnableFifoMode>
 8001110:	b948      	cbnz	r0, 8001126 <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001112:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001114:	f7ff fc92 	bl	8000a3c <Error_Handler>
 8001118:	e7ed      	b.n	80010f6 <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 800111a:	f7ff fc8f 	bl	8000a3c <Error_Handler>
 800111e:	e7ef      	b.n	8001100 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8001120:	f7ff fc8c 	bl	8000a3c <Error_Handler>
 8001124:	e7f1      	b.n	800110a <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8001126:	f7ff fc89 	bl	8000a3c <Error_Handler>
}
 800112a:	e7f2      	b.n	8001112 <MX_USART2_UART_Init+0x46>
 800112c:	2000013c 	.word	0x2000013c
 8001130:	40004400 	.word	0x40004400

08001134 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001134:	b530      	push	{r4, r5, lr}
 8001136:	b097      	sub	sp, #92	; 0x5c
 8001138:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113a:	2100      	movs	r1, #0
 800113c:	9111      	str	r1, [sp, #68]	; 0x44
 800113e:	9112      	str	r1, [sp, #72]	; 0x48
 8001140:	9113      	str	r1, [sp, #76]	; 0x4c
 8001142:	9114      	str	r1, [sp, #80]	; 0x50
 8001144:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001146:	2238      	movs	r2, #56	; 0x38
 8001148:	a803      	add	r0, sp, #12
 800114a:	f007 fb03 	bl	8008754 <memset>
  if(uartHandle->Instance==USART2)
 800114e:	6822      	ldr	r2, [r4, #0]
 8001150:	4b2d      	ldr	r3, [pc, #180]	; (8001208 <HAL_UART_MspInit+0xd4>)
 8001152:	429a      	cmp	r2, r3
 8001154:	d001      	beq.n	800115a <HAL_UART_MspInit+0x26>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001156:	b017      	add	sp, #92	; 0x5c
 8001158:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800115a:	2302      	movs	r3, #2
 800115c:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800115e:	4b2b      	ldr	r3, [pc, #172]	; (800120c <HAL_UART_MspInit+0xd8>)
 8001160:	9305      	str	r3, [sp, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001162:	a803      	add	r0, sp, #12
 8001164:	f002 fa66 	bl	8003634 <HAL_RCCEx_PeriphCLKConfig>
 8001168:	2800      	cmp	r0, #0
 800116a:	d144      	bne.n	80011f6 <HAL_UART_MspInit+0xc2>
  SET_BIT(RCC->APB1ENR1, Periphs);
 800116c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001170:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001172:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001176:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001178:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800117a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800117e:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001180:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001182:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001184:	f042 0201 	orr.w	r2, r2, #1
 8001188:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800118a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001192:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8001194:	230c      	movs	r3, #12
 8001196:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001198:	2302      	movs	r3, #2
 800119a:	9312      	str	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2500      	movs	r5, #0
 800119e:	9513      	str	r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a0:	2303      	movs	r3, #3
 80011a2:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011a4:	2307      	movs	r3, #7
 80011a6:	9315      	str	r3, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a8:	a911      	add	r1, sp, #68	; 0x44
 80011aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ae:	f001 fa05 	bl	80025bc <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel5;
 80011b2:	4817      	ldr	r0, [pc, #92]	; (8001210 <HAL_UART_MspInit+0xdc>)
 80011b4:	4b17      	ldr	r3, [pc, #92]	; (8001214 <HAL_UART_MspInit+0xe0>)
 80011b6:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80011b8:	2314      	movs	r3, #20
 80011ba:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011bc:	2310      	movs	r3, #16
 80011be:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c0:	60c5      	str	r5, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011c2:	2380      	movs	r3, #128	; 0x80
 80011c4:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011c6:	6145      	str	r5, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011c8:	6185      	str	r5, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80011ca:	61c5      	str	r5, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011cc:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80011ce:	f000 ffd3 	bl	8002178 <HAL_DMA_Init>
 80011d2:	b998      	cbnz	r0, 80011fc <HAL_UART_MspInit+0xc8>
    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80011d4:	2110      	movs	r1, #16
 80011d6:	480e      	ldr	r0, [pc, #56]	; (8001210 <HAL_UART_MspInit+0xdc>)
 80011d8:	f001 f9d0 	bl	800257c <HAL_DMA_ConfigChannelAttributes>
 80011dc:	b988      	cbnz	r0, 8001202 <HAL_UART_MspInit+0xce>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80011de:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <HAL_UART_MspInit+0xdc>)
 80011e0:	67e3      	str	r3, [r4, #124]	; 0x7c
 80011e2:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2102      	movs	r1, #2
 80011e8:	2025      	movs	r0, #37	; 0x25
 80011ea:	f000 fefd 	bl	8001fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011ee:	2025      	movs	r0, #37	; 0x25
 80011f0:	f000 ff32 	bl	8002058 <HAL_NVIC_EnableIRQ>
}
 80011f4:	e7af      	b.n	8001156 <HAL_UART_MspInit+0x22>
      Error_Handler();
 80011f6:	f7ff fc21 	bl	8000a3c <Error_Handler>
 80011fa:	e7b7      	b.n	800116c <HAL_UART_MspInit+0x38>
      Error_Handler();
 80011fc:	f7ff fc1e 	bl	8000a3c <Error_Handler>
 8001200:	e7e8      	b.n	80011d4 <HAL_UART_MspInit+0xa0>
      Error_Handler();
 8001202:	f7ff fc1b 	bl	8000a3c <Error_Handler>
 8001206:	e7ea      	b.n	80011de <HAL_UART_MspInit+0xaa>
 8001208:	40004400 	.word	0x40004400
 800120c:	000c0004 	.word	0x000c0004
 8001210:	200000dc 	.word	0x200000dc
 8001214:	40020058 	.word	0x40020058

08001218 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART2)
 8001218:	6802      	ldr	r2, [r0, #0]
 800121a:	4b0c      	ldr	r3, [pc, #48]	; (800124c <HAL_UART_MspDeInit+0x34>)
 800121c:	429a      	cmp	r2, r3
 800121e:	d000      	beq.n	8001222 <HAL_UART_MspDeInit+0xa>
 8001220:	4770      	bx	lr
{
 8001222:	b510      	push	{r4, lr}
 8001224:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8001226:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800122a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800122c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001230:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8001232:	210c      	movs	r1, #12
 8001234:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001238:	f001 fa92 	bl	8002760 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800123c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800123e:	f001 f80d 	bl	800225c <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001242:	2025      	movs	r0, #37	; 0x25
 8001244:	f000 ff16 	bl	8002074 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001248:	bd10      	pop	{r4, pc}
 800124a:	bf00      	nop
 800124c:	40004400 	.word	0x40004400

08001250 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8001250:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8001252:	4b07      	ldr	r3, [pc, #28]	; (8001270 <vcom_Init+0x20>)
 8001254:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 8001256:	f7ff fafd 	bl	8000854 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800125a:	f7ff ff37 	bl	80010cc <MX_USART2_UART_Init>
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR1, ExtiLine);
 800125e:	4a05      	ldr	r2, [pc, #20]	; (8001274 <vcom_Init+0x24>)
 8001260:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8001264:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001268:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 800126c:	2000      	movs	r0, #0
 800126e:	bd08      	pop	{r3, pc}
 8001270:	200001d4 	.word	0x200001d4
 8001274:	58000800 	.word	0x58000800

08001278 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8001278:	b508      	push	{r3, lr}
  SET_BIT(RCC->APB1RSTR1, Periphs);
 800127a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800127e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001280:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001284:	639a      	str	r2, [r3, #56]	; 0x38
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8001286:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001288:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800128c:	639a      	str	r2, [r3, #56]	; 0x38
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
  __HAL_RCC_USART2_RELEASE_RESET();

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 800128e:	4804      	ldr	r0, [pc, #16]	; (80012a0 <vcom_DeInit+0x28>)
 8001290:	f7ff ffc2 	bl	8001218 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8001294:	200f      	movs	r0, #15
 8001296:	f000 feed 	bl	8002074 <HAL_NVIC_DisableIRQ>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 800129a:	2000      	movs	r0, #0
 800129c:	bd08      	pop	{r3, pc}
 800129e:	bf00      	nop
 80012a0:	2000013c 	.word	0x2000013c

080012a4 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80012a4:	b508      	push	{r3, lr}
 80012a6:	460a      	mov	r2, r1
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 80012a8:	4601      	mov	r1, r0
 80012aa:	4802      	ldr	r0, [pc, #8]	; (80012b4 <vcom_Trace_DMA+0x10>)
 80012ac:	f003 f93a 	bl	8004524 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 80012b0:	2000      	movs	r0, #0
 80012b2:	bd08      	pop	{r3, pc}
 80012b4:	2000013c 	.word	0x2000013c

080012b8 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80012b8:	b510      	push	{r4, lr}
 80012ba:	b082      	sub	sp, #8

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80012bc:	4b12      	ldr	r3, [pc, #72]	; (8001308 <vcom_ReceiveInit+0x50>)
 80012be:	6018      	str	r0, [r3, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80012c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80012c4:	9300      	str	r3, [sp, #0]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 80012c6:	ab02      	add	r3, sp, #8
 80012c8:	e913 0006 	ldmdb	r3, {r1, r2}
 80012cc:	480f      	ldr	r0, [pc, #60]	; (800130c <vcom_ReceiveInit+0x54>)
 80012ce:	f004 f9e0 	bl	8005692 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <vcom_ReceiveInit+0x54>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	69da      	ldr	r2, [r3, #28]
 80012d8:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80012dc:	d1f9      	bne.n	80012d2 <vcom_ReceiveInit+0x1a>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 80012de:	69da      	ldr	r2, [r3, #28]
 80012e0:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 80012e4:	d0fb      	beq.n	80012de <vcom_ReceiveInit+0x26>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 80012e6:	689a      	ldr	r2, [r3, #8]
 80012e8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80012ec:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 80012ee:	4c07      	ldr	r4, [pc, #28]	; (800130c <vcom_ReceiveInit+0x54>)
 80012f0:	4620      	mov	r0, r4
 80012f2:	f004 fa0f 	bl	8005714 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 80012f6:	2201      	movs	r2, #1
 80012f8:	4905      	ldr	r1, [pc, #20]	; (8001310 <vcom_ReceiveInit+0x58>)
 80012fa:	4620      	mov	r0, r4
 80012fc:	f004 f962 	bl	80055c4 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8001300:	2000      	movs	r0, #0
 8001302:	b002      	add	sp, #8
 8001304:	bd10      	pop	{r4, pc}
 8001306:	bf00      	nop
 8001308:	200001d0 	.word	0x200001d0
 800130c:	2000013c 	.word	0x2000013c
 8001310:	200001d8 	.word	0x200001d8

08001314 <vcom_Resume>:

void vcom_Resume(void)
{
 8001314:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001316:	4807      	ldr	r0, [pc, #28]	; (8001334 <vcom_Resume+0x20>)
 8001318:	f004 f882 	bl	8005420 <HAL_UART_Init>
 800131c:	b920      	cbnz	r0, 8001328 <vcom_Resume+0x14>
  {
    Error_Handler();
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800131e:	4806      	ldr	r0, [pc, #24]	; (8001338 <vcom_Resume+0x24>)
 8001320:	f000 ff2a 	bl	8002178 <HAL_DMA_Init>
 8001324:	b918      	cbnz	r0, 800132e <vcom_Resume+0x1a>
    Error_Handler();
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8001326:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001328:	f7ff fb88 	bl	8000a3c <Error_Handler>
 800132c:	e7f7      	b.n	800131e <vcom_Resume+0xa>
    Error_Handler();
 800132e:	f7ff fb85 	bl	8000a3c <Error_Handler>
}
 8001332:	e7f8      	b.n	8001326 <vcom_Resume+0x12>
 8001334:	2000013c 	.word	0x2000013c
 8001338:	200000dc 	.word	0x200000dc

0800133c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800133c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 800133e:	6802      	ldr	r2, [r0, #0]
 8001340:	4b04      	ldr	r3, [pc, #16]	; (8001354 <HAL_UART_TxCpltCallback+0x18>)
 8001342:	429a      	cmp	r2, r3
 8001344:	d000      	beq.n	8001348 <HAL_UART_TxCpltCallback+0xc>
    TxCpltCallback(NULL);
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8001346:	bd08      	pop	{r3, pc}
    TxCpltCallback(NULL);
 8001348:	4b03      	ldr	r3, [pc, #12]	; (8001358 <HAL_UART_TxCpltCallback+0x1c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2000      	movs	r0, #0
 800134e:	4798      	blx	r3
}
 8001350:	e7f9      	b.n	8001346 <HAL_UART_TxCpltCallback+0xa>
 8001352:	bf00      	nop
 8001354:	40004400 	.word	0x40004400
 8001358:	200001d4 	.word	0x200001d4

0800135c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 800135c:	6802      	ldr	r2, [r0, #0]
 800135e:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <HAL_UART_RxCpltCallback+0x2c>)
 8001360:	429a      	cmp	r2, r3
 8001362:	d000      	beq.n	8001366 <HAL_UART_RxCpltCallback+0xa>
 8001364:	4770      	bx	lr
{
 8001366:	b510      	push	{r4, lr}
 8001368:	4604      	mov	r4, r0
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 800136a:	4b08      	ldr	r3, [pc, #32]	; (800138c <HAL_UART_RxCpltCallback+0x30>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	b12b      	cbz	r3, 800137c <HAL_UART_RxCpltCallback+0x20>
 8001370:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001374:	b912      	cbnz	r2, 800137c <HAL_UART_RxCpltCallback+0x20>
    {
      RxCpltCallback(&charRx, 1, 0);
 8001376:	2101      	movs	r1, #1
 8001378:	4805      	ldr	r0, [pc, #20]	; (8001390 <HAL_UART_RxCpltCallback+0x34>)
 800137a:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 800137c:	2201      	movs	r2, #1
 800137e:	4904      	ldr	r1, [pc, #16]	; (8001390 <HAL_UART_RxCpltCallback+0x34>)
 8001380:	4620      	mov	r0, r4
 8001382:	f004 f91f 	bl	80055c4 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8001386:	bd10      	pop	{r4, pc}
 8001388:	40004400 	.word	0x40004400
 800138c:	200001d0 	.word	0x200001d0
 8001390:	200001d8 	.word	0x200001d8

08001394 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001394:	480d      	ldr	r0, [pc, #52]	; (80013cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001396:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001398:	f000 fdd7 	bl	8001f4a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800139c:	480c      	ldr	r0, [pc, #48]	; (80013d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800139e:	490d      	ldr	r1, [pc, #52]	; (80013d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013a0:	4a0d      	ldr	r2, [pc, #52]	; (80013d8 <LoopForever+0xe>)
  movs r3, #0
 80013a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013a4:	e002      	b.n	80013ac <LoopCopyDataInit>

080013a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013aa:	3304      	adds	r3, #4

080013ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b0:	d3f9      	bcc.n	80013a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013b2:	4a0a      	ldr	r2, [pc, #40]	; (80013dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80013b4:	4c0a      	ldr	r4, [pc, #40]	; (80013e0 <LoopForever+0x16>)
  movs r3, #0
 80013b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013b8:	e001      	b.n	80013be <LoopFillZerobss>

080013ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013bc:	3204      	adds	r2, #4

080013be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c0:	d3fb      	bcc.n	80013ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013c2:	f007 f9cf 	bl	8008764 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013c6:	f7ff fb82 	bl	8000ace <main>

080013ca <LoopForever>:

LoopForever:
    b LoopForever
 80013ca:	e7fe      	b.n	80013ca <LoopForever>
  ldr   r0, =_estack
 80013cc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80013d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d4:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80013d8:	08009060 	.word	0x08009060
  ldr r2, =_sbss
 80013dc:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80013e0:	20000920 	.word	0x20000920

080013e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013e4:	e7fe      	b.n	80013e4 <ADC_IRQHandler>

080013e6 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 80013e6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 80013e8:	f7ff fca6 	bl	8000d38 <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 80013ec:	f000 f996 	bl	800171c <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 80013f0:	bd08      	pop	{r3, pc}

080013f2 <MX_SubGHz_Phy_Process>:

void MX_SubGHz_Phy_Process(void)
{
 80013f2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80013f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80013f8:	f006 fdf8 	bl	8007fec <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 80013fc:	bd08      	pop	{r3, pc}
	...

08001400 <Tb_OnRxTimeout>:
  /* USER CODE END OnRxError */
}


static void Tb_OnRxTimeout(void)
{
 8001400:	b500      	push	{lr}
 8001402:	b083      	sub	sp, #12
	/* USER CODE BEGIN OnRxTimeout */
	if(Testbench_State == TB_RX_SYNCH){
 8001404:	4b16      	ldr	r3, [pc, #88]	; (8001460 <Tb_OnRxTimeout+0x60>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b02      	cmp	r3, #2
 800140a:	d11c      	bne.n	8001446 <Tb_OnRxTimeout+0x46>
		rx_synch_flag = false; // timeout for the REPLY synch frame from TX Node
 800140c:	4b15      	ldr	r3, [pc, #84]	; (8001464 <Tb_OnRxTimeout+0x64>)
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
		synch_retransmit_ctr++;
 8001412:	4a15      	ldr	r2, [pc, #84]	; (8001468 <Tb_OnRxTimeout+0x68>)
 8001414:	6813      	ldr	r3, [r2, #0]
 8001416:	3301      	adds	r3, #1
 8001418:	6013      	str	r3, [r2, #0]
		if (synch_retransmit_ctr == MAX_SYNCH_RETRIES){
 800141a:	2b32      	cmp	r3, #50	; 0x32
 800141c:	d007      	beq.n	800142e <Tb_OnRxTimeout+0x2e>
			synch_retransmit_ctr = 0;
			APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxTimeout - RX SYNCH TIMEOUT MAX RETRIES CTR: %d\n\r", synch_retransmit_ctr);
			Testbench_State = TB_WAIT_USER_TRIG; // max retries reached - wait for user input
		}
		  else{
			  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxTimeout - RX SYNCH TIMEOUT CTR: %d\n\r", synch_retransmit_ctr);
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	4b12      	ldr	r3, [pc, #72]	; (800146c <Tb_OnRxTimeout+0x6c>)
 8001422:	2201      	movs	r2, #1
 8001424:	2100      	movs	r1, #0
 8001426:	4610      	mov	r0, r2
 8001428:	f006 fc82 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
 800142c:	e011      	b.n	8001452 <Tb_OnRxTimeout+0x52>
			synch_retransmit_ctr = 0;
 800142e:	2100      	movs	r1, #0
 8001430:	6011      	str	r1, [r2, #0]
			APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxTimeout - RX SYNCH TIMEOUT MAX RETRIES CTR: %d\n\r", synch_retransmit_ctr);
 8001432:	9100      	str	r1, [sp, #0]
 8001434:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <Tb_OnRxTimeout+0x70>)
 8001436:	2201      	movs	r2, #1
 8001438:	4610      	mov	r0, r2
 800143a:	f006 fc79 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
			Testbench_State = TB_WAIT_USER_TRIG; // max retries reached - wait for user input
 800143e:	4b08      	ldr	r3, [pc, #32]	; (8001460 <Tb_OnRxTimeout+0x60>)
 8001440:	2206      	movs	r2, #6
 8001442:	701a      	strb	r2, [r3, #0]
 8001444:	e005      	b.n	8001452 <Tb_OnRxTimeout+0x52>
			  // Remain in TB_RX_SYNCH state - send new synch frame
		  }
	}
	else{
		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxTimeout\n\r");
 8001446:	4b0b      	ldr	r3, [pc, #44]	; (8001474 <Tb_OnRxTimeout+0x74>)
 8001448:	2201      	movs	r2, #1
 800144a:	2100      	movs	r1, #0
 800144c:	4610      	mov	r0, r2
 800144e:	f006 fc6f 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	}
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001452:	2100      	movs	r1, #0
 8001454:	2001      	movs	r0, #1
 8001456:	f006 fd95 	bl	8007f84 <UTIL_SEQ_SetTask>
	/* USER CODE END OnRxTimeout */
}
 800145a:	b003      	add	sp, #12
 800145c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001460:	20000000 	.word	0x20000000
 8001464:	20000002 	.word	0x20000002
 8001468:	2000040c 	.word	0x2000040c
 800146c:	080088cc 	.word	0x080088cc
 8001470:	08008894 	.word	0x08008894
 8001474:	080088f8 	.word	0x080088f8

08001478 <Tb_OnRxError>:
{
 8001478:	b508      	push	{r3, lr}
  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxError: PKT ERROR\r");
 800147a:	4b05      	ldr	r3, [pc, #20]	; (8001490 <Tb_OnRxError+0x18>)
 800147c:	2201      	movs	r2, #1
 800147e:	2100      	movs	r1, #0
 8001480:	4610      	mov	r0, r2
 8001482:	f006 fc55 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001486:	2100      	movs	r1, #0
 8001488:	2001      	movs	r0, #1
 800148a:	f006 fd7b 	bl	8007f84 <UTIL_SEQ_SetTask>
}
 800148e:	bd08      	pop	{r3, pc}
 8001490:	0800890c 	.word	0x0800890c

08001494 <Tb_OnTxTimeout>:
{
 8001494:	b508      	push	{r3, lr}
	APP_LOG(TS_ON, VLEVEL_L, "Tb_OnTxTimeout\n\r");
 8001496:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <Tb_OnTxTimeout+0x20>)
 8001498:	2201      	movs	r2, #1
 800149a:	2100      	movs	r1, #0
 800149c:	4610      	mov	r0, r2
 800149e:	f006 fc47 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	Testbench_State = TB_ERROR; // TX should not Timeout
 80014a2:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <Tb_OnTxTimeout+0x24>)
 80014a4:	2208      	movs	r2, #8
 80014a6:	701a      	strb	r2, [r3, #0]
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 80014a8:	2100      	movs	r1, #0
 80014aa:	2001      	movs	r0, #1
 80014ac:	f006 fd6a 	bl	8007f84 <UTIL_SEQ_SetTask>
}
 80014b0:	bd08      	pop	{r3, pc}
 80014b2:	bf00      	nop
 80014b4:	08008928 	.word	0x08008928
 80014b8:	20000000 	.word	0x20000000

080014bc <Tb_OnTxDone>:
{
 80014bc:	b530      	push	{r4, r5, lr}
 80014be:	b083      	sub	sp, #12
	uint32_t current_time = HAL_GetTick();
 80014c0:	f7ff fc6e 	bl	8000da0 <HAL_GetTick>
	float delta = (float)(current_time - tx_start_timestamp)/1024; // transmission time on air in seconds
 80014c4:	4b25      	ldr	r3, [pc, #148]	; (800155c <Tb_OnTxDone+0xa0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	1ac0      	subs	r0, r0, r3
 80014ca:	f7fe ffc7 	bl	800045c <__aeabi_ui2f>
 80014ce:	f04f 516a 	mov.w	r1, #981467136	; 0x3a800000
 80014d2:	f7fe fe59 	bl	8000188 <__aeabi_fmul>
 80014d6:	4604      	mov	r4, r0
	int deltaInt = (int)delta;
 80014d8:	f7ff f818 	bl	800050c <__aeabi_f2iz>
 80014dc:	4605      	mov	r5, r0
	int deltaDec = (int)((delta - deltaInt) * 1000);
 80014de:	f7fe ffc1 	bl	8000464 <__aeabi_i2f>
 80014e2:	4601      	mov	r1, r0
 80014e4:	4620      	mov	r0, r4
 80014e6:	f7fe ff07 	bl	80002f8 <__aeabi_fsub>
 80014ea:	491d      	ldr	r1, [pc, #116]	; (8001560 <Tb_OnTxDone+0xa4>)
 80014ec:	f7fe fe4c 	bl	8000188 <__aeabi_fmul>
 80014f0:	f7ff f80c 	bl	800050c <__aeabi_f2iz>
	if (Testbench_State == TB_TX){
 80014f4:	4b1b      	ldr	r3, [pc, #108]	; (8001564 <Tb_OnTxDone+0xa8>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b03      	cmp	r3, #3
 80014fa:	d009      	beq.n	8001510 <Tb_OnTxDone+0x54>
	else if(Testbench_State == TB_TX_SYNCH){
 80014fc:	2b05      	cmp	r3, #5
 80014fe:	d013      	beq.n	8001528 <Tb_OnTxDone+0x6c>
	else if(Testbench_State == TB_RX_SYNCH){
 8001500:	2b02      	cmp	r3, #2
 8001502:	d01b      	beq.n	800153c <Tb_OnTxDone+0x80>
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001504:	2100      	movs	r1, #0
 8001506:	2001      	movs	r0, #1
 8001508:	f006 fd3c 	bl	8007f84 <UTIL_SEQ_SetTask>
}
 800150c:	b003      	add	sp, #12
 800150e:	bd30      	pop	{r4, r5, pc}
		Testbench_State = TB_TX_DONE;
 8001510:	4b14      	ldr	r3, [pc, #80]	; (8001564 <Tb_OnTxDone+0xa8>)
 8001512:	2204      	movs	r2, #4
 8001514:	701a      	strb	r2, [r3, #0]
		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnTxDone - TOA=%ds%03d\r", deltaInt, deltaDec);
 8001516:	9001      	str	r0, [sp, #4]
 8001518:	9500      	str	r5, [sp, #0]
 800151a:	4b13      	ldr	r3, [pc, #76]	; (8001568 <Tb_OnTxDone+0xac>)
 800151c:	2201      	movs	r2, #1
 800151e:	2100      	movs	r1, #0
 8001520:	4610      	mov	r0, r2
 8001522:	f006 fc05 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
 8001526:	e7ed      	b.n	8001504 <Tb_OnTxDone+0x48>
		Testbench_State = TB_TX_DONE;
 8001528:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <Tb_OnTxDone+0xa8>)
 800152a:	2204      	movs	r2, #4
 800152c:	701a      	strb	r2, [r3, #0]
		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnTxDone - TX SYNCH REPLY SENT\n\r");
 800152e:	4b0f      	ldr	r3, [pc, #60]	; (800156c <Tb_OnTxDone+0xb0>)
 8001530:	2201      	movs	r2, #1
 8001532:	2100      	movs	r1, #0
 8001534:	4610      	mov	r0, r2
 8001536:	f006 fbfb 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
 800153a:	e7e3      	b.n	8001504 <Tb_OnTxDone+0x48>
		rx_synch_flag = true; // Set synch flag
 800153c:	2401      	movs	r4, #1
 800153e:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <Tb_OnTxDone+0xb4>)
 8001540:	701c      	strb	r4, [r3, #0]
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); // BLUE Led
 8001542:	2200      	movs	r2, #0
 8001544:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001548:	480a      	ldr	r0, [pc, #40]	; (8001574 <Tb_OnTxDone+0xb8>)
 800154a:	f001 f987 	bl	800285c <HAL_GPIO_WritePin>
		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnTxDone - RX SYNCH FRAME SENT\n\r");
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <Tb_OnTxDone+0xbc>)
 8001550:	4622      	mov	r2, r4
 8001552:	2100      	movs	r1, #0
 8001554:	4620      	mov	r0, r4
 8001556:	f006 fbeb 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
 800155a:	e7d3      	b.n	8001504 <Tb_OnTxDone+0x48>
 800155c:	20000428 	.word	0x20000428
 8001560:	447a0000 	.word	0x447a0000
 8001564:	20000000 	.word	0x20000000
 8001568:	0800893c 	.word	0x0800893c
 800156c:	08008958 	.word	0x08008958
 8001570:	20000002 	.word	0x20000002
 8001574:	48000400 	.word	0x48000400
 8001578:	0800897c 	.word	0x0800897c

0800157c <Tb_OnTimerRxSynch>:
	UTIL_TIMER_SetPeriod(&timerRxSynch, rx_synch_timer_value_ms);
	UTIL_TIMER_Start(&timerRxSynch);
}


static void Tb_OnTimerRxSynch(void *context){
 800157c:	b530      	push	{r4, r5, lr}
 800157e:	b085      	sub	sp, #20
	uint32_t cycle_end_timestamp;
	cycle_end_timestamp = HAL_GetTick();
 8001580:	f7ff fc0e 	bl	8000da0 <HAL_GetTick>
	float delta = (float)(cycle_end_timestamp - cycle_start_timestamp)/1024;
 8001584:	4b1c      	ldr	r3, [pc, #112]	; (80015f8 <Tb_OnTimerRxSynch+0x7c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	1ac0      	subs	r0, r0, r3
 800158a:	f7fe ff67 	bl	800045c <__aeabi_ui2f>
 800158e:	f04f 516a 	mov.w	r1, #981467136	; 0x3a800000
 8001592:	f7fe fdf9 	bl	8000188 <__aeabi_fmul>
 8001596:	4605      	mov	r5, r0
	int deltaInt = (int)delta;
 8001598:	f7fe ffb8 	bl	800050c <__aeabi_f2iz>
 800159c:	4604      	mov	r4, r0
	int deltaDec = (int)((delta - deltaInt) * 1000);
 800159e:	f7fe ff61 	bl	8000464 <__aeabi_i2f>
 80015a2:	4601      	mov	r1, r0
 80015a4:	4628      	mov	r0, r5
 80015a6:	f7fe fea7 	bl	80002f8 <__aeabi_fsub>
 80015aa:	4914      	ldr	r1, [pc, #80]	; (80015fc <Tb_OnTimerRxSynch+0x80>)
 80015ac:	f7fe fdec 	bl	8000188 <__aeabi_fmul>
 80015b0:	f7fe ffac 	bl	800050c <__aeabi_f2iz>
	// This function is called at the end of a Full TX Power Cycle - Move to Next LoRa Data Rate
	APP_LOG(TS_ON, VLEVEL_L, "Cycle END - Packets Received (%d) - Cycle Time %ds%03d\n\r",
 80015b4:	9002      	str	r0, [sp, #8]
 80015b6:	9401      	str	r4, [sp, #4]
 80015b8:	4c11      	ldr	r4, [pc, #68]	; (8001600 <Tb_OnTimerRxSynch+0x84>)
 80015ba:	6823      	ldr	r3, [r4, #0]
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	4b11      	ldr	r3, [pc, #68]	; (8001604 <Tb_OnTimerRxSynch+0x88>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	2100      	movs	r1, #0
 80015c4:	4610      	mov	r0, r2
 80015c6:	f006 fbb3 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
			n_tx_ctr, deltaInt, deltaDec);
	n_tx_ctr = 0; // reset counter
 80015ca:	2300      	movs	r3, #0
 80015cc:	6023      	str	r3, [r4, #0]
	if (lora_data_rate == MAX_LORA_DR){
 80015ce:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <Tb_OnTimerRxSynch+0x8c>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b06      	cmp	r3, #6
 80015d4:	d00b      	beq.n	80015ee <Tb_OnTimerRxSynch+0x72>
		Testbench_State = TB_END; // all DR cycles completed
	}
	else{
		if (DR_CHANGE_MANUAL == 0){ // RX in Auto config
			lora_data_rate++; // Set Data Rate for next Cycle
 80015d6:	3301      	adds	r3, #1
 80015d8:	4a0b      	ldr	r2, [pc, #44]	; (8001608 <Tb_OnTimerRxSynch+0x8c>)
 80015da:	7013      	strb	r3, [r2, #0]
			Testbench_State = TB_RX_SYNCH; // run synch again
 80015dc:	4b0b      	ldr	r3, [pc, #44]	; (800160c <Tb_OnTimerRxSynch+0x90>)
 80015de:	2202      	movs	r2, #2
 80015e0:	701a      	strb	r2, [r3, #0]
		else{
			lora_data_rate++; // Set Data Rate for next Cycle
			Testbench_State = TB_WAIT_USER_TRIG; // Wait for User input to run synch again
		}
	}
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 80015e2:	2100      	movs	r1, #0
 80015e4:	2001      	movs	r0, #1
 80015e6:	f006 fccd 	bl	8007f84 <UTIL_SEQ_SetTask>
}
 80015ea:	b005      	add	sp, #20
 80015ec:	bd30      	pop	{r4, r5, pc}
		Testbench_State = TB_END; // all DR cycles completed
 80015ee:	4b07      	ldr	r3, [pc, #28]	; (800160c <Tb_OnTimerRxSynch+0x90>)
 80015f0:	2207      	movs	r2, #7
 80015f2:	701a      	strb	r2, [r3, #0]
 80015f4:	e7f5      	b.n	80015e2 <Tb_OnTimerRxSynch+0x66>
 80015f6:	bf00      	nop
 80015f8:	20000404 	.word	0x20000404
 80015fc:	447a0000 	.word	0x447a0000
 8001600:	20000408 	.word	0x20000408
 8001604:	080089a0 	.word	0x080089a0
 8001608:	20000001 	.word	0x20000001
 800160c:	20000000 	.word	0x20000000

08001610 <Tb_OnRxDone>:
{
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	b08b      	sub	sp, #44	; 0x2c
 8001614:	4607      	mov	r7, r0
 8001616:	460c      	mov	r4, r1
 8001618:	4615      	mov	r5, r2
 800161a:	461e      	mov	r6, r3
	memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 800161c:	22ff      	movs	r2, #255	; 0xff
 800161e:	2100      	movs	r1, #0
 8001620:	4833      	ldr	r0, [pc, #204]	; (80016f0 <Tb_OnRxDone+0xe0>)
 8001622:	f007 f897 	bl	8008754 <memset>
	RxBufferSize = size;
 8001626:	4b33      	ldr	r3, [pc, #204]	; (80016f4 <Tb_OnRxDone+0xe4>)
 8001628:	801c      	strh	r4, [r3, #0]
	if (RxBufferSize <= MAX_APP_BUFFER_SIZE)
 800162a:	2cff      	cmp	r4, #255	; 0xff
 800162c:	d927      	bls.n	800167e <Tb_OnRxDone+0x6e>
	APP_LOG(TS_ON, VLEVEL_L, "RSSI=%04ddBm; SNR=%03ddB; PAYLOAD(%d): KEY(%x%x%x) CTR(%02x%02x) DR(%02x) TXPWR(%02x)\r",
 800162e:	4830      	ldr	r0, [pc, #192]	; (80016f0 <Tb_OnRxDone+0xe0>)
 8001630:	7803      	ldrb	r3, [r0, #0]
 8001632:	7842      	ldrb	r2, [r0, #1]
 8001634:	7881      	ldrb	r1, [r0, #2]
 8001636:	7907      	ldrb	r7, [r0, #4]
 8001638:	f890 c003 	ldrb.w	ip, [r0, #3]
 800163c:	f890 e005 	ldrb.w	lr, [r0, #5]
 8001640:	7980      	ldrb	r0, [r0, #6]
 8001642:	9009      	str	r0, [sp, #36]	; 0x24
 8001644:	f8cd e020 	str.w	lr, [sp, #32]
 8001648:	f8cd c01c 	str.w	ip, [sp, #28]
 800164c:	9706      	str	r7, [sp, #24]
 800164e:	9105      	str	r1, [sp, #20]
 8001650:	9204      	str	r2, [sp, #16]
 8001652:	9303      	str	r3, [sp, #12]
 8001654:	9402      	str	r4, [sp, #8]
 8001656:	9601      	str	r6, [sp, #4]
 8001658:	9500      	str	r5, [sp, #0]
 800165a:	4b27      	ldr	r3, [pc, #156]	; (80016f8 <Tb_OnRxDone+0xe8>)
 800165c:	2201      	movs	r2, #1
 800165e:	2100      	movs	r1, #0
 8001660:	4610      	mov	r0, r2
 8001662:	f006 fb65 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
    if (Testbench_State == TB_RX){ // Regular reception during Testbench run
 8001666:	4b25      	ldr	r3, [pc, #148]	; (80016fc <Tb_OnRxDone+0xec>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	b973      	cbnz	r3, 800168a <Tb_OnRxDone+0x7a>
    	Testbench_State = TB_RX_DONE;
 800166c:	4b23      	ldr	r3, [pc, #140]	; (80016fc <Tb_OnRxDone+0xec>)
 800166e:	2201      	movs	r2, #1
 8001670:	701a      	strb	r2, [r3, #0]
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001672:	2100      	movs	r1, #0
 8001674:	2001      	movs	r0, #1
 8001676:	f006 fc85 	bl	8007f84 <UTIL_SEQ_SetTask>
}
 800167a:	b00b      	add	sp, #44	; 0x2c
 800167c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memcpy(BufferRx, payload, RxBufferSize);
 800167e:	4622      	mov	r2, r4
 8001680:	4639      	mov	r1, r7
 8001682:	481b      	ldr	r0, [pc, #108]	; (80016f0 <Tb_OnRxDone+0xe0>)
 8001684:	f007 f892 	bl	80087ac <memcpy>
 8001688:	e7d1      	b.n	800162e <Tb_OnRxDone+0x1e>
    else if(Testbench_State == TB_TX_SYNCH){ // TX synch sate - Waiting for RX Node to send synch frame
 800168a:	2b05      	cmp	r3, #5
 800168c:	d00c      	beq.n	80016a8 <Tb_OnRxDone+0x98>
    else if(Testbench_State == TB_RX_SYNCH){ // RX synch sate - Waiting for TX Node to send REPLY synch frame
 800168e:	2b02      	cmp	r3, #2
 8001690:	d1ef      	bne.n	8001672 <Tb_OnRxDone+0x62>
    	if (BufferRx[0] == 0xbf){
 8001692:	4b17      	ldr	r3, [pc, #92]	; (80016f0 <Tb_OnRxDone+0xe0>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2bbf      	cmp	r3, #191	; 0xbf
 8001698:	d01e      	beq.n	80016d8 <Tb_OnRxDone+0xc8>
    		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxDone - RX SYNCH ERROR - RECEIVED WRONG KEY VALUE\n\r");
 800169a:	4b19      	ldr	r3, [pc, #100]	; (8001700 <Tb_OnRxDone+0xf0>)
 800169c:	2201      	movs	r2, #1
 800169e:	2100      	movs	r1, #0
 80016a0:	4610      	mov	r0, r2
 80016a2:	f006 fb45 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
 80016a6:	e7e4      	b.n	8001672 <Tb_OnRxDone+0x62>
    	if (BufferRx[0] == 0xaf){
 80016a8:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <Tb_OnRxDone+0xe0>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2baf      	cmp	r3, #175	; 0xaf
 80016ae:	d006      	beq.n	80016be <Tb_OnRxDone+0xae>
    		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxDone - TX SYNCH ERROR - RECEIVED WRONG KEY VALUE\n\r");
 80016b0:	4b14      	ldr	r3, [pc, #80]	; (8001704 <Tb_OnRxDone+0xf4>)
 80016b2:	2201      	movs	r2, #1
 80016b4:	2100      	movs	r1, #0
 80016b6:	4610      	mov	r0, r2
 80016b8:	f006 fb3a 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
 80016bc:	e7d9      	b.n	8001672 <Tb_OnRxDone+0x62>
    		tx_synch_flag = true; // Received Cycle synch frame
 80016be:	2001      	movs	r0, #1
 80016c0:	4b11      	ldr	r3, [pc, #68]	; (8001708 <Tb_OnRxDone+0xf8>)
 80016c2:	7018      	strb	r0, [r3, #0]
    		lora_data_rate = BufferRx[1]; // DR is set by the RX node
 80016c4:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <Tb_OnRxDone+0xe0>)
 80016c6:	785a      	ldrb	r2, [r3, #1]
 80016c8:	4b10      	ldr	r3, [pc, #64]	; (800170c <Tb_OnRxDone+0xfc>)
 80016ca:	701a      	strb	r2, [r3, #0]
    		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxDone - TX SYNCH OK - SENDING REPLY\n\r");
 80016cc:	4b10      	ldr	r3, [pc, #64]	; (8001710 <Tb_OnRxDone+0x100>)
 80016ce:	4602      	mov	r2, r0
 80016d0:	2100      	movs	r1, #0
 80016d2:	f006 fb2d 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
 80016d6:	e7cc      	b.n	8001672 <Tb_OnRxDone+0x62>
    		synch_retransmit_ctr = 0;
 80016d8:	2100      	movs	r1, #0
 80016da:	4b0e      	ldr	r3, [pc, #56]	; (8001714 <Tb_OnRxDone+0x104>)
 80016dc:	6019      	str	r1, [r3, #0]
    		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxDone - RX SYNCH REPLY OK\n\r");
 80016de:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <Tb_OnRxDone+0x108>)
 80016e0:	2201      	movs	r2, #1
 80016e2:	4610      	mov	r0, r2
 80016e4:	f006 fb24 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
    		Testbench_State = TB_RX_DONE;
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <Tb_OnRxDone+0xec>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	701a      	strb	r2, [r3, #0]
 80016ee:	e7c0      	b.n	8001672 <Tb_OnRxDone+0x62>
 80016f0:	200001dc 	.word	0x200001dc
 80016f4:	200003f8 	.word	0x200003f8
 80016f8:	080089dc 	.word	0x080089dc
 80016fc:	20000000 	.word	0x20000000
 8001700:	08008ac0 	.word	0x08008ac0
 8001704:	08008a60 	.word	0x08008a60
 8001708:	20000004 	.word	0x20000004
 800170c:	20000001 	.word	0x20000001
 8001710:	08008a34 	.word	0x08008a34
 8001714:	2000040c 	.word	0x2000040c
 8001718:	08008a9c 	.word	0x08008a9c

0800171c <SubghzApp_Init>:
{
 800171c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800171e:	b085      	sub	sp, #20
	APP_LOG(TS_OFF, VLEVEL_M, "\n---------------\rLORA RADIO TESTBENCH FOR SIGNAL ATTENUATION MEASUREMENT\r");
 8001720:	4b2d      	ldr	r3, [pc, #180]	; (80017d8 <SubghzApp_Init+0xbc>)
 8001722:	2200      	movs	r2, #0
 8001724:	4611      	mov	r1, r2
 8001726:	2002      	movs	r0, #2
 8001728:	f006 fb02 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
		APP_LOG(TS_OFF, VLEVEL_M, "TRANSMITTER MODE CONFIGURATION\n\r");
 800172c:	4b2b      	ldr	r3, [pc, #172]	; (80017dc <SubghzApp_Init+0xc0>)
 800172e:	2200      	movs	r2, #0
 8001730:	4611      	mov	r1, r2
 8001732:	2002      	movs	r0, #2
 8001734:	f006 fafc 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r",
 8001738:	2400      	movs	r4, #0
 800173a:	9402      	str	r4, [sp, #8]
 800173c:	2603      	movs	r6, #3
 800173e:	9601      	str	r6, [sp, #4]
 8001740:	2501      	movs	r5, #1
 8001742:	9500      	str	r5, [sp, #0]
 8001744:	4b26      	ldr	r3, [pc, #152]	; (80017e0 <SubghzApp_Init+0xc4>)
 8001746:	4622      	mov	r2, r4
 8001748:	4621      	mov	r1, r4
 800174a:	2002      	movs	r0, #2
 800174c:	f006 faf0 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r",
 8001750:	9402      	str	r4, [sp, #8]
 8001752:	9601      	str	r6, [sp, #4]
 8001754:	9500      	str	r5, [sp, #0]
 8001756:	4b23      	ldr	r3, [pc, #140]	; (80017e4 <SubghzApp_Init+0xc8>)
 8001758:	4622      	mov	r2, r4
 800175a:	4621      	mov	r1, r4
 800175c:	2002      	movs	r0, #2
 800175e:	f006 fae7 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	UTIL_TIMER_Create(&timerRxSynch, RX_CYCLE_TIME_DR0, UTIL_TIMER_ONESHOT, Tb_OnTimerRxSynch, NULL);
 8001762:	4f21      	ldr	r7, [pc, #132]	; (80017e8 <SubghzApp_Init+0xcc>)
 8001764:	4e21      	ldr	r6, [pc, #132]	; (80017ec <SubghzApp_Init+0xd0>)
 8001766:	9400      	str	r4, [sp, #0]
 8001768:	4b21      	ldr	r3, [pc, #132]	; (80017f0 <SubghzApp_Init+0xd4>)
 800176a:	4622      	mov	r2, r4
 800176c:	4639      	mov	r1, r7
 800176e:	4630      	mov	r0, r6
 8001770:	f006 fd30 	bl	80081d4 <UTIL_TIMER_Create>
	UTIL_TIMER_SetPeriod(&timerRxSynch, RX_CYCLE_TIME_DR0);
 8001774:	4639      	mov	r1, r7
 8001776:	4630      	mov	r0, r6
 8001778:	f006 fe2a 	bl	80083d0 <UTIL_TIMER_SetPeriod>
	BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 800177c:	4629      	mov	r1, r5
 800177e:	4620      	mov	r0, r4
 8001780:	f000 fac0 	bl	8001d04 <BSP_PB_Init>
	BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 8001784:	4629      	mov	r1, r5
 8001786:	4628      	mov	r0, r5
 8001788:	f000 fabc 	bl	8001d04 <BSP_PB_Init>
	RadioEvents.TxDone = Tb_OnTxDone;
 800178c:	4819      	ldr	r0, [pc, #100]	; (80017f4 <SubghzApp_Init+0xd8>)
 800178e:	4b1a      	ldr	r3, [pc, #104]	; (80017f8 <SubghzApp_Init+0xdc>)
 8001790:	6003      	str	r3, [r0, #0]
	RadioEvents.RxDone = Tb_OnRxDone;
 8001792:	4b1a      	ldr	r3, [pc, #104]	; (80017fc <SubghzApp_Init+0xe0>)
 8001794:	6083      	str	r3, [r0, #8]
	RadioEvents.TxTimeout = Tb_OnTxTimeout;
 8001796:	4b1a      	ldr	r3, [pc, #104]	; (8001800 <SubghzApp_Init+0xe4>)
 8001798:	6043      	str	r3, [r0, #4]
	RadioEvents.RxError = Tb_OnRxError;
 800179a:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <SubghzApp_Init+0xe8>)
 800179c:	6103      	str	r3, [r0, #16]
	RadioEvents.RxTimeout = Tb_OnRxTimeout;
 800179e:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <SubghzApp_Init+0xec>)
 80017a0:	60c3      	str	r3, [r0, #12]
	Radio.Init(&RadioEvents);
 80017a2:	4e1a      	ldr	r6, [pc, #104]	; (800180c <SubghzApp_Init+0xf0>)
 80017a4:	6833      	ldr	r3, [r6, #0]
 80017a6:	4798      	blx	r3
	Radio.SetChannel(RF_FREQUENCY);
 80017a8:	68f3      	ldr	r3, [r6, #12]
 80017aa:	4819      	ldr	r0, [pc, #100]	; (8001810 <SubghzApp_Init+0xf4>)
 80017ac:	4798      	blx	r3
	Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 80017ae:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80017b0:	21ff      	movs	r1, #255	; 0xff
 80017b2:	4628      	mov	r0, r5
 80017b4:	4798      	blx	r3
	memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE);
 80017b6:	22ff      	movs	r2, #255	; 0xff
 80017b8:	4621      	mov	r1, r4
 80017ba:	4816      	ldr	r0, [pc, #88]	; (8001814 <SubghzApp_Init+0xf8>)
 80017bc:	f006 ffca 	bl	8008754 <memset>
		UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), UTIL_SEQ_RFU, Tb_Tx_Process);
 80017c0:	4a15      	ldr	r2, [pc, #84]	; (8001818 <SubghzApp_Init+0xfc>)
 80017c2:	4621      	mov	r1, r4
 80017c4:	4628      	mov	r0, r5
 80017c6:	f006 fca7 	bl	8008118 <UTIL_SEQ_RegTask>
	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 80017ca:	4621      	mov	r1, r4
 80017cc:	4628      	mov	r0, r5
 80017ce:	f006 fbd9 	bl	8007f84 <UTIL_SEQ_SetTask>
}
 80017d2:	b005      	add	sp, #20
 80017d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017d6:	bf00      	nop
 80017d8:	08008afc 	.word	0x08008afc
 80017dc:	08008b48 	.word	0x08008b48
 80017e0:	08008b6c 	.word	0x08008b6c
 80017e4:	08008b8c 	.word	0x08008b8c
 80017e8:	000c4a7c 	.word	0x000c4a7c
 80017ec:	20000410 	.word	0x20000410
 80017f0:	0800157d 	.word	0x0800157d
 80017f4:	200003dc 	.word	0x200003dc
 80017f8:	080014bd 	.word	0x080014bd
 80017fc:	08001611 	.word	0x08001611
 8001800:	08001495 	.word	0x08001495
 8001804:	08001479 	.word	0x08001479
 8001808:	08001401 	.word	0x08001401
 800180c:	08008ea0 	.word	0x08008ea0
 8001810:	33bca100 	.word	0x33bca100
 8001814:	200002dc 	.word	0x200002dc
 8001818:	08001981 	.word	0x08001981

0800181c <Tb_Config_Radio>:
{
 800181c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001820:	b08b      	sub	sp, #44	; 0x2c
 8001822:	4683      	mov	fp, r0
 8001824:	460c      	mov	r4, r1
	if (new_tx_power_dbm < MIN_TX_OUTPUT_POWER || new_tx_power_dbm > MAX_TX_OUTPUT_POWER){
 8001826:	1f83      	subs	r3, r0, #6
 8001828:	2b08      	cmp	r3, #8
 800182a:	d80b      	bhi.n	8001844 <Tb_Config_Radio+0x28>
	Radio.Sleep();
 800182c:	4b4a      	ldr	r3, [pc, #296]	; (8001958 <Tb_Config_Radio+0x13c>)
 800182e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001830:	4798      	blx	r3
	switch(new_data_rate){
 8001832:	2c06      	cmp	r4, #6
 8001834:	f200 8084 	bhi.w	8001940 <Tb_Config_Radio+0x124>
 8001838:	e8df f004 	tbb	[pc, r4]
 800183c:	76738b0d 	.word	0x76738b0d
 8001840:	7c79      	.short	0x7c79
 8001842:	7f          	.byte	0x7f
 8001843:	00          	.byte	0x00
		APP_LOG(TS_OFF, VLEVEL_M, "LORA CONFIG: POWER CONFIGURATION OUT OF RANGE\n\r");
 8001844:	4b45      	ldr	r3, [pc, #276]	; (800195c <Tb_Config_Radio+0x140>)
 8001846:	2200      	movs	r2, #0
 8001848:	4611      	mov	r1, r2
 800184a:	2002      	movs	r0, #2
 800184c:	f006 fa70 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
		new_tx_power_dbm = DEFAULT_TX_OUTPUT_POWER;
 8001850:	f04f 0b0e 	mov.w	fp, #14
 8001854:	e7ea      	b.n	800182c <Tb_Config_Radio+0x10>
	switch(new_data_rate){
 8001856:	4626      	mov	r6, r4
 8001858:	270c      	movs	r7, #12
	  APP_LOG(TS_OFF, VLEVEL_M, "\n---------------\r");
 800185a:	4b41      	ldr	r3, [pc, #260]	; (8001960 <Tb_Config_Radio+0x144>)
 800185c:	2200      	movs	r2, #0
 800185e:	4611      	mov	r1, r2
 8001860:	2002      	movs	r0, #2
 8001862:	f006 fa65 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "RADIO CONFIG\r");
 8001866:	4b3f      	ldr	r3, [pc, #252]	; (8001964 <Tb_Config_Radio+0x148>)
 8001868:	2200      	movs	r2, #0
 800186a:	4611      	mov	r1, r2
 800186c:	2002      	movs	r0, #2
 800186e:	f006 fa5f 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "LORA_MODULATION\r");
 8001872:	4b3d      	ldr	r3, [pc, #244]	; (8001968 <Tb_Config_Radio+0x14c>)
 8001874:	2200      	movs	r2, #0
 8001876:	4611      	mov	r1, r2
 8001878:	2002      	movs	r0, #2
 800187a:	f006 fa59 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "TX_OUTPUT_POWER=%d dBm\r", new_tx_power_dbm);
 800187e:	f8cd b000 	str.w	fp, [sp]
 8001882:	4b3a      	ldr	r3, [pc, #232]	; (800196c <Tb_Config_Radio+0x150>)
 8001884:	2200      	movs	r2, #0
 8001886:	4611      	mov	r1, r2
 8001888:	2002      	movs	r0, #2
 800188a:	f006 fa51 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "LORA DATA RATE=%d\r", new_data_rate);
 800188e:	9400      	str	r4, [sp, #0]
 8001890:	4b37      	ldr	r3, [pc, #220]	; (8001970 <Tb_Config_Radio+0x154>)
 8001892:	2200      	movs	r2, #0
 8001894:	4611      	mov	r1, r2
 8001896:	2002      	movs	r0, #2
 8001898:	f006 fa4a 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "LORA_BW=%d kHz\r", (1 << lora_bandwidth) * 125);
 800189c:	237d      	movs	r3, #125	; 0x7d
 800189e:	40b3      	lsls	r3, r6
 80018a0:	9300      	str	r3, [sp, #0]
 80018a2:	4b34      	ldr	r3, [pc, #208]	; (8001974 <Tb_Config_Radio+0x158>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	4611      	mov	r1, r2
 80018a8:	2002      	movs	r0, #2
 80018aa:	f006 fa41 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "LORA_SF=%d\r", lora_spreading_factor);
 80018ae:	9700      	str	r7, [sp, #0]
 80018b0:	4b31      	ldr	r3, [pc, #196]	; (8001978 <Tb_Config_Radio+0x15c>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	4611      	mov	r1, r2
 80018b6:	2002      	movs	r0, #2
 80018b8:	f006 fa3a 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	  Radio.SetTxConfig(MODEM_LORA, new_tx_power_dbm, 0, lora_bandwidth,
 80018bc:	f8df a098 	ldr.w	sl, [pc, #152]	; 8001958 <Tb_Config_Radio+0x13c>
 80018c0:	f242 7310 	movw	r3, #10000	; 0x2710
 80018c4:	9308      	str	r3, [sp, #32]
 80018c6:	2400      	movs	r4, #0
 80018c8:	9407      	str	r4, [sp, #28]
 80018ca:	9406      	str	r4, [sp, #24]
 80018cc:	9405      	str	r4, [sp, #20]
 80018ce:	2501      	movs	r5, #1
 80018d0:	9504      	str	r5, [sp, #16]
 80018d2:	9403      	str	r4, [sp, #12]
 80018d4:	f04f 0908 	mov.w	r9, #8
 80018d8:	f8cd 9008 	str.w	r9, [sp, #8]
 80018dc:	f04f 0802 	mov.w	r8, #2
 80018e0:	f8cd 8004 	str.w	r8, [sp, #4]
 80018e4:	9700      	str	r7, [sp, #0]
 80018e6:	4633      	mov	r3, r6
 80018e8:	4622      	mov	r2, r4
 80018ea:	fa4f f18b 	sxtb.w	r1, fp
 80018ee:	4628      	mov	r0, r5
 80018f0:	f8da c01c 	ldr.w	ip, [sl, #28]
 80018f4:	47e0      	blx	ip
	  Radio.SetRxConfig(MODEM_LORA, lora_bandwidth, lora_spreading_factor,
 80018f6:	f8da a018 	ldr.w	sl, [sl, #24]
 80018fa:	9509      	str	r5, [sp, #36]	; 0x24
 80018fc:	9408      	str	r4, [sp, #32]
 80018fe:	9407      	str	r4, [sp, #28]
 8001900:	9406      	str	r4, [sp, #24]
 8001902:	9505      	str	r5, [sp, #20]
 8001904:	9404      	str	r4, [sp, #16]
 8001906:	9403      	str	r4, [sp, #12]
 8001908:	2305      	movs	r3, #5
 800190a:	9302      	str	r3, [sp, #8]
 800190c:	f8cd 9004 	str.w	r9, [sp, #4]
 8001910:	9400      	str	r4, [sp, #0]
 8001912:	4643      	mov	r3, r8
 8001914:	463a      	mov	r2, r7
 8001916:	4631      	mov	r1, r6
 8001918:	4628      	mov	r0, r5
 800191a:	47d0      	blx	sl
}
 800191c:	b00b      	add	sp, #44	; 0x2c
 800191e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			lora_bandwidth = 0; // 125 kHz
 8001922:	2600      	movs	r6, #0
			lora_spreading_factor = 10;
 8001924:	270a      	movs	r7, #10
			break;
 8001926:	e798      	b.n	800185a <Tb_Config_Radio+0x3e>
			lora_bandwidth = 0; // 125 kHz
 8001928:	2600      	movs	r6, #0
			lora_spreading_factor = 9;
 800192a:	2709      	movs	r7, #9
			break;
 800192c:	e795      	b.n	800185a <Tb_Config_Radio+0x3e>
			lora_bandwidth = 0; // 125 kHz
 800192e:	2600      	movs	r6, #0
			lora_spreading_factor = 8;
 8001930:	2708      	movs	r7, #8
			break;
 8001932:	e792      	b.n	800185a <Tb_Config_Radio+0x3e>
			lora_bandwidth = 0; // 125 kHz
 8001934:	2600      	movs	r6, #0
			lora_spreading_factor = 7;
 8001936:	2707      	movs	r7, #7
			break;
 8001938:	e78f      	b.n	800185a <Tb_Config_Radio+0x3e>
			lora_bandwidth = 1; // 250 kHz
 800193a:	2601      	movs	r6, #1
			lora_spreading_factor = 7;
 800193c:	2707      	movs	r7, #7
			break;
 800193e:	e78c      	b.n	800185a <Tb_Config_Radio+0x3e>
			APP_LOG(TS_OFF, VLEVEL_M, "LORA CONFIG: DATA RATE OUT OF RANGE\n\r");
 8001940:	4b0e      	ldr	r3, [pc, #56]	; (800197c <Tb_Config_Radio+0x160>)
 8001942:	2200      	movs	r2, #0
 8001944:	4611      	mov	r1, r2
 8001946:	2002      	movs	r0, #2
 8001948:	f006 f9f2 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
	int lora_bandwidth = 0; // 125 kHz - Default value
 800194c:	2600      	movs	r6, #0
	int lora_spreading_factor = 12; // Default value
 800194e:	270c      	movs	r7, #12
		    break;
 8001950:	e783      	b.n	800185a <Tb_Config_Radio+0x3e>
			lora_bandwidth = 0; // 125 kHz
 8001952:	2600      	movs	r6, #0
			lora_spreading_factor = 11;
 8001954:	270b      	movs	r7, #11
 8001956:	e780      	b.n	800185a <Tb_Config_Radio+0x3e>
 8001958:	08008ea0 	.word	0x08008ea0
 800195c:	08008bac 	.word	0x08008bac
 8001960:	08008c04 	.word	0x08008c04
 8001964:	08008c18 	.word	0x08008c18
 8001968:	08008c28 	.word	0x08008c28
 800196c:	08008c3c 	.word	0x08008c3c
 8001970:	08008c54 	.word	0x08008c54
 8001974:	08008c68 	.word	0x08008c68
 8001978:	08008c78 	.word	0x08008c78
 800197c:	08008bdc 	.word	0x08008bdc

08001980 <Tb_Tx_Process>:
static void Tb_Tx_Process(void){
 8001980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001982:	b089      	sub	sp, #36	; 0x24
	switch (Testbench_State){
 8001984:	4baa      	ldr	r3, [pc, #680]	; (8001c30 <Tb_Tx_Process+0x2b0>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	3b03      	subs	r3, #3
 800198a:	2b05      	cmp	r3, #5
 800198c:	d82f      	bhi.n	80019ee <Tb_Tx_Process+0x6e>
 800198e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001992:	0058      	.short	0x0058
 8001994:	003000ad 	.word	0x003000ad
 8001998:	016d0006 	.word	0x016d0006
 800199c:	017b      	.short	0x017b
			Radio.Sleep();
 800199e:	4ba5      	ldr	r3, [pc, #660]	; (8001c34 <Tb_Tx_Process+0x2b4>)
 80019a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a2:	4798      	blx	r3
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); // GREEN Led
 80019a4:	4ca4      	ldr	r4, [pc, #656]	; (8001c38 <Tb_Tx_Process+0x2b8>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019ac:	4620      	mov	r0, r4
 80019ae:	f000 ff55 	bl	800285c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); // BLUE Led
 80019b2:	2201      	movs	r2, #1
 80019b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019b8:	4620      	mov	r0, r4
 80019ba:	f000 ff4f 	bl	800285c <HAL_GPIO_WritePin>
			while(button1_event == 0){
 80019be:	e000      	b.n	80019c2 <Tb_Tx_Process+0x42>
				__NOP();
 80019c0:	bf00      	nop
			while(button1_event == 0){
 80019c2:	4b9e      	ldr	r3, [pc, #632]	; (8001c3c <Tb_Tx_Process+0x2bc>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0fa      	beq.n	80019c0 <Tb_Tx_Process+0x40>
			button1_event = 0;
 80019ca:	2400      	movs	r4, #0
 80019cc:	4b9b      	ldr	r3, [pc, #620]	; (8001c3c <Tb_Tx_Process+0x2bc>)
 80019ce:	601c      	str	r4, [r3, #0]
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); // BLUE Led
 80019d0:	4622      	mov	r2, r4
 80019d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019d6:	4898      	ldr	r0, [pc, #608]	; (8001c38 <Tb_Tx_Process+0x2b8>)
 80019d8:	f000 ff40 	bl	800285c <HAL_GPIO_WritePin>
			tx_synch_flag = false;
 80019dc:	4b98      	ldr	r3, [pc, #608]	; (8001c40 <Tb_Tx_Process+0x2c0>)
 80019de:	701c      	strb	r4, [r3, #0]
			Testbench_State = TB_TX_SYNCH;
 80019e0:	4b93      	ldr	r3, [pc, #588]	; (8001c30 <Tb_Tx_Process+0x2b0>)
 80019e2:	2205      	movs	r2, #5
 80019e4:	701a      	strb	r2, [r3, #0]
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 80019e6:	4621      	mov	r1, r4
 80019e8:	2001      	movs	r0, #1
 80019ea:	f006 facb 	bl	8007f84 <UTIL_SEQ_SetTask>
}
 80019ee:	b009      	add	sp, #36	; 0x24
 80019f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if(tx_synch_flag == false){ // Wait for RX node to send initial PKT
 80019f2:	4b93      	ldr	r3, [pc, #588]	; (8001c40 <Tb_Tx_Process+0x2c0>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	b95b      	cbnz	r3, 8001a10 <Tb_Tx_Process+0x90>
				Tb_Config_Radio(DEFAULT_TX_OUTPUT_POWER, DEFAULT_DATA_RATE); // Set radio to default parameters
 80019f8:	2100      	movs	r1, #0
 80019fa:	200e      	movs	r0, #14
 80019fc:	f7ff ff0e 	bl	800181c <Tb_Config_Radio>
				HAL_Delay(50);
 8001a00:	2032      	movs	r0, #50	; 0x32
 8001a02:	f7ff f9d9 	bl	8000db8 <HAL_Delay>
				Radio.Rx(0); // Wait for RX Node to send Synch frame, no timeout
 8001a06:	4b8b      	ldr	r3, [pc, #556]	; (8001c34 <Tb_Tx_Process+0x2b4>)
 8001a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	4798      	blx	r3
 8001a0e:	e7ee      	b.n	80019ee <Tb_Tx_Process+0x6e>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); // GREEN Led
 8001a10:	2200      	movs	r2, #0
 8001a12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a16:	4888      	ldr	r0, [pc, #544]	; (8001c38 <Tb_Tx_Process+0x2b8>)
 8001a18:	f000 ff20 	bl	800285c <HAL_GPIO_WritePin>
				Radio.Sleep();
 8001a1c:	4d85      	ldr	r5, [pc, #532]	; (8001c34 <Tb_Tx_Process+0x2b4>)
 8001a1e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001a20:	4798      	blx	r3
				HAL_Delay(80);
 8001a22:	2050      	movs	r0, #80	; 0x50
 8001a24:	f7ff f9c8 	bl	8000db8 <HAL_Delay>
				memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE); // clear buffer
 8001a28:	4c86      	ldr	r4, [pc, #536]	; (8001c44 <Tb_Tx_Process+0x2c4>)
 8001a2a:	22ff      	movs	r2, #255	; 0xff
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4620      	mov	r0, r4
 8001a30:	f006 fe90 	bl	8008754 <memset>
				BufferTx[0] = 0xbf; // key for synch frame
 8001a34:	23bf      	movs	r3, #191	; 0xbf
 8001a36:	7023      	strb	r3, [r4, #0]
				Radio.Send(BufferTx, TB_PAYLOAD_LEN); // send REPLY synch frame - callback set FSM to TB_RX
 8001a38:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001a3a:	2110      	movs	r1, #16
 8001a3c:	4620      	mov	r0, r4
 8001a3e:	4798      	blx	r3
 8001a40:	e7d5      	b.n	80019ee <Tb_Tx_Process+0x6e>
			HAL_Delay(TEST_TX_PKT_INTERVAL_MS);
 8001a42:	2096      	movs	r0, #150	; 0x96
 8001a44:	f7ff f9b8 	bl	8000db8 <HAL_Delay>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); // BLUE Led
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a4e:	487a      	ldr	r0, [pc, #488]	; (8001c38 <Tb_Tx_Process+0x2b8>)
 8001a50:	f000 ff04 	bl	800285c <HAL_GPIO_WritePin>
			memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE); // clear buffer
 8001a54:	4c7b      	ldr	r4, [pc, #492]	; (8001c44 <Tb_Tx_Process+0x2c4>)
 8001a56:	25ff      	movs	r5, #255	; 0xff
 8001a58:	462a      	mov	r2, r5
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	4620      	mov	r0, r4
 8001a5e:	f006 fe79 	bl	8008754 <memset>
			BufferTx[0] = 0xc0;
 8001a62:	23c0      	movs	r3, #192	; 0xc0
 8001a64:	7023      	strb	r3, [r4, #0]
			BufferTx[1] = 0xff;
 8001a66:	7065      	strb	r5, [r4, #1]
			BufferTx[2] = 0xee;
 8001a68:	23ee      	movs	r3, #238	; 0xee
 8001a6a:	70a3      	strb	r3, [r4, #2]
			BufferTx[3] = n_tx_ctr & 0xff;
 8001a6c:	4b76      	ldr	r3, [pc, #472]	; (8001c48 <Tb_Tx_Process+0x2c8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	70e3      	strb	r3, [r4, #3]
			BufferTx[4] = (n_tx_ctr >> 8) & 0xff;
 8001a72:	121a      	asrs	r2, r3, #8
 8001a74:	7122      	strb	r2, [r4, #4]
			BufferTx[5] = lora_data_rate & 0xff;
 8001a76:	4a75      	ldr	r2, [pc, #468]	; (8001c4c <Tb_Tx_Process+0x2cc>)
 8001a78:	7812      	ldrb	r2, [r2, #0]
 8001a7a:	7162      	strb	r2, [r4, #5]
			BufferTx[6] = tx_power_dbm & 0xff;
 8001a7c:	4a74      	ldr	r2, [pc, #464]	; (8001c50 <Tb_Tx_Process+0x2d0>)
 8001a7e:	7812      	ldrb	r2, [r2, #0]
 8001a80:	71a2      	strb	r2, [r4, #6]
			if (n_tx_ctr == 0){
 8001a82:	b313      	cbz	r3, 8001aca <Tb_Tx_Process+0x14a>
			APP_LOG(TS_ON, VLEVEL_L, "TX SEND - PAYLOAD: KEY(%x%x%x) CTR(%02x%02x) DR(%02x) TXPWR(%02x) LEN(%d)\r",
 8001a84:	4c6f      	ldr	r4, [pc, #444]	; (8001c44 <Tb_Tx_Process+0x2c4>)
 8001a86:	7823      	ldrb	r3, [r4, #0]
 8001a88:	7862      	ldrb	r2, [r4, #1]
 8001a8a:	78a1      	ldrb	r1, [r4, #2]
 8001a8c:	7920      	ldrb	r0, [r4, #4]
 8001a8e:	78e6      	ldrb	r6, [r4, #3]
 8001a90:	7967      	ldrb	r7, [r4, #5]
 8001a92:	f894 c006 	ldrb.w	ip, [r4, #6]
 8001a96:	2510      	movs	r5, #16
 8001a98:	9507      	str	r5, [sp, #28]
 8001a9a:	f8cd c018 	str.w	ip, [sp, #24]
 8001a9e:	9705      	str	r7, [sp, #20]
 8001aa0:	9604      	str	r6, [sp, #16]
 8001aa2:	9003      	str	r0, [sp, #12]
 8001aa4:	9102      	str	r1, [sp, #8]
 8001aa6:	9201      	str	r2, [sp, #4]
 8001aa8:	9300      	str	r3, [sp, #0]
 8001aaa:	4b6a      	ldr	r3, [pc, #424]	; (8001c54 <Tb_Tx_Process+0x2d4>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	f006 f93d 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
			tx_start_timestamp = HAL_GetTick();
 8001ab6:	f7ff f973 	bl	8000da0 <HAL_GetTick>
 8001aba:	4b67      	ldr	r3, [pc, #412]	; (8001c58 <Tb_Tx_Process+0x2d8>)
 8001abc:	6018      	str	r0, [r3, #0]
			Radio.Send(BufferTx, TB_PAYLOAD_LEN);
 8001abe:	4b5d      	ldr	r3, [pc, #372]	; (8001c34 <Tb_Tx_Process+0x2b4>)
 8001ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac2:	4629      	mov	r1, r5
 8001ac4:	4620      	mov	r0, r4
 8001ac6:	4798      	blx	r3
			break;
 8001ac8:	e791      	b.n	80019ee <Tb_Tx_Process+0x6e>
				cycle_start_timestamp = HAL_GetTick();
 8001aca:	f7ff f969 	bl	8000da0 <HAL_GetTick>
 8001ace:	4b63      	ldr	r3, [pc, #396]	; (8001c5c <Tb_Tx_Process+0x2dc>)
 8001ad0:	6018      	str	r0, [r3, #0]
				APP_LOG(TS_ON, VLEVEL_L, "Cycle START - PWR=%d dBm - DR %d\r", tx_power_dbm, lora_data_rate);
 8001ad2:	4b5e      	ldr	r3, [pc, #376]	; (8001c4c <Tb_Tx_Process+0x2cc>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	9301      	str	r3, [sp, #4]
 8001ad8:	4b5d      	ldr	r3, [pc, #372]	; (8001c50 <Tb_Tx_Process+0x2d0>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	4b60      	ldr	r3, [pc, #384]	; (8001c60 <Tb_Tx_Process+0x2e0>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	4610      	mov	r0, r2
 8001ae6:	f006 f923 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
 8001aea:	e7cb      	b.n	8001a84 <Tb_Tx_Process+0x104>
			n_tx_ctr++; // increment pkt counter
 8001aec:	4a56      	ldr	r2, [pc, #344]	; (8001c48 <Tb_Tx_Process+0x2c8>)
 8001aee:	6813      	ldr	r3, [r2, #0]
 8001af0:	3301      	adds	r3, #1
 8001af2:	6013      	str	r3, [r2, #0]
			Radio.Sleep();
 8001af4:	4b4f      	ldr	r3, [pc, #316]	; (8001c34 <Tb_Tx_Process+0x2b4>)
 8001af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af8:	4798      	blx	r3
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); // BLUE Led
 8001afa:	2201      	movs	r2, #1
 8001afc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b00:	484d      	ldr	r0, [pc, #308]	; (8001c38 <Tb_Tx_Process+0x2b8>)
 8001b02:	f000 feab 	bl	800285c <HAL_GPIO_WritePin>
			if (tx_synch_flag == true){ // done transmitting REPLY synch frame
 8001b06:	4b4e      	ldr	r3, [pc, #312]	; (8001c40 <Tb_Tx_Process+0x2c0>)
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	b95b      	cbnz	r3, 8001b24 <Tb_Tx_Process+0x1a4>
			else if (n_tx_ctr < TEST_N_PKTS){ // continue TX (middle of cycle)
 8001b0c:	4b4e      	ldr	r3, [pc, #312]	; (8001c48 <Tb_Tx_Process+0x2c8>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b63      	cmp	r3, #99	; 0x63
 8001b12:	dc16      	bgt.n	8001b42 <Tb_Tx_Process+0x1c2>
				Testbench_State = TB_TX;
 8001b14:	4b46      	ldr	r3, [pc, #280]	; (8001c30 <Tb_Tx_Process+0x2b0>)
 8001b16:	2203      	movs	r2, #3
 8001b18:	701a      	strb	r2, [r3, #0]
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	2001      	movs	r0, #1
 8001b1e:	f006 fa31 	bl	8007f84 <UTIL_SEQ_SetTask>
			break;
 8001b22:	e764      	b.n	80019ee <Tb_Tx_Process+0x6e>
				tx_synch_flag = false; // reset synch flag - once the cycle ends TX Node needs to be re-synch for the next DR
 8001b24:	2300      	movs	r3, #0
 8001b26:	4a46      	ldr	r2, [pc, #280]	; (8001c40 <Tb_Tx_Process+0x2c0>)
 8001b28:	7013      	strb	r3, [r2, #0]
				n_tx_ctr = 0;
 8001b2a:	4a47      	ldr	r2, [pc, #284]	; (8001c48 <Tb_Tx_Process+0x2c8>)
 8001b2c:	6013      	str	r3, [r2, #0]
				Tb_Config_Radio(tx_power_dbm, lora_data_rate);
 8001b2e:	4b47      	ldr	r3, [pc, #284]	; (8001c4c <Tb_Tx_Process+0x2cc>)
 8001b30:	7819      	ldrb	r1, [r3, #0]
 8001b32:	4b47      	ldr	r3, [pc, #284]	; (8001c50 <Tb_Tx_Process+0x2d0>)
 8001b34:	7818      	ldrb	r0, [r3, #0]
 8001b36:	f7ff fe71 	bl	800181c <Tb_Config_Radio>
				Testbench_State = TB_TX;
 8001b3a:	4b3d      	ldr	r3, [pc, #244]	; (8001c30 <Tb_Tx_Process+0x2b0>)
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	701a      	strb	r2, [r3, #0]
 8001b40:	e7eb      	b.n	8001b1a <Tb_Tx_Process+0x19a>
			else if (n_tx_ctr == TEST_N_PKTS){ // end of power cycle
 8001b42:	2b64      	cmp	r3, #100	; 0x64
 8001b44:	d003      	beq.n	8001b4e <Tb_Tx_Process+0x1ce>
				Testbench_State = TB_ERROR; // Error
 8001b46:	4b3a      	ldr	r3, [pc, #232]	; (8001c30 <Tb_Tx_Process+0x2b0>)
 8001b48:	2208      	movs	r2, #8
 8001b4a:	701a      	strb	r2, [r3, #0]
 8001b4c:	e7e5      	b.n	8001b1a <Tb_Tx_Process+0x19a>
				cycle_end_timestamp = HAL_GetTick();
 8001b4e:	f7ff f927 	bl	8000da0 <HAL_GetTick>
				delta = (float)(cycle_end_timestamp - cycle_start_timestamp)/1024;
 8001b52:	4b42      	ldr	r3, [pc, #264]	; (8001c5c <Tb_Tx_Process+0x2dc>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	1ac0      	subs	r0, r0, r3
 8001b58:	f7fe fc80 	bl	800045c <__aeabi_ui2f>
 8001b5c:	f04f 516a 	mov.w	r1, #981467136	; 0x3a800000
 8001b60:	f7fe fb12 	bl	8000188 <__aeabi_fmul>
 8001b64:	4605      	mov	r5, r0
				deltaInt = (int)delta;
 8001b66:	f7fe fcd1 	bl	800050c <__aeabi_f2iz>
 8001b6a:	4604      	mov	r4, r0
				deltaDec = (int)((delta - deltaInt) * 1000);
 8001b6c:	f7fe fc7a 	bl	8000464 <__aeabi_i2f>
 8001b70:	4601      	mov	r1, r0
 8001b72:	4628      	mov	r0, r5
 8001b74:	f7fe fbc0 	bl	80002f8 <__aeabi_fsub>
 8001b78:	493a      	ldr	r1, [pc, #232]	; (8001c64 <Tb_Tx_Process+0x2e4>)
 8001b7a:	f7fe fb05 	bl	8000188 <__aeabi_fmul>
 8001b7e:	f7fe fcc5 	bl	800050c <__aeabi_f2iz>
				APP_LOG(TS_ON, VLEVEL_L, "Cycle END - PWR=%d dBm - DR %d\r - Total time: %ds%03d",
 8001b82:	9003      	str	r0, [sp, #12]
 8001b84:	9402      	str	r4, [sp, #8]
 8001b86:	4b31      	ldr	r3, [pc, #196]	; (8001c4c <Tb_Tx_Process+0x2cc>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	9301      	str	r3, [sp, #4]
 8001b8c:	4c30      	ldr	r4, [pc, #192]	; (8001c50 <Tb_Tx_Process+0x2d0>)
 8001b8e:	7823      	ldrb	r3, [r4, #0]
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	4b35      	ldr	r3, [pc, #212]	; (8001c68 <Tb_Tx_Process+0x2e8>)
 8001b94:	2201      	movs	r2, #1
 8001b96:	2100      	movs	r1, #0
 8001b98:	4610      	mov	r0, r2
 8001b9a:	f006 f8c9 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
				n_tx_ctr = 0; // reset pkt counter
 8001b9e:	4b2a      	ldr	r3, [pc, #168]	; (8001c48 <Tb_Tx_Process+0x2c8>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
				if (tx_power_dbm > MIN_TX_OUTPUT_POWER){ // Continue the DR cycle, decrement TX power
 8001ba4:	7823      	ldrb	r3, [r4, #0]
 8001ba6:	2b06      	cmp	r3, #6
 8001ba8:	d807      	bhi.n	8001bba <Tb_Tx_Process+0x23a>
				else if (tx_power_dbm == MIN_TX_OUTPUT_POWER && lora_data_rate < MAX_LORA_DR){ // completed all power cycles
 8001baa:	2b06      	cmp	r3, #6
 8001bac:	d010      	beq.n	8001bd0 <Tb_Tx_Process+0x250>
				else if (tx_power_dbm == MIN_TX_OUTPUT_POWER && lora_data_rate == MAX_LORA_DR){
 8001bae:	2b06      	cmp	r3, #6
 8001bb0:	d026      	beq.n	8001c00 <Tb_Tx_Process+0x280>
					Testbench_State = TB_ERROR; // Error
 8001bb2:	4b1f      	ldr	r3, [pc, #124]	; (8001c30 <Tb_Tx_Process+0x2b0>)
 8001bb4:	2208      	movs	r2, #8
 8001bb6:	701a      	strb	r2, [r3, #0]
 8001bb8:	e7af      	b.n	8001b1a <Tb_Tx_Process+0x19a>
					tx_power_dbm = tx_power_dbm - TEST_TX_POWER_STEP; // Decrement TX power
 8001bba:	3b02      	subs	r3, #2
 8001bbc:	b2d8      	uxtb	r0, r3
 8001bbe:	7020      	strb	r0, [r4, #0]
					Tb_Config_Radio(tx_power_dbm, lora_data_rate);
 8001bc0:	4b22      	ldr	r3, [pc, #136]	; (8001c4c <Tb_Tx_Process+0x2cc>)
 8001bc2:	7819      	ldrb	r1, [r3, #0]
 8001bc4:	f7ff fe2a 	bl	800181c <Tb_Config_Radio>
					Testbench_State = TB_TX; // return to TX state - resume test on next power configuration
 8001bc8:	4b19      	ldr	r3, [pc, #100]	; (8001c30 <Tb_Tx_Process+0x2b0>)
 8001bca:	2203      	movs	r2, #3
 8001bcc:	701a      	strb	r2, [r3, #0]
 8001bce:	e7a4      	b.n	8001b1a <Tb_Tx_Process+0x19a>
				else if (tx_power_dbm == MIN_TX_OUTPUT_POWER && lora_data_rate < MAX_LORA_DR){ // completed all power cycles
 8001bd0:	4a1e      	ldr	r2, [pc, #120]	; (8001c4c <Tb_Tx_Process+0x2cc>)
 8001bd2:	7812      	ldrb	r2, [r2, #0]
 8001bd4:	2a05      	cmp	r2, #5
 8001bd6:	d8ea      	bhi.n	8001bae <Tb_Tx_Process+0x22e>
					tx_power_dbm = DEFAULT_TX_OUTPUT_POWER;
 8001bd8:	4b1d      	ldr	r3, [pc, #116]	; (8001c50 <Tb_Tx_Process+0x2d0>)
 8001bda:	220e      	movs	r2, #14
 8001bdc:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); // BLUE Led
 8001bde:	4c16      	ldr	r4, [pc, #88]	; (8001c38 <Tb_Tx_Process+0x2b8>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001be6:	4620      	mov	r0, r4
 8001be8:	f000 fe38 	bl	800285c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); // GREEN Led
 8001bec:	2201      	movs	r2, #1
 8001bee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bf2:	4620      	mov	r0, r4
 8001bf4:	f000 fe32 	bl	800285c <HAL_GPIO_WritePin>
					Testbench_State = TB_TX_SYNCH; // Return To synch State
 8001bf8:	4b0d      	ldr	r3, [pc, #52]	; (8001c30 <Tb_Tx_Process+0x2b0>)
 8001bfa:	2205      	movs	r2, #5
 8001bfc:	701a      	strb	r2, [r3, #0]
 8001bfe:	e78c      	b.n	8001b1a <Tb_Tx_Process+0x19a>
				else if (tx_power_dbm == MIN_TX_OUTPUT_POWER && lora_data_rate == MAX_LORA_DR){
 8001c00:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <Tb_Tx_Process+0x2cc>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b06      	cmp	r3, #6
 8001c06:	d1d4      	bne.n	8001bb2 <Tb_Tx_Process+0x232>
					tx_power_dbm = DEFAULT_TX_OUTPUT_POWER;
 8001c08:	4b11      	ldr	r3, [pc, #68]	; (8001c50 <Tb_Tx_Process+0x2d0>)
 8001c0a:	220e      	movs	r2, #14
 8001c0c:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); // BLUE Led
 8001c0e:	4c0a      	ldr	r4, [pc, #40]	; (8001c38 <Tb_Tx_Process+0x2b8>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c16:	4620      	mov	r0, r4
 8001c18:	f000 fe20 	bl	800285c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); // GREEN Led
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c22:	4620      	mov	r0, r4
 8001c24:	f000 fe1a 	bl	800285c <HAL_GPIO_WritePin>
					Testbench_State = TB_TX_SYNCH; // Return To synch State
 8001c28:	4b01      	ldr	r3, [pc, #4]	; (8001c30 <Tb_Tx_Process+0x2b0>)
 8001c2a:	2205      	movs	r2, #5
 8001c2c:	701a      	strb	r2, [r3, #0]
 8001c2e:	e774      	b.n	8001b1a <Tb_Tx_Process+0x19a>
 8001c30:	20000000 	.word	0x20000000
 8001c34:	08008ea0 	.word	0x08008ea0
 8001c38:	48000400 	.word	0x48000400
 8001c3c:	200003fc 	.word	0x200003fc
 8001c40:	20000004 	.word	0x20000004
 8001c44:	200002dc 	.word	0x200002dc
 8001c48:	20000408 	.word	0x20000408
 8001c4c:	20000001 	.word	0x20000001
 8001c50:	20000003 	.word	0x20000003
 8001c54:	08008ca8 	.word	0x08008ca8
 8001c58:	20000428 	.word	0x20000428
 8001c5c:	20000404 	.word	0x20000404
 8001c60:	08008c84 	.word	0x08008c84
 8001c64:	447a0000 	.word	0x447a0000
 8001c68:	08008cf4 	.word	0x08008cf4
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); // BLUE Led
 8001c6c:	4c0a      	ldr	r4, [pc, #40]	; (8001c98 <Tb_Tx_Process+0x318>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c74:	4620      	mov	r0, r4
 8001c76:	f000 fdf1 	bl	800285c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); // RED Led
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c80:	4620      	mov	r0, r4
 8001c82:	f000 fdeb 	bl	800285c <HAL_GPIO_WritePin>
			break;
 8001c86:	e6b2      	b.n	80019ee <Tb_Tx_Process+0x6e>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); // RED Led
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c8e:	4802      	ldr	r0, [pc, #8]	; (8001c98 <Tb_Tx_Process+0x318>)
 8001c90:	f000 fde4 	bl	800285c <HAL_GPIO_WritePin>
}
 8001c94:	e6ab      	b.n	80019ee <Tb_Tx_Process+0x6e>
 8001c96:	bf00      	nop
 8001c98:	48000400 	.word	0x48000400

08001c9c <HAL_GPIO_EXTI_Callback>:
  * @param GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
  if (GPIO_Pin == BUTTON_SW1_PIN && Testbench_State == TB_WAIT_USER_TRIG)
 8001c9c:	2801      	cmp	r0, #1
 8001c9e:	d002      	beq.n	8001ca6 <HAL_GPIO_EXTI_Callback+0xa>
  {
    button1_event = 1;
  }
  else if (GPIO_Pin == BUTTON_SW2_PIN && Testbench_State == TB_TX_DONE)
 8001ca0:	2802      	cmp	r0, #2
 8001ca2:	d008      	beq.n	8001cb6 <HAL_GPIO_EXTI_Callback+0x1a>
  {
	  button2_event = 1;
  }

}
 8001ca4:	4770      	bx	lr
  if (GPIO_Pin == BUTTON_SW1_PIN && Testbench_State == TB_WAIT_USER_TRIG)
 8001ca6:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b06      	cmp	r3, #6
 8001cac:	d1f8      	bne.n	8001ca0 <HAL_GPIO_EXTI_Callback+0x4>
    button1_event = 1;
 8001cae:	4b07      	ldr	r3, [pc, #28]	; (8001ccc <HAL_GPIO_EXTI_Callback+0x30>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	4770      	bx	lr
  else if (GPIO_Pin == BUTTON_SW2_PIN && Testbench_State == TB_TX_DONE)
 8001cb6:	4b04      	ldr	r3, [pc, #16]	; (8001cc8 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d1f2      	bne.n	8001ca4 <HAL_GPIO_EXTI_Callback+0x8>
	  button2_event = 1;
 8001cbe:	4b04      	ldr	r3, [pc, #16]	; (8001cd0 <HAL_GPIO_EXTI_Callback+0x34>)
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	601a      	str	r2, [r3, #0]
}
 8001cc4:	e7ee      	b.n	8001ca4 <HAL_GPIO_EXTI_Callback+0x8>
 8001cc6:	bf00      	nop
 8001cc8:	20000000 	.word	0x20000000
 8001ccc:	200003fc 	.word	0x200003fc
 8001cd0:	20000400 	.word	0x20000400

08001cd4 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8001cd4:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8001cd6:	f000 f89d 	bl	8001e14 <BSP_RADIO_Init>
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001cda:	bd08      	pop	{r3, pc}

08001cdc <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8001cdc:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8001cde:	f000 f8db 	bl	8001e98 <BSP_RADIO_ConfigRFSwitch>
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8001ce2:	bd08      	pop	{r3, pc}

08001ce4 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8001ce4:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8001ce6:	f000 f925 	bl	8001f34 <BSP_RADIO_GetTxConfig>
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8001cea:	bd08      	pop	{r3, pc}

08001cec <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8001cec:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 8001cee:	f000 f923 	bl	8001f38 <BSP_RADIO_IsTCXO>
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001cf2:	bd08      	pop	{r3, pc}

08001cf4 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8001cf4:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 8001cf6:	f000 f921 	bl	8001f3c <BSP_RADIO_IsDCDC>
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001cfa:	bd08      	pop	{r3, pc}

08001cfc <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 8001cfc:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 8001cfe:	f000 f91f 	bl	8001f40 <BSP_RADIO_GetRFOMaxPowerConfig>
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8001d02:	bd08      	pop	{r3, pc}

08001d04 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001d04:	b530      	push	{r4, r5, lr}
 8001d06:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef gpio_init_structure = {0};
 8001d08:	2300      	movs	r3, #0
 8001d0a:	9303      	str	r3, [sp, #12]
 8001d0c:	9304      	str	r3, [sp, #16]
 8001d0e:	9305      	str	r3, [sp, #20]
 8001d10:	9306      	str	r3, [sp, #24]
 8001d12:	9307      	str	r3, [sp, #28]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_SW1_EXTI_Callback, BUTTON_SW2_EXTI_Callback, BUTTON_SW3_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY, BSP_BUTTON_USER_IT_PRIORITY, BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_SW1_EXTI_LINE, BUTTON_SW2_EXTI_LINE, BUTTON_SW3_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8001d14:	4604      	mov	r4, r0
 8001d16:	b9e0      	cbnz	r0, 8001d52 <BSP_PB_Init+0x4e>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d1c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d1e:	f042 0201 	orr.w	r2, r2, #1
 8001d22:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001d2c:	9b00      	ldr	r3, [sp, #0]
  
  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8001d2e:	4b2a      	ldr	r3, [pc, #168]	; (8001dd8 <BSP_PB_Init+0xd4>)
 8001d30:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 8001d34:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001d36:	2301      	movs	r3, #1
 8001d38:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	9306      	str	r3, [sp, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001d3e:	bb21      	cbnz	r1, 8001d8a <BSP_PB_Init+0x86>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001d40:	a903      	add	r1, sp, #12
 8001d42:	4b26      	ldr	r3, [pc, #152]	; (8001ddc <BSP_PB_Init+0xd8>)
 8001d44:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001d48:	f000 fc38 	bl	80025bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
  }

  return BSP_ERROR_NONE;
}
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	b009      	add	sp, #36	; 0x24
 8001d50:	bd30      	pop	{r4, r5, pc}
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8001d52:	2801      	cmp	r0, #1
 8001d54:	d00d      	beq.n	8001d72 <BSP_PB_Init+0x6e>
 8001d56:	2802      	cmp	r0, #2
 8001d58:	d1e9      	bne.n	8001d2e <BSP_PB_Init+0x2a>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d60:	f042 0204 	orr.w	r2, r2, #4
 8001d64:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8001d6e:	9b02      	ldr	r3, [sp, #8]
}
 8001d70:	e7dd      	b.n	8001d2e <BSP_PB_Init+0x2a>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d78:	f042 0201 	orr.w	r2, r2, #1
 8001d7c:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001d86:	9b01      	ldr	r3, [sp, #4]
}
 8001d88:	e7d1      	b.n	8001d2e <BSP_PB_Init+0x2a>
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8001d8a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d8e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001d90:	a903      	add	r1, sp, #12
 8001d92:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <BSP_PB_Init+0xd8>)
 8001d94:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001d98:	f000 fc10 	bl	80025bc <HAL_GPIO_Init>
    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 8001d9c:	4d10      	ldr	r5, [pc, #64]	; (8001de0 <BSP_PB_Init+0xdc>)
 8001d9e:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8001da2:	4b10      	ldr	r3, [pc, #64]	; (8001de4 <BSP_PB_Init+0xe0>)
 8001da4:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8001da8:	4628      	mov	r0, r5
 8001daa:	f000 fc01 	bl	80025b0 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8001dae:	4b0e      	ldr	r3, [pc, #56]	; (8001de8 <BSP_PB_Init+0xe4>)
 8001db0:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 8001db4:	2100      	movs	r1, #0
 8001db6:	4628      	mov	r0, r5
 8001db8:	f000 fbf3 	bl	80025a2 <HAL_EXTI_RegisterCallback>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <BSP_PB_Init+0xe8>)
 8001dbe:	571d      	ldrsb	r5, [r3, r4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	4b0b      	ldr	r3, [pc, #44]	; (8001df0 <BSP_PB_Init+0xec>)
 8001dc4:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8001dc8:	4628      	mov	r0, r5
 8001dca:	f000 f90d 	bl	8001fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001dce:	4628      	mov	r0, r5
 8001dd0:	f000 f942 	bl	8002058 <HAL_NVIC_EnableIRQ>
 8001dd4:	e7ba      	b.n	8001d4c <BSP_PB_Init+0x48>
 8001dd6:	bf00      	nop
 8001dd8:	08008d30 	.word	0x08008d30
 8001ddc:	08008d38 	.word	0x08008d38
 8001de0:	2000042c 	.word	0x2000042c
 8001de4:	08008d50 	.word	0x08008d50
 8001de8:	08008d44 	.word	0x08008d44
 8001dec:	08008d2c 	.word	0x08008d2c
 8001df0:	08008d5c 	.word	0x08008d5c

08001df4 <BSP_PB_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001df4:	4770      	bx	lr

08001df6 <BUTTON_SW3_EXTI_Callback>:
/**
  * @brief  Button SW3 EXTI line detection callback.
  * @retval None
  */
static void BUTTON_SW3_EXTI_Callback(void)
{
 8001df6:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_SW3);
 8001df8:	2002      	movs	r0, #2
 8001dfa:	f7ff fffb 	bl	8001df4 <BSP_PB_Callback>
}
 8001dfe:	bd08      	pop	{r3, pc}

08001e00 <BUTTON_SW2_EXTI_Callback>:
{
 8001e00:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_SW2);
 8001e02:	2001      	movs	r0, #1
 8001e04:	f7ff fff6 	bl	8001df4 <BSP_PB_Callback>
}
 8001e08:	bd08      	pop	{r3, pc}

08001e0a <BUTTON_SW1_EXTI_Callback>:
{
 8001e0a:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_SW1);
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	f7ff fff1 	bl	8001df4 <BSP_PB_Callback>
}
 8001e12:	bd08      	pop	{r3, pc}

08001e14 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8001e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e18:	b086      	sub	sp, #24
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8001e1a:	2400      	movs	r4, #0
 8001e1c:	9401      	str	r4, [sp, #4]
 8001e1e:	9402      	str	r4, [sp, #8]
 8001e20:	9403      	str	r4, [sp, #12]
 8001e22:	9404      	str	r4, [sp, #16]
 8001e24:	9405      	str	r4, [sp, #20]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001e26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e2c:	f042 0204 	orr.w	r2, r2, #4
 8001e30:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001e3a:	9b00      	ldr	r3, [sp, #0]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8001e3c:	2710      	movs	r7, #16
 8001e3e:	9701      	str	r7, [sp, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001e40:	2301      	movs	r3, #1
 8001e42:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e44:	2303      	movs	r3, #3
 8001e46:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8001e48:	4d12      	ldr	r5, [pc, #72]	; (8001e94 <BSP_RADIO_Init+0x80>)
 8001e4a:	a901      	add	r1, sp, #4
 8001e4c:	4628      	mov	r0, r5
 8001e4e:	f000 fbb5 	bl	80025bc <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8001e52:	f04f 0820 	mov.w	r8, #32
 8001e56:	f8cd 8004 	str.w	r8, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001e5a:	a901      	add	r1, sp, #4
 8001e5c:	4628      	mov	r0, r5
 8001e5e:	f000 fbad 	bl	80025bc <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8001e62:	2608      	movs	r6, #8
 8001e64:	9601      	str	r6, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8001e66:	a901      	add	r1, sp, #4
 8001e68:	4628      	mov	r0, r5
 8001e6a:	f000 fba7 	bl	80025bc <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001e6e:	4622      	mov	r2, r4
 8001e70:	4641      	mov	r1, r8
 8001e72:	4628      	mov	r0, r5
 8001e74:	f000 fcf2 	bl	800285c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001e78:	4622      	mov	r2, r4
 8001e7a:	4639      	mov	r1, r7
 8001e7c:	4628      	mov	r0, r5
 8001e7e:	f000 fced 	bl	800285c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8001e82:	4622      	mov	r2, r4
 8001e84:	4631      	mov	r1, r6
 8001e86:	4628      	mov	r0, r5
 8001e88:	f000 fce8 	bl	800285c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 8001e8c:	4620      	mov	r0, r4
 8001e8e:	b006      	add	sp, #24
 8001e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e94:	48000800 	.word	0x48000800

08001e98 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8001e98:	b510      	push	{r4, lr}
  switch (Config)
 8001e9a:	2803      	cmp	r0, #3
 8001e9c:	d813      	bhi.n	8001ec6 <BSP_RADIO_ConfigRFSwitch+0x2e>
 8001e9e:	e8df f000 	tbb	[pc, r0]
 8001ea2:	1402      	.short	0x1402
 8001ea4:	3625      	.short	0x3625
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8001ea6:	4c22      	ldr	r4, [pc, #136]	; (8001f30 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2108      	movs	r1, #8
 8001eac:	4620      	mov	r0, r4
 8001eae:	f000 fcd5 	bl	800285c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2110      	movs	r1, #16
 8001eb6:	4620      	mov	r0, r4
 8001eb8:	f000 fcd0 	bl	800285c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	2120      	movs	r1, #32
 8001ec0:	4620      	mov	r0, r4
 8001ec2:	f000 fccb 	bl	800285c <HAL_GPIO_WritePin>
    default:
      break;    
  }  

  return BSP_ERROR_NONE;
}
 8001ec6:	2000      	movs	r0, #0
 8001ec8:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001eca:	4c19      	ldr	r4, [pc, #100]	; (8001f30 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	2108      	movs	r1, #8
 8001ed0:	4620      	mov	r0, r4
 8001ed2:	f000 fcc3 	bl	800285c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	2110      	movs	r1, #16
 8001eda:	4620      	mov	r0, r4
 8001edc:	f000 fcbe 	bl	800285c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	2120      	movs	r1, #32
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	f000 fcb9 	bl	800285c <HAL_GPIO_WritePin>
      break;
 8001eea:	e7ec      	b.n	8001ec6 <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001eec:	4c10      	ldr	r4, [pc, #64]	; (8001f30 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	2108      	movs	r1, #8
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	f000 fcb2 	bl	800285c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001ef8:	2201      	movs	r2, #1
 8001efa:	2110      	movs	r1, #16
 8001efc:	4620      	mov	r0, r4
 8001efe:	f000 fcad 	bl	800285c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001f02:	2201      	movs	r2, #1
 8001f04:	2120      	movs	r1, #32
 8001f06:	4620      	mov	r0, r4
 8001f08:	f000 fca8 	bl	800285c <HAL_GPIO_WritePin>
      break;
 8001f0c:	e7db      	b.n	8001ec6 <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001f0e:	4c08      	ldr	r4, [pc, #32]	; (8001f30 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	2108      	movs	r1, #8
 8001f14:	4620      	mov	r0, r4
 8001f16:	f000 fca1 	bl	800285c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2110      	movs	r1, #16
 8001f1e:	4620      	mov	r0, r4
 8001f20:	f000 fc9c 	bl	800285c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001f24:	2201      	movs	r2, #1
 8001f26:	2120      	movs	r1, #32
 8001f28:	4620      	mov	r0, r4
 8001f2a:	f000 fc97 	bl	800285c <HAL_GPIO_WritePin>
      break;
 8001f2e:	e7ca      	b.n	8001ec6 <BSP_RADIO_ConfigRFSwitch+0x2e>
 8001f30:	48000800 	.word	0x48000800

08001f34 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
  return RADIO_CONF_RFO_LP_HP;
}
 8001f34:	2000      	movs	r0, #0
 8001f36:	4770      	bx	lr

08001f38 <BSP_RADIO_IsTCXO>:
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
  return RADIO_CONF_TCXO_SUPPORTED;
}
 8001f38:	2001      	movs	r0, #1
 8001f3a:	4770      	bx	lr

08001f3c <BSP_RADIO_IsDCDC>:
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
  return RADIO_CONF_DCDC_SUPPORTED;
}
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	4770      	bx	lr

08001f40 <BSP_RADIO_GetRFOMaxPowerConfig>:
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001f40:	b908      	cbnz	r0, 8001f46 <BSP_RADIO_GetRFOMaxPowerConfig+0x6>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8001f42:	200f      	movs	r0, #15
 8001f44:	4770      	bx	lr
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8001f46:	2016      	movs	r0, #22
  }

  return ret;
}
 8001f48:	4770      	bx	lr

08001f4a <SystemInit>:

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001f4a:	4770      	bx	lr

08001f4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f4c:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f4e:	2003      	movs	r0, #3
 8001f50:	f000 f838 	bl	8001fc4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001f54:	f000 fed8 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <HAL_Init+0x28>)
 8001f5a:	6018      	str	r0, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f5c:	200f      	movs	r0, #15
 8001f5e:	f7fe ff1d 	bl	8000d9c <HAL_InitTick>
 8001f62:	b110      	cbz	r0, 8001f6a <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001f64:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8001f66:	4620      	mov	r0, r4
 8001f68:	bd10      	pop	{r4, pc}
 8001f6a:	4604      	mov	r4, r0
    HAL_MspInit();
 8001f6c:	f7fe fe5c 	bl	8000c28 <HAL_MspInit>
 8001f70:	e7f9      	b.n	8001f66 <HAL_Init+0x1a>
 8001f72:	bf00      	nop
 8001f74:	20000008 	.word	0x20000008

08001f78 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001f78:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001f7c:	6913      	ldr	r3, [r2, #16]
 8001f7e:	f023 0302 	bic.w	r3, r3, #2
 8001f82:	6113      	str	r3, [r2, #16]
}
 8001f84:	4770      	bx	lr

08001f86 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001f86:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001f8a:	6913      	ldr	r3, [r2, #16]
 8001f8c:	f043 0302 	orr.w	r3, r3, #2
 8001f90:	6113      	str	r3, [r2, #16]
}
 8001f92:	4770      	bx	lr

08001f94 <HAL_DBGMCU_DisableDBGSleepMode>:
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8001f94:	4a02      	ldr	r2, [pc, #8]	; (8001fa0 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 8001f96:	6853      	ldr	r3, [r2, #4]
 8001f98:	f023 0301 	bic.w	r3, r3, #1
 8001f9c:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  LL_DBGMCU_DisableDBGSleepMode();
}
 8001f9e:	4770      	bx	lr
 8001fa0:	e0042000 	.word	0xe0042000

08001fa4 <HAL_DBGMCU_DisableDBGStopMode>:
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8001fa4:	4a02      	ldr	r2, [pc, #8]	; (8001fb0 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 8001fa6:	6853      	ldr	r3, [r2, #4]
 8001fa8:	f023 0302 	bic.w	r3, r3, #2
 8001fac:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  LL_DBGMCU_DisableDBGStopMode();
}
 8001fae:	4770      	bx	lr
 8001fb0:	e0042000 	.word	0xe0042000

08001fb4 <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001fb4:	4a02      	ldr	r2, [pc, #8]	; (8001fc0 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 8001fb6:	6853      	ldr	r3, [r2, #4]
 8001fb8:	f023 0304 	bic.w	r3, r3, #4
 8001fbc:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  LL_DBGMCU_DisableDBGStandbyMode();
}
 8001fbe:	4770      	bx	lr
 8001fc0:	e0042000 	.word	0xe0042000

08001fc4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fc4:	4a07      	ldr	r2, [pc, #28]	; (8001fe4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001fc6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fc8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001fcc:	041b      	lsls	r3, r3, #16
 8001fce:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fd0:	0200      	lsls	r0, r0, #8
 8001fd2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fd6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001fd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001fe0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001fe2:	4770      	bx	lr
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe8:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fea:	4b19      	ldr	r3, [pc, #100]	; (8002050 <HAL_NVIC_SetPriority+0x68>)
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ff2:	f1c3 0c07 	rsb	ip, r3, #7
 8001ff6:	f1bc 0f04 	cmp.w	ip, #4
 8001ffa:	bf28      	it	cs
 8001ffc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002000:	f103 0e04 	add.w	lr, r3, #4
 8002004:	f1be 0f06 	cmp.w	lr, #6
 8002008:	d918      	bls.n	800203c <HAL_NVIC_SetPriority+0x54>
 800200a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800200c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8002010:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002014:	ea21 010c 	bic.w	r1, r1, ip
 8002018:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800201a:	fa0e fe03 	lsl.w	lr, lr, r3
 800201e:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002022:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 8002024:	2800      	cmp	r0, #0
 8002026:	db0b      	blt.n	8002040 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002028:	0112      	lsls	r2, r2, #4
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002030:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002034:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002038:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800203c:	2300      	movs	r3, #0
 800203e:	e7e5      	b.n	800200c <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002040:	f000 000f 	and.w	r0, r0, #15
 8002044:	0112      	lsls	r2, r2, #4
 8002046:	b2d2      	uxtb	r2, r2
 8002048:	4b02      	ldr	r3, [pc, #8]	; (8002054 <HAL_NVIC_SetPriority+0x6c>)
 800204a:	541a      	strb	r2, [r3, r0]
 800204c:	e7f4      	b.n	8002038 <HAL_NVIC_SetPriority+0x50>
 800204e:	bf00      	nop
 8002050:	e000ed00 	.word	0xe000ed00
 8002054:	e000ed14 	.word	0xe000ed14

08002058 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002058:	2800      	cmp	r0, #0
 800205a:	db07      	blt.n	800206c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800205c:	f000 021f 	and.w	r2, r0, #31
 8002060:	0940      	lsrs	r0, r0, #5
 8002062:	2301      	movs	r3, #1
 8002064:	4093      	lsls	r3, r2
 8002066:	4a02      	ldr	r2, [pc, #8]	; (8002070 <HAL_NVIC_EnableIRQ+0x18>)
 8002068:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000e100 	.word	0xe000e100

08002074 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002074:	2800      	cmp	r0, #0
 8002076:	db0c      	blt.n	8002092 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002078:	f000 021f 	and.w	r2, r0, #31
 800207c:	0940      	lsrs	r0, r0, #5
 800207e:	2301      	movs	r3, #1
 8002080:	4093      	lsls	r3, r2
 8002082:	3020      	adds	r0, #32
 8002084:	4a03      	ldr	r2, [pc, #12]	; (8002094 <HAL_NVIC_DisableIRQ+0x20>)
 8002086:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800208a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800208e:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8002092:	4770      	bx	lr
 8002094:	e000e100 	.word	0xe000e100

08002098 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002098:	b410      	push	{r4}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800209a:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 800209c:	f8d0 c050 	ldr.w	ip, [r0, #80]	; 0x50
 80020a0:	f8c4 c004 	str.w	ip, [r4, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 80020a4:	6d44      	ldr	r4, [r0, #84]	; 0x54
 80020a6:	b124      	cbz	r4, 80020b2 <DMA_SetConfig+0x1a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020a8:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80020aa:	f8d0 c05c 	ldr.w	ip, [r0, #92]	; 0x5c
 80020ae:	f8c4 c004 	str.w	ip, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020b2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80020b4:	f004 0c1c 	and.w	ip, r4, #28
 80020b8:	2401      	movs	r4, #1
 80020ba:	fa04 f40c 	lsl.w	r4, r4, ip
 80020be:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
 80020c2:	f8cc 4004 	str.w	r4, [ip, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80020c6:	6804      	ldr	r4, [r0, #0]
 80020c8:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020ca:	6883      	ldr	r3, [r0, #8]
 80020cc:	2b10      	cmp	r3, #16
 80020ce:	d005      	beq.n	80020dc <DMA_SetConfig+0x44>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80020d0:	6803      	ldr	r3, [r0, #0]
 80020d2:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80020d4:	6803      	ldr	r3, [r0, #0]
 80020d6:	60da      	str	r2, [r3, #12]
  }
}
 80020d8:	bc10      	pop	{r4}
 80020da:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80020dc:	6803      	ldr	r3, [r0, #0]
 80020de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80020e0:	6803      	ldr	r3, [r0, #0]
 80020e2:	60d9      	str	r1, [r3, #12]
 80020e4:	e7f8      	b.n	80020d8 <DMA_SetConfig+0x40>
	...

080020e8 <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80020e8:	6803      	ldr	r3, [r0, #0]
 80020ea:	4a14      	ldr	r2, [pc, #80]	; (800213c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d816      	bhi.n	800211e <DMA_CalcDMAMUXChannelBaseAndMask+0x36>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80020f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80020f2:	f022 0203 	bic.w	r2, r2, #3
 80020f6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80020fa:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
 80020fe:	6482      	str	r2, [r0, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002100:	b2db      	uxtb	r3, r3
 8002102:	3b08      	subs	r3, #8
 8002104:	4a0e      	ldr	r2, [pc, #56]	; (8002140 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8002106:	fba2 2303 	umull	r2, r3, r2, r3
 800210a:	091b      	lsrs	r3, r3, #4
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800210c:	4a0d      	ldr	r2, [pc, #52]	; (8002144 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 800210e:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002110:	f003 031f 	and.w	r3, r3, #31
 8002114:	2201      	movs	r2, #1
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	6503      	str	r3, [r0, #80]	; 0x50
}
 800211c:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800211e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002120:	f022 0103 	bic.w	r1, r2, #3
 8002124:	4a08      	ldr	r2, [pc, #32]	; (8002148 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>)
 8002126:	440a      	add	r2, r1
 8002128:	6482      	str	r2, [r0, #72]	; 0x48
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800212a:	b2db      	uxtb	r3, r3
 800212c:	3b08      	subs	r3, #8
 800212e:	4a04      	ldr	r2, [pc, #16]	; (8002140 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8002130:	fba2 2303 	umull	r2, r3, r2, r3
 8002134:	091b      	lsrs	r3, r3, #4
 8002136:	3307      	adds	r3, #7
 8002138:	e7e8      	b.n	800210c <DMA_CalcDMAMUXChannelBaseAndMask+0x24>
 800213a:	bf00      	nop
 800213c:	40020407 	.word	0x40020407
 8002140:	cccccccd 	.word	0xcccccccd
 8002144:	40020880 	.word	0x40020880
 8002148:	4002081c 	.word	0x4002081c

0800214c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800214c:	6843      	ldr	r3, [r0, #4]
 800214e:	f003 037f 	and.w	r3, r3, #127	; 0x7f

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002152:	4a07      	ldr	r2, [pc, #28]	; (8002170 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8002154:	441a      	add	r2, r3
 8002156:	0092      	lsls	r2, r2, #2
 8002158:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800215a:	4a06      	ldr	r2, [pc, #24]	; (8002174 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>)
 800215c:	6582      	str	r2, [r0, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800215e:	3b01      	subs	r3, #1
 8002160:	f003 0303 	and.w	r3, r3, #3
 8002164:	2201      	movs	r2, #1
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	1000823f 	.word	0x1000823f
 8002174:	40020940 	.word	0x40020940

08002178 <HAL_DMA_Init>:
  if (hdma == NULL)
 8002178:	2800      	cmp	r0, #0
 800217a:	d060      	beq.n	800223e <HAL_DMA_Init+0xc6>
{
 800217c:	b510      	push	{r4, lr}
 800217e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002180:	6802      	ldr	r2, [r0, #0]
 8002182:	4b30      	ldr	r3, [pc, #192]	; (8002244 <HAL_DMA_Init+0xcc>)
 8002184:	429a      	cmp	r2, r3
 8002186:	d842      	bhi.n	800220e <HAL_DMA_Init+0x96>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002188:	4b2f      	ldr	r3, [pc, #188]	; (8002248 <HAL_DMA_Init+0xd0>)
 800218a:	4413      	add	r3, r2
 800218c:	492f      	ldr	r1, [pc, #188]	; (800224c <HAL_DMA_Init+0xd4>)
 800218e:	fba1 1303 	umull	r1, r3, r1, r3
 8002192:	091b      	lsrs	r3, r3, #4
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002198:	4b2d      	ldr	r3, [pc, #180]	; (8002250 <HAL_DMA_Init+0xd8>)
 800219a:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 800219c:	2302      	movs	r3, #2
 800219e:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021a2:	6813      	ldr	r3, [r2, #0]
 80021a4:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80021a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021ac:	6013      	str	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80021ae:	6821      	ldr	r1, [r4, #0]
 80021b0:	680a      	ldr	r2, [r1, #0]
 80021b2:	68a3      	ldr	r3, [r4, #8]
 80021b4:	68e0      	ldr	r0, [r4, #12]
 80021b6:	4303      	orrs	r3, r0
 80021b8:	6920      	ldr	r0, [r4, #16]
 80021ba:	4303      	orrs	r3, r0
 80021bc:	6960      	ldr	r0, [r4, #20]
 80021be:	4303      	orrs	r3, r0
 80021c0:	69a0      	ldr	r0, [r4, #24]
 80021c2:	4303      	orrs	r3, r0
 80021c4:	69e0      	ldr	r0, [r4, #28]
 80021c6:	4303      	orrs	r3, r0
 80021c8:	6a20      	ldr	r0, [r4, #32]
 80021ca:	4303      	orrs	r3, r0
 80021cc:	4313      	orrs	r3, r2
 80021ce:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80021d0:	4620      	mov	r0, r4
 80021d2:	f7ff ff89 	bl	80020e8 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80021d6:	68a3      	ldr	r3, [r4, #8]
 80021d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021dc:	d022      	beq.n	8002224 <HAL_DMA_Init+0xac>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80021de:	6863      	ldr	r3, [r4, #4]
 80021e0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80021e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021e6:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80021e8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80021ea:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80021ec:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80021ee:	6863      	ldr	r3, [r4, #4]
 80021f0:	3b01      	subs	r3, #1
 80021f2:	2b03      	cmp	r3, #3
 80021f4:	d919      	bls.n	800222a <HAL_DMA_Init+0xb2>
    hdma->DMAmuxRequestGen = NULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 80021fa:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80021fc:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021fe:	2000      	movs	r0, #0
 8002200:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8002202:	2301      	movs	r3, #1
 8002204:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8002208:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 800220c:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800220e:	4b11      	ldr	r3, [pc, #68]	; (8002254 <HAL_DMA_Init+0xdc>)
 8002210:	4413      	add	r3, r2
 8002212:	490e      	ldr	r1, [pc, #56]	; (800224c <HAL_DMA_Init+0xd4>)
 8002214:	fba1 1303 	umull	r1, r3, r1, r3
 8002218:	091b      	lsrs	r3, r3, #4
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800221e:	4b0e      	ldr	r3, [pc, #56]	; (8002258 <HAL_DMA_Init+0xe0>)
 8002220:	6403      	str	r3, [r0, #64]	; 0x40
 8002222:	e7bb      	b.n	800219c <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002224:	2300      	movs	r3, #0
 8002226:	6063      	str	r3, [r4, #4]
 8002228:	e7d9      	b.n	80021de <HAL_DMA_Init+0x66>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800222a:	4620      	mov	r0, r4
 800222c:	f7ff ff8e 	bl	800214c <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002230:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002236:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002238:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	e7df      	b.n	80021fe <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 800223e:	2001      	movs	r0, #1
}
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	40020407 	.word	0x40020407
 8002248:	bffdfff8 	.word	0xbffdfff8
 800224c:	cccccccd 	.word	0xcccccccd
 8002250:	40020000 	.word	0x40020000
 8002254:	bffdfbf8 	.word	0xbffdfbf8
 8002258:	40020400 	.word	0x40020400

0800225c <HAL_DMA_DeInit>:
  if (NULL == hdma)
 800225c:	2800      	cmp	r0, #0
 800225e:	d04b      	beq.n	80022f8 <HAL_DMA_DeInit+0x9c>
{
 8002260:	b538      	push	{r3, r4, r5, lr}
 8002262:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8002264:	6802      	ldr	r2, [r0, #0]
 8002266:	6813      	ldr	r3, [r2, #0]
 8002268:	f023 0301 	bic.w	r3, r3, #1
 800226c:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800226e:	6802      	ldr	r2, [r0, #0]
 8002270:	4b22      	ldr	r3, [pc, #136]	; (80022fc <HAL_DMA_DeInit+0xa0>)
 8002272:	429a      	cmp	r2, r3
 8002274:	d82c      	bhi.n	80022d0 <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002276:	4b22      	ldr	r3, [pc, #136]	; (8002300 <HAL_DMA_DeInit+0xa4>)
 8002278:	4413      	add	r3, r2
 800227a:	4922      	ldr	r1, [pc, #136]	; (8002304 <HAL_DMA_DeInit+0xa8>)
 800227c:	fba1 1303 	umull	r1, r3, r1, r3
 8002280:	091b      	lsrs	r3, r3, #4
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002286:	4b20      	ldr	r3, [pc, #128]	; (8002308 <HAL_DMA_DeInit+0xac>)
 8002288:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->Instance->CCR = 0U;
 800228a:	2500      	movs	r5, #0
 800228c:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800228e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002290:	f003 021c 	and.w	r2, r3, #28
 8002294:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002296:	2301      	movs	r3, #1
 8002298:	4093      	lsls	r3, r2
 800229a:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800229c:	4620      	mov	r0, r4
 800229e:	f7ff ff23 	bl	80020e8 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 80022a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80022a4:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022a6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80022a8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80022aa:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80022ac:	6863      	ldr	r3, [r4, #4]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	2b03      	cmp	r3, #3
 80022b2:	d918      	bls.n	80022e6 <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = NULL;
 80022b4:	2000      	movs	r0, #0
 80022b6:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 80022b8:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80022ba:	65e0      	str	r0, [r4, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 80022bc:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80022be:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80022c0:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80022c2:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022c4:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 80022c6:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 80022ca:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 80022ce:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80022d0:	4b0e      	ldr	r3, [pc, #56]	; (800230c <HAL_DMA_DeInit+0xb0>)
 80022d2:	4413      	add	r3, r2
 80022d4:	490b      	ldr	r1, [pc, #44]	; (8002304 <HAL_DMA_DeInit+0xa8>)
 80022d6:	fba1 1303 	umull	r1, r3, r1, r3
 80022da:	091b      	lsrs	r3, r3, #4
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80022e0:	4b0b      	ldr	r3, [pc, #44]	; (8002310 <HAL_DMA_DeInit+0xb4>)
 80022e2:	6403      	str	r3, [r0, #64]	; 0x40
 80022e4:	e7d1      	b.n	800228a <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80022e6:	4620      	mov	r0, r4
 80022e8:	f7ff ff30 	bl	800214c <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80022ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80022ee:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80022f2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	e7dd      	b.n	80022b4 <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 80022f8:	2001      	movs	r0, #1
}
 80022fa:	4770      	bx	lr
 80022fc:	40020407 	.word	0x40020407
 8002300:	bffdfff8 	.word	0xbffdfff8
 8002304:	cccccccd 	.word	0xcccccccd
 8002308:	40020000 	.word	0x40020000
 800230c:	bffdfbf8 	.word	0xbffdfbf8
 8002310:	40020400 	.word	0x40020400

08002314 <HAL_DMA_Start_IT>:
{
 8002314:	b538      	push	{r3, r4, r5, lr}
 8002316:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8002318:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 800231c:	2801      	cmp	r0, #1
 800231e:	d043      	beq.n	80023a8 <HAL_DMA_Start_IT+0x94>
 8002320:	2001      	movs	r0, #1
 8002322:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (hdma->State == HAL_DMA_STATE_READY)
 8002326:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 800232a:	b2c0      	uxtb	r0, r0
 800232c:	2801      	cmp	r0, #1
 800232e:	d006      	beq.n	800233e <HAL_DMA_Start_IT+0x2a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002330:	2380      	movs	r3, #128	; 0x80
 8002332:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8002334:	2300      	movs	r3, #0
 8002336:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_ERROR;
 800233a:	2001      	movs	r0, #1
}
 800233c:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800233e:	2002      	movs	r0, #2
 8002340:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002344:	2000      	movs	r0, #0
 8002346:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8002348:	6825      	ldr	r5, [r4, #0]
 800234a:	6828      	ldr	r0, [r5, #0]
 800234c:	f020 0001 	bic.w	r0, r0, #1
 8002350:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002352:	4620      	mov	r0, r4
 8002354:	f7ff fea0 	bl	8002098 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8002358:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800235a:	b1d3      	cbz	r3, 8002392 <HAL_DMA_Start_IT+0x7e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800235c:	6822      	ldr	r2, [r4, #0]
 800235e:	6813      	ldr	r3, [r2, #0]
 8002360:	f043 030e 	orr.w	r3, r3, #14
 8002364:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002366:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800236e:	d003      	beq.n	8002378 <HAL_DMA_Start_IT+0x64>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002376:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != NULL)
 8002378:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800237a:	b11b      	cbz	r3, 8002384 <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002382:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8002384:	6822      	ldr	r2, [r4, #0]
 8002386:	6813      	ldr	r3, [r2, #0]
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800238e:	2000      	movs	r0, #0
 8002390:	e7d4      	b.n	800233c <HAL_DMA_Start_IT+0x28>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002392:	6822      	ldr	r2, [r4, #0]
 8002394:	6813      	ldr	r3, [r2, #0]
 8002396:	f023 0304 	bic.w	r3, r3, #4
 800239a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800239c:	6822      	ldr	r2, [r4, #0]
 800239e:	6813      	ldr	r3, [r2, #0]
 80023a0:	f043 030a 	orr.w	r3, r3, #10
 80023a4:	6013      	str	r3, [r2, #0]
 80023a6:	e7de      	b.n	8002366 <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 80023a8:	2002      	movs	r0, #2
 80023aa:	e7c7      	b.n	800233c <HAL_DMA_Start_IT+0x28>

080023ac <HAL_DMA_Abort>:
  if (NULL == hdma)
 80023ac:	4603      	mov	r3, r0
 80023ae:	2800      	cmp	r0, #0
 80023b0:	d034      	beq.n	800241c <HAL_DMA_Abort+0x70>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023b2:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	2a02      	cmp	r2, #2
 80023ba:	d006      	beq.n	80023ca <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023bc:	2204      	movs	r2, #4
 80023be:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80023c0:	2200      	movs	r2, #0
 80023c2:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    return HAL_ERROR;
 80023c6:	2001      	movs	r0, #1
 80023c8:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ca:	6801      	ldr	r1, [r0, #0]
 80023cc:	680a      	ldr	r2, [r1, #0]
 80023ce:	f022 020e 	bic.w	r2, r2, #14
 80023d2:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80023d4:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80023d6:	680a      	ldr	r2, [r1, #0]
 80023d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023dc:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 80023de:	6801      	ldr	r1, [r0, #0]
 80023e0:	680a      	ldr	r2, [r1, #0]
 80023e2:	f022 0201 	bic.w	r2, r2, #1
 80023e6:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023e8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80023ea:	f002 011c 	and.w	r1, r2, #28
 80023ee:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80023f0:	2201      	movs	r2, #1
 80023f2:	408a      	lsls	r2, r1
 80023f4:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80023f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80023f8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80023fa:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 80023fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80023fe:	b132      	cbz	r2, 800240e <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002400:	6811      	ldr	r1, [r2, #0]
 8002402:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002406:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002408:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800240a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800240c:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8002414:	2000      	movs	r0, #0
 8002416:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  return HAL_OK;
 800241a:	4770      	bx	lr
    return HAL_ERROR;
 800241c:	2001      	movs	r0, #1
}
 800241e:	4770      	bx	lr

08002420 <HAL_DMA_Abort_IT>:
{
 8002420:	b508      	push	{r3, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002422:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8002426:	b2db      	uxtb	r3, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d003      	beq.n	8002434 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800242c:	2304      	movs	r3, #4
 800242e:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8002430:	2001      	movs	r0, #1
}
 8002432:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002434:	6802      	ldr	r2, [r0, #0]
 8002436:	6813      	ldr	r3, [r2, #0]
 8002438:	f023 030e 	bic.w	r3, r3, #14
 800243c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800243e:	6802      	ldr	r2, [r0, #0]
 8002440:	6813      	ldr	r3, [r2, #0]
 8002442:	f023 0301 	bic.w	r3, r3, #1
 8002446:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002448:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800244a:	6813      	ldr	r3, [r2, #0]
 800244c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002450:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002452:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002454:	f003 021c 	and.w	r2, r3, #28
 8002458:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800245a:	2301      	movs	r3, #1
 800245c:	4093      	lsls	r3, r2
 800245e:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002460:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002462:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002464:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8002466:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002468:	b133      	cbz	r3, 8002478 <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002470:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002472:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002474:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002476:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002478:	2301      	movs	r3, #1
 800247a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800247e:	2300      	movs	r3, #0
 8002480:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8002484:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002486:	b113      	cbz	r3, 800248e <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 8002488:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800248a:	2000      	movs	r0, #0
 800248c:	e7d1      	b.n	8002432 <HAL_DMA_Abort_IT+0x12>
 800248e:	2000      	movs	r0, #0
 8002490:	e7cf      	b.n	8002432 <HAL_DMA_Abort_IT+0x12>
	...

08002494 <HAL_DMA_IRQHandler>:
{
 8002494:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002496:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002498:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800249a:	6804      	ldr	r4, [r0, #0]
 800249c:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800249e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80024a0:	f003 031c 	and.w	r3, r3, #28
 80024a4:	2204      	movs	r2, #4
 80024a6:	409a      	lsls	r2, r3
 80024a8:	420a      	tst	r2, r1
 80024aa:	d015      	beq.n	80024d8 <HAL_DMA_IRQHandler+0x44>
 80024ac:	f015 0f04 	tst.w	r5, #4
 80024b0:	d012      	beq.n	80024d8 <HAL_DMA_IRQHandler+0x44>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024b2:	6823      	ldr	r3, [r4, #0]
 80024b4:	f013 0f20 	tst.w	r3, #32
 80024b8:	d103      	bne.n	80024c2 <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024ba:	6823      	ldr	r3, [r4, #0]
 80024bc:	f023 0304 	bic.w	r3, r3, #4
 80024c0:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80024c2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80024c4:	f003 021c 	and.w	r2, r3, #28
 80024c8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80024ca:	2304      	movs	r3, #4
 80024cc:	4093      	lsls	r3, r2
 80024ce:	604b      	str	r3, [r1, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 80024d0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80024d2:	b103      	cbz	r3, 80024d6 <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 80024d4:	4798      	blx	r3
}
 80024d6:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80024d8:	2202      	movs	r2, #2
 80024da:	409a      	lsls	r2, r3
 80024dc:	420a      	tst	r2, r1
 80024de:	d028      	beq.n	8002532 <HAL_DMA_IRQHandler+0x9e>
 80024e0:	f015 0f02 	tst.w	r5, #2
 80024e4:	d025      	beq.n	8002532 <HAL_DMA_IRQHandler+0x9e>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024e6:	6823      	ldr	r3, [r4, #0]
 80024e8:	f013 0f20 	tst.w	r3, #32
 80024ec:	d106      	bne.n	80024fc <HAL_DMA_IRQHandler+0x68>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80024ee:	6823      	ldr	r3, [r4, #0]
 80024f0:	f023 030a 	bic.w	r3, r3, #10
 80024f4:	6023      	str	r3, [r4, #0]
        hdma->State = HAL_DMA_STATE_READY;
 80024f6:	2301      	movs	r3, #1
 80024f8:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80024fc:	6802      	ldr	r2, [r0, #0]
 80024fe:	4b1c      	ldr	r3, [pc, #112]	; (8002570 <HAL_DMA_IRQHandler+0xdc>)
 8002500:	429a      	cmp	r2, r3
 8002502:	d90e      	bls.n	8002522 <HAL_DMA_IRQHandler+0x8e>
 8002504:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002506:	f003 021c 	and.w	r2, r3, #28
 800250a:	2302      	movs	r3, #2
 800250c:	4093      	lsls	r3, r2
 800250e:	4a19      	ldr	r2, [pc, #100]	; (8002574 <HAL_DMA_IRQHandler+0xe0>)
 8002510:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hdma);
 8002512:	2300      	movs	r3, #0
 8002514:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
      if (hdma->XferCpltCallback != NULL)
 8002518:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800251a:	2b00      	cmp	r3, #0
 800251c:	d0db      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x42>
        hdma->XferCpltCallback(hdma);
 800251e:	4798      	blx	r3
 8002520:	e7d9      	b.n	80024d6 <HAL_DMA_IRQHandler+0x42>
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002522:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002524:	f003 021c 	and.w	r2, r3, #28
 8002528:	2302      	movs	r3, #2
 800252a:	4093      	lsls	r3, r2
 800252c:	4a12      	ldr	r2, [pc, #72]	; (8002578 <HAL_DMA_IRQHandler+0xe4>)
 800252e:	6053      	str	r3, [r2, #4]
 8002530:	e7ef      	b.n	8002512 <HAL_DMA_IRQHandler+0x7e>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002532:	2208      	movs	r2, #8
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	420b      	tst	r3, r1
 800253a:	d0cc      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x42>
 800253c:	f015 0f08 	tst.w	r5, #8
 8002540:	d0c9      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002542:	6823      	ldr	r3, [r4, #0]
 8002544:	f023 030e 	bic.w	r3, r3, #14
 8002548:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800254a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800254c:	f003 031c 	and.w	r3, r3, #28
 8002550:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002552:	2201      	movs	r2, #1
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800255a:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800255c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8002560:	2300      	movs	r3, #0
 8002562:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8002566:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002568:	2b00      	cmp	r3, #0
 800256a:	d0b4      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 800256c:	4798      	blx	r3
  return;
 800256e:	e7b2      	b.n	80024d6 <HAL_DMA_IRQHandler+0x42>
 8002570:	40020080 	.word	0x40020080
 8002574:	40020400 	.word	0x40020400
 8002578:	40020000 	.word	0x40020000

0800257c <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 800257c:	b178      	cbz	r0, 800259e <HAL_DMA_ConfigChannelAttributes+0x22>
  ccr = READ_REG(hdma->Instance->CCR);
 800257e:	6803      	ldr	r3, [r0, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8002582:	f011 0f10 	tst.w	r1, #16
 8002586:	d004      	beq.n	8002592 <HAL_DMA_ConfigChannelAttributes+0x16>
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8002588:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800258c:	d004      	beq.n	8002598 <HAL_DMA_ConfigChannelAttributes+0x1c>
      SET_BIT(ccr, DMA_CCR_PRIV);
 800258e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  WRITE_REG(hdma->Instance->CCR, ccr);
 8002592:	601a      	str	r2, [r3, #0]
  return status;
 8002594:	2000      	movs	r0, #0
 8002596:	4770      	bx	lr
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8002598:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800259c:	e7f9      	b.n	8002592 <HAL_DMA_ConfigChannelAttributes+0x16>
    return status;
 800259e:	2001      	movs	r0, #1
}
 80025a0:	4770      	bx	lr

080025a2 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80025a2:	4603      	mov	r3, r0
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 80025a4:	4608      	mov	r0, r1
 80025a6:	b909      	cbnz	r1, 80025ac <HAL_EXTI_RegisterCallback+0xa>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80025a8:	605a      	str	r2, [r3, #4]
      break;
 80025aa:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 80025ac:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 80025ae:	4770      	bx	lr

080025b0 <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80025b0:	b110      	cbz	r0, 80025b8 <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80025b2:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 80025b4:	2000      	movs	r0, #0
 80025b6:	4770      	bx	lr
    return HAL_ERROR;
 80025b8:	2001      	movs	r0, #1
  }
}
 80025ba:	4770      	bx	lr

080025bc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025bc:	b570      	push	{r4, r5, r6, lr}
  uint32_t position = 0x00u;
 80025be:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025c0:	e069      	b.n	8002696 <HAL_GPIO_Init+0xda>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025c2:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80025c4:	005e      	lsls	r6, r3, #1
 80025c6:	2403      	movs	r4, #3
 80025c8:	40b4      	lsls	r4, r6
 80025ca:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025ce:	68cc      	ldr	r4, [r1, #12]
 80025d0:	40b4      	lsls	r4, r6
 80025d2:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80025d4:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025d6:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025d8:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025dc:	684c      	ldr	r4, [r1, #4]
 80025de:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80025e2:	409c      	lsls	r4, r3
 80025e4:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80025e6:	6044      	str	r4, [r0, #4]
 80025e8:	e066      	b.n	80026b8 <HAL_GPIO_Init+0xfc>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025ea:	08dd      	lsrs	r5, r3, #3
 80025ec:	3508      	adds	r5, #8
 80025ee:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80025f2:	f003 0c07 	and.w	ip, r3, #7
 80025f6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80025fa:	f04f 0e0f 	mov.w	lr, #15
 80025fe:	fa0e fe0c 	lsl.w	lr, lr, ip
 8002602:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002606:	690c      	ldr	r4, [r1, #16]
 8002608:	fa04 f40c 	lsl.w	r4, r4, ip
 800260c:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8002610:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8002614:	e067      	b.n	80026e6 <HAL_GPIO_Init+0x12a>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002616:	2402      	movs	r4, #2
 8002618:	e000      	b.n	800261c <HAL_GPIO_Init+0x60>
 800261a:	2400      	movs	r4, #0
 800261c:	fa04 f40e 	lsl.w	r4, r4, lr
 8002620:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002622:	f10c 0c02 	add.w	ip, ip, #2
 8002626:	4d4b      	ldr	r5, [pc, #300]	; (8002754 <HAL_GPIO_Init+0x198>)
 8002628:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800262c:	4c4a      	ldr	r4, [pc, #296]	; (8002758 <HAL_GPIO_Init+0x19c>)
 800262e:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8002630:	43d4      	mvns	r4, r2
 8002632:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002636:	f8d1 c004 	ldr.w	ip, [r1, #4]
 800263a:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
 800263e:	d001      	beq.n	8002644 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8002640:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8002644:	4d44      	ldr	r5, [pc, #272]	; (8002758 <HAL_GPIO_Init+0x19c>)
 8002646:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8002648:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800264a:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800264e:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8002652:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
 8002656:	d001      	beq.n	800265c <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 8002658:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800265c:	4d3e      	ldr	r5, [pc, #248]	; (8002758 <HAL_GPIO_Init+0x19c>)
 800265e:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002660:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002664:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002668:	f8d1 c004 	ldr.w	ip, [r1, #4]
 800266c:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
 8002670:	d001      	beq.n	8002676 <HAL_GPIO_Init+0xba>
        {
          temp |= iocurrent;
 8002672:	ea42 0605 	orr.w	r6, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8002676:	4d38      	ldr	r5, [pc, #224]	; (8002758 <HAL_GPIO_Init+0x19c>)
 8002678:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800267c:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002680:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002682:	684e      	ldr	r6, [r1, #4]
 8002684:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8002688:	d001      	beq.n	800268e <HAL_GPIO_Init+0xd2>
        {
          temp |= iocurrent;
 800268a:	ea42 0405 	orr.w	r4, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800268e:	4a32      	ldr	r2, [pc, #200]	; (8002758 <HAL_GPIO_Init+0x19c>)
 8002690:	f8c2 4084 	str.w	r4, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8002694:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002696:	680a      	ldr	r2, [r1, #0]
 8002698:	fa32 f403 	lsrs.w	r4, r2, r3
 800269c:	d058      	beq.n	8002750 <HAL_GPIO_Init+0x194>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800269e:	f04f 0c01 	mov.w	ip, #1
 80026a2:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 80026a6:	ea1c 0202 	ands.w	r2, ip, r2
 80026aa:	d0f3      	beq.n	8002694 <HAL_GPIO_Init+0xd8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026ac:	684c      	ldr	r4, [r1, #4]
 80026ae:	f004 0403 	and.w	r4, r4, #3
 80026b2:	3c01      	subs	r4, #1
 80026b4:	2c01      	cmp	r4, #1
 80026b6:	d984      	bls.n	80025c2 <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026b8:	684c      	ldr	r4, [r1, #4]
 80026ba:	f004 0403 	and.w	r4, r4, #3
 80026be:	2c03      	cmp	r4, #3
 80026c0:	d00c      	beq.n	80026dc <HAL_GPIO_Init+0x120>
        temp = GPIOx->PUPDR;
 80026c2:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026c4:	005d      	lsls	r5, r3, #1
 80026c6:	f04f 0c03 	mov.w	ip, #3
 80026ca:	fa0c fc05 	lsl.w	ip, ip, r5
 80026ce:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026d2:	688c      	ldr	r4, [r1, #8]
 80026d4:	40ac      	lsls	r4, r5
 80026d6:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80026da:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026dc:	684c      	ldr	r4, [r1, #4]
 80026de:	f004 0403 	and.w	r4, r4, #3
 80026e2:	2c02      	cmp	r4, #2
 80026e4:	d081      	beq.n	80025ea <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 80026e6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80026e8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80026ec:	f04f 0c03 	mov.w	ip, #3
 80026f0:	fa0c fc0e 	lsl.w	ip, ip, lr
 80026f4:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026f8:	684c      	ldr	r4, [r1, #4]
 80026fa:	f004 0403 	and.w	r4, r4, #3
 80026fe:	fa04 f40e 	lsl.w	r4, r4, lr
 8002702:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8002706:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002708:	684c      	ldr	r4, [r1, #4]
 800270a:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 800270e:	d0c1      	beq.n	8002694 <HAL_GPIO_Init+0xd8>
        temp = SYSCFG->EXTICR[position >> 2u];
 8002710:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8002714:	f10c 0502 	add.w	r5, ip, #2
 8002718:	4c0e      	ldr	r4, [pc, #56]	; (8002754 <HAL_GPIO_Init+0x198>)
 800271a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800271e:	f003 0e03 	and.w	lr, r3, #3
 8002722:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002726:	2407      	movs	r4, #7
 8002728:	fa04 f40e 	lsl.w	r4, r4, lr
 800272c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002730:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8002734:	f43f af71 	beq.w	800261a <HAL_GPIO_Init+0x5e>
 8002738:	4c08      	ldr	r4, [pc, #32]	; (800275c <HAL_GPIO_Init+0x1a0>)
 800273a:	42a0      	cmp	r0, r4
 800273c:	d006      	beq.n	800274c <HAL_GPIO_Init+0x190>
 800273e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002742:	42a0      	cmp	r0, r4
 8002744:	f43f af67 	beq.w	8002616 <HAL_GPIO_Init+0x5a>
 8002748:	2407      	movs	r4, #7
 800274a:	e767      	b.n	800261c <HAL_GPIO_Init+0x60>
 800274c:	2401      	movs	r4, #1
 800274e:	e765      	b.n	800261c <HAL_GPIO_Init+0x60>
  }
}
 8002750:	bd70      	pop	{r4, r5, r6, pc}
 8002752:	bf00      	nop
 8002754:	40010000 	.word	0x40010000
 8002758:	58000800 	.word	0x58000800
 800275c:	48000400 	.word	0x48000400

08002760 <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 8002760:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002762:	fa31 f203 	lsrs.w	r2, r1, r3
 8002766:	d071      	beq.n	800284c <HAL_GPIO_DeInit+0xec>
{
 8002768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800276a:	e02e      	b.n	80027ca <HAL_GPIO_DeInit+0x6a>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x07uL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800276c:	2502      	movs	r5, #2
 800276e:	e000      	b.n	8002772 <HAL_GPIO_DeInit+0x12>
 8002770:	2500      	movs	r5, #0
 8002772:	fa05 f50c 	lsl.w	r5, r5, ip
 8002776:	42a5      	cmp	r5, r4
 8002778:	d049      	beq.n	800280e <HAL_GPIO_DeInit+0xae>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800277a:	6804      	ldr	r4, [r0, #0]
 800277c:	005d      	lsls	r5, r3, #1
 800277e:	f04f 0c03 	mov.w	ip, #3
 8002782:	fa0c fc05 	lsl.w	ip, ip, r5
 8002786:	ea44 040c 	orr.w	r4, r4, ip
 800278a:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800278c:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8002790:	f10e 0e08 	add.w	lr, lr, #8
 8002794:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 8002798:	f003 0607 	and.w	r6, r3, #7
 800279c:	00b6      	lsls	r6, r6, #2
 800279e:	250f      	movs	r5, #15
 80027a0:	40b5      	lsls	r5, r6
 80027a2:	ea24 0405 	bic.w	r4, r4, r5
 80027a6:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80027aa:	6884      	ldr	r4, [r0, #8]
 80027ac:	ea24 040c 	bic.w	r4, r4, ip
 80027b0:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80027b2:	6844      	ldr	r4, [r0, #4]
 80027b4:	ea24 0202 	bic.w	r2, r4, r2
 80027b8:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027ba:	68c2      	ldr	r2, [r0, #12]
 80027bc:	ea22 020c 	bic.w	r2, r2, ip
 80027c0:	60c2      	str	r2, [r0, #12]
    }

    position++;
 80027c2:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 80027c4:	fa31 f203 	lsrs.w	r2, r1, r3
 80027c8:	d03f      	beq.n	800284a <HAL_GPIO_DeInit+0xea>
    iocurrent = (GPIO_Pin) & (1uL << position);
 80027ca:	2201      	movs	r2, #1
 80027cc:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 80027ce:	ea12 0701 	ands.w	r7, r2, r1
 80027d2:	d0f6      	beq.n	80027c2 <HAL_GPIO_DeInit+0x62>
      tmp = SYSCFG->EXTICR[position >> 2u];
 80027d4:	089e      	lsrs	r6, r3, #2
 80027d6:	1cb5      	adds	r5, r6, #2
 80027d8:	4c1d      	ldr	r4, [pc, #116]	; (8002850 <HAL_GPIO_DeInit+0xf0>)
 80027da:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80027de:	f003 0c03 	and.w	ip, r3, #3
 80027e2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80027e6:	f04f 0e07 	mov.w	lr, #7
 80027ea:	fa0e fe0c 	lsl.w	lr, lr, ip
 80027ee:	ea0e 0404 	and.w	r4, lr, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80027f2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80027f6:	d0bb      	beq.n	8002770 <HAL_GPIO_DeInit+0x10>
 80027f8:	4d16      	ldr	r5, [pc, #88]	; (8002854 <HAL_GPIO_DeInit+0xf4>)
 80027fa:	42a8      	cmp	r0, r5
 80027fc:	d005      	beq.n	800280a <HAL_GPIO_DeInit+0xaa>
 80027fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002802:	42a8      	cmp	r0, r5
 8002804:	d0b2      	beq.n	800276c <HAL_GPIO_DeInit+0xc>
 8002806:	2507      	movs	r5, #7
 8002808:	e7b3      	b.n	8002772 <HAL_GPIO_DeInit+0x12>
 800280a:	2501      	movs	r5, #1
 800280c:	e7b1      	b.n	8002772 <HAL_GPIO_DeInit+0x12>
        EXTI->IMR1 &= ~(iocurrent);
 800280e:	4c12      	ldr	r4, [pc, #72]	; (8002858 <HAL_GPIO_DeInit+0xf8>)
 8002810:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8002814:	ea25 0507 	bic.w	r5, r5, r7
 8002818:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800281c:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 8002820:	ea25 0507 	bic.w	r5, r5, r7
 8002824:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 8002828:	6825      	ldr	r5, [r4, #0]
 800282a:	ea25 0507 	bic.w	r5, r5, r7
 800282e:	6025      	str	r5, [r4, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002830:	6865      	ldr	r5, [r4, #4]
 8002832:	ea25 0507 	bic.w	r5, r5, r7
 8002836:	6065      	str	r5, [r4, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002838:	4d05      	ldr	r5, [pc, #20]	; (8002850 <HAL_GPIO_DeInit+0xf0>)
 800283a:	3602      	adds	r6, #2
 800283c:	f855 4026 	ldr.w	r4, [r5, r6, lsl #2]
 8002840:	ea24 040e 	bic.w	r4, r4, lr
 8002844:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
 8002848:	e797      	b.n	800277a <HAL_GPIO_DeInit+0x1a>
  }
}
 800284a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	40010000 	.word	0x40010000
 8002854:	48000400 	.word	0x48000400
 8002858:	58000800 	.word	0x58000800

0800285c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800285c:	b10a      	cbz	r2, 8002862 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800285e:	6181      	str	r1, [r0, #24]
 8002860:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002862:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002864:	4770      	bx	lr
	...

08002868 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002868:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800286a:	4b05      	ldr	r3, [pc, #20]	; (8002880 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	4203      	tst	r3, r0
 8002870:	d100      	bne.n	8002874 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8002872:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002874:	4b02      	ldr	r3, [pc, #8]	; (8002880 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002876:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002878:	f7ff fa10 	bl	8001c9c <HAL_GPIO_EXTI_Callback>
}
 800287c:	e7f9      	b.n	8002872 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800287e:	bf00      	nop
 8002880:	58000800 	.word	0x58000800

08002884 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002884:	2800      	cmp	r0, #0
 8002886:	d059      	beq.n	800293c <HAL_I2C_Init+0xb8>
{
 8002888:	b510      	push	{r4, lr}
 800288a:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800288c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002890:	2b00      	cmp	r3, #0
 8002892:	d043      	beq.n	800291c <HAL_I2C_Init+0x98>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002894:	2324      	movs	r3, #36	; 0x24
 8002896:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800289a:	6822      	ldr	r2, [r4, #0]
 800289c:	6813      	ldr	r3, [r2, #0]
 800289e:	f023 0301 	bic.w	r3, r3, #1
 80028a2:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80028a4:	6863      	ldr	r3, [r4, #4]
 80028a6:	6822      	ldr	r2, [r4, #0]
 80028a8:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80028ac:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80028ae:	6822      	ldr	r2, [r4, #0]
 80028b0:	6893      	ldr	r3, [r2, #8]
 80028b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80028b6:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028b8:	68e3      	ldr	r3, [r4, #12]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d033      	beq.n	8002926 <HAL_I2C_Init+0xa2>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80028be:	68a3      	ldr	r3, [r4, #8]
 80028c0:	6822      	ldr	r2, [r4, #0]
 80028c2:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 80028c6:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80028c8:	68e3      	ldr	r3, [r4, #12]
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d031      	beq.n	8002932 <HAL_I2C_Init+0xae>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80028ce:	6822      	ldr	r2, [r4, #0]
 80028d0:	6853      	ldr	r3, [r2, #4]
 80028d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80028d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028da:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80028dc:	6822      	ldr	r2, [r4, #0]
 80028de:	68d3      	ldr	r3, [r2, #12]
 80028e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80028e4:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028e6:	6923      	ldr	r3, [r4, #16]
 80028e8:	6962      	ldr	r2, [r4, #20]
 80028ea:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80028ec:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028ee:	6822      	ldr	r2, [r4, #0]
 80028f0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80028f4:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028f6:	69e3      	ldr	r3, [r4, #28]
 80028f8:	6a21      	ldr	r1, [r4, #32]
 80028fa:	6822      	ldr	r2, [r4, #0]
 80028fc:	430b      	orrs	r3, r1
 80028fe:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002900:	6822      	ldr	r2, [r4, #0]
 8002902:	6813      	ldr	r3, [r2, #0]
 8002904:	f043 0301 	orr.w	r3, r3, #1
 8002908:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800290a:	2000      	movs	r0, #0
 800290c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800290e:	2320      	movs	r3, #32
 8002910:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002914:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002916:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
}
 800291a:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800291c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002920:	f7fe f846 	bl	80009b0 <HAL_I2C_MspInit>
 8002924:	e7b6      	b.n	8002894 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002926:	68a3      	ldr	r3, [r4, #8]
 8002928:	6822      	ldr	r2, [r4, #0]
 800292a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800292e:	6093      	str	r3, [r2, #8]
 8002930:	e7ca      	b.n	80028c8 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002932:	6823      	ldr	r3, [r4, #0]
 8002934:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002938:	605a      	str	r2, [r3, #4]
 800293a:	e7c8      	b.n	80028ce <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 800293c:	2001      	movs	r0, #1
}
 800293e:	4770      	bx	lr

08002940 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002940:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002942:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002946:	b2d2      	uxtb	r2, r2
 8002948:	2a20      	cmp	r2, #32
 800294a:	d123      	bne.n	8002994 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800294c:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8002950:	2a01      	cmp	r2, #1
 8002952:	d021      	beq.n	8002998 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8002954:	2201      	movs	r2, #1
 8002956:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800295a:	2224      	movs	r2, #36	; 0x24
 800295c:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002960:	6800      	ldr	r0, [r0, #0]
 8002962:	6802      	ldr	r2, [r0, #0]
 8002964:	f022 0201 	bic.w	r2, r2, #1
 8002968:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800296a:	6818      	ldr	r0, [r3, #0]
 800296c:	6802      	ldr	r2, [r0, #0]
 800296e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002972:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002974:	6818      	ldr	r0, [r3, #0]
 8002976:	6802      	ldr	r2, [r0, #0]
 8002978:	4311      	orrs	r1, r2
 800297a:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800297c:	6819      	ldr	r1, [r3, #0]
 800297e:	680a      	ldr	r2, [r1, #0]
 8002980:	f042 0201 	orr.w	r2, r2, #1
 8002984:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002986:	2220      	movs	r2, #32
 8002988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800298c:	2000      	movs	r0, #0
 800298e:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8002992:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002994:	2002      	movs	r0, #2
 8002996:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002998:	2002      	movs	r0, #2
  }
}
 800299a:	4770      	bx	lr

0800299c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800299c:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800299e:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	2a20      	cmp	r2, #32
 80029a6:	d121      	bne.n	80029ec <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029a8:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 80029ac:	2a01      	cmp	r2, #1
 80029ae:	d01f      	beq.n	80029f0 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80029b0:	2201      	movs	r2, #1
 80029b2:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029b6:	2224      	movs	r2, #36	; 0x24
 80029b8:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029bc:	6800      	ldr	r0, [r0, #0]
 80029be:	6802      	ldr	r2, [r0, #0]
 80029c0:	f022 0201 	bic.w	r2, r2, #1
 80029c4:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80029c6:	6818      	ldr	r0, [r3, #0]
 80029c8:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029ca:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80029ce:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029d2:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029d4:	6819      	ldr	r1, [r3, #0]
 80029d6:	680a      	ldr	r2, [r1, #0]
 80029d8:	f042 0201 	orr.w	r2, r2, #1
 80029dc:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029de:	2220      	movs	r2, #32
 80029e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029e4:	2000      	movs	r0, #0
 80029e6:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 80029ea:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80029ec:	2002      	movs	r0, #2
 80029ee:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80029f0:	2002      	movs	r0, #2
  }
}
 80029f2:	4770      	bx	lr

080029f4 <HAL_PWR_EnableBkUpAccess>:
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029f4:	4a02      	ldr	r2, [pc, #8]	; (8002a00 <HAL_PWR_EnableBkUpAccess+0xc>)
 80029f6:	6813      	ldr	r3, [r2, #0]
 80029f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029fc:	6013      	str	r3, [r2, #0]
}
 80029fe:	4770      	bx	lr
 8002a00:	58000400 	.word	0x58000400

08002a04 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002a04:	b510      	push	{r4, lr}
 8002a06:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8002a08:	b9a0      	cbnz	r0, 8002a34 <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8002a0a:	4b0f      	ldr	r3, [pc, #60]	; (8002a48 <HAL_PWR_EnterSLEEPMode+0x44>)
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002a12:	d10a      	bne.n	8002a2a <HAL_PWR_EnterSLEEPMode+0x26>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002a14:	4a0d      	ldr	r2, [pc, #52]	; (8002a4c <HAL_PWR_EnterSLEEPMode+0x48>)
 8002a16:	6913      	ldr	r3, [r2, #16]
 8002a18:	f023 0304 	bic.w	r3, r3, #4
 8002a1c:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002a1e:	2c01      	cmp	r4, #1
 8002a20:	d010      	beq.n	8002a44 <HAL_PWR_EnterSLEEPMode+0x40>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002a22:	bf40      	sev
    __WFE();
 8002a24:	bf20      	wfe
    __WFE();
 8002a26:	bf20      	wfe
  }
}
 8002a28:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8002a2a:	f000 f821 	bl	8002a70 <HAL_PWREx_DisableLowPowerRunMode>
 8002a2e:	2800      	cmp	r0, #0
 8002a30:	d0f0      	beq.n	8002a14 <HAL_PWR_EnterSLEEPMode+0x10>
 8002a32:	e7f9      	b.n	8002a28 <HAL_PWR_EnterSLEEPMode+0x24>
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8002a34:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <HAL_PWR_EnterSLEEPMode+0x44>)
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002a3c:	d1ea      	bne.n	8002a14 <HAL_PWR_EnterSLEEPMode+0x10>
      HAL_PWREx_EnableLowPowerRunMode();
 8002a3e:	f000 f80f 	bl	8002a60 <HAL_PWREx_EnableLowPowerRunMode>
 8002a42:	e7e7      	b.n	8002a14 <HAL_PWR_EnterSLEEPMode+0x10>
    __WFI();
 8002a44:	bf30      	wfi
 8002a46:	e7ef      	b.n	8002a28 <HAL_PWR_EnterSLEEPMode+0x24>
 8002a48:	58000400 	.word	0x58000400
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8002a50:	4b02      	ldr	r3, [pc, #8]	; (8002a5c <HAL_PWREx_GetVoltageRange+0xc>)
 8002a52:	6818      	ldr	r0, [r3, #0]
}
 8002a54:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	58000400 	.word	0x58000400

08002a60 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8002a60:	4a02      	ldr	r2, [pc, #8]	; (8002a6c <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 8002a62:	6813      	ldr	r3, [r2, #0]
 8002a64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a68:	6013      	str	r3, [r2, #0]
}
 8002a6a:	4770      	bx	lr
 8002a6c:	58000400 	.word	0x58000400

08002a70 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8002a70:	4a0f      	ldr	r2, [pc, #60]	; (8002ab0 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 8002a72:	6813      	ldr	r3, [r2, #0]
 8002a74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a78:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8002a7a:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <HAL_PWREx_DisableLowPowerRunMode+0x44>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2232      	movs	r2, #50	; 0x32
 8002a80:	fb02 f303 	mul.w	r3, r2, r3
 8002a84:	4a0c      	ldr	r2, [pc, #48]	; (8002ab8 <HAL_PWREx_DisableLowPowerRunMode+0x48>)
 8002a86:	fba2 2303 	umull	r2, r3, r2, r3
 8002a8a:	0c9b      	lsrs	r3, r3, #18
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002a8c:	e000      	b.n	8002a90 <HAL_PWREx_DisableLowPowerRunMode+0x20>
  {
    wait_loop_index--;
 8002a8e:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002a90:	4a07      	ldr	r2, [pc, #28]	; (8002ab0 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 8002a92:	6952      	ldr	r2, [r2, #20]
 8002a94:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002a98:	d001      	beq.n	8002a9e <HAL_PWREx_DisableLowPowerRunMode+0x2e>
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1f7      	bne.n	8002a8e <HAL_PWREx_DisableLowPowerRunMode+0x1e>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8002a9e:	4b04      	ldr	r3, [pc, #16]	; (8002ab0 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002aa6:	d101      	bne.n	8002aac <HAL_PWREx_DisableLowPowerRunMode+0x3c>
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	4770      	bx	lr
    return HAL_TIMEOUT;
 8002aac:	2003      	movs	r0, #3
}
 8002aae:	4770      	bx	lr
 8002ab0:	58000400 	.word	0x58000400
 8002ab4:	20000008 	.word	0x20000008
 8002ab8:	431bde83 	.word	0x431bde83

08002abc <HAL_PWREx_EnterSTOP2Mode>:
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8002abc:	4a0c      	ldr	r2, [pc, #48]	; (8002af0 <HAL_PWREx_EnterSTOP2Mode+0x34>)
 8002abe:	6813      	ldr	r3, [r2, #0]
 8002ac0:	f023 0307 	bic.w	r3, r3, #7
 8002ac4:	f043 0302 	orr.w	r3, r3, #2
 8002ac8:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002aca:	4a0a      	ldr	r2, [pc, #40]	; (8002af4 <HAL_PWREx_EnterSTOP2Mode+0x38>)
 8002acc:	6913      	ldr	r3, [r2, #16]
 8002ace:	f043 0304 	orr.w	r3, r3, #4
 8002ad2:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8002ad4:	2801      	cmp	r0, #1
 8002ad6:	d008      	beq.n	8002aea <HAL_PWREx_EnterSTOP2Mode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002ad8:	bf40      	sev
    __WFE();
 8002ada:	bf20      	wfe
    __WFE();
 8002adc:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002ade:	4a05      	ldr	r2, [pc, #20]	; (8002af4 <HAL_PWREx_EnterSTOP2Mode+0x38>)
 8002ae0:	6913      	ldr	r3, [r2, #16]
 8002ae2:	f023 0304 	bic.w	r3, r3, #4
 8002ae6:	6113      	str	r3, [r2, #16]
}
 8002ae8:	4770      	bx	lr
    __WFI();
 8002aea:	bf30      	wfi
 8002aec:	e7f7      	b.n	8002ade <HAL_PWREx_EnterSTOP2Mode+0x22>
 8002aee:	bf00      	nop
 8002af0:	58000400 	.word	0x58000400
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002af8:	b530      	push	{r4, r5, lr}
 8002afa:	b089      	sub	sp, #36	; 0x24
 8002afc:	4604      	mov	r4, r0
 8002afe:	468c      	mov	ip, r1
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8002b00:	4b2a      	ldr	r3, [pc, #168]	; (8002bac <RCC_SetFlashLatency+0xb4>)
 8002b02:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002b06:	9006      	str	r0, [sp, #24]
 8002b08:	f8ad 101c 	strh.w	r1, [sp, #28]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8002b0c:	f103 0208 	add.w	r2, r3, #8
 8002b10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002b14:	9004      	str	r0, [sp, #16]
 8002b16:	f8ad 1014 	strh.w	r1, [sp, #20]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8002b1a:	ad01      	add	r5, sp, #4
 8002b1c:	3310      	adds	r3, #16
 8002b1e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002b22:	e885 0007 	stmia.w	r5, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b26:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8002b2a:	d007      	beq.n	8002b3c <RCC_SetFlashLatency+0x44>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	e014      	b.n	8002b5a <RCC_SetFlashLatency+0x62>
        latency = FLASH_LATENCY_RANGE[index];
 8002b30:	aa08      	add	r2, sp, #32
 8002b32:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002b36:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 8002b3a:	e01e      	b.n	8002b7a <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d808      	bhi.n	8002b54 <RCC_SetFlashLatency+0x5c>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002b42:	aa08      	add	r2, sp, #32
 8002b44:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002b48:	f832 2c08 	ldrh.w	r2, [r2, #-8]
 8002b4c:	42a2      	cmp	r2, r4
 8002b4e:	d2ef      	bcs.n	8002b30 <RCC_SetFlashLatency+0x38>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002b50:	3301      	adds	r3, #1
 8002b52:	e7f4      	b.n	8002b3e <RCC_SetFlashLatency+0x46>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002b54:	2500      	movs	r5, #0
 8002b56:	e010      	b.n	8002b7a <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002b58:	3301      	adds	r3, #1
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d80c      	bhi.n	8002b78 <RCC_SetFlashLatency+0x80>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002b5e:	aa08      	add	r2, sp, #32
 8002b60:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002b64:	f832 2c10 	ldrh.w	r2, [r2, #-16]
 8002b68:	42a2      	cmp	r2, r4
 8002b6a:	d3f5      	bcc.n	8002b58 <RCC_SetFlashLatency+0x60>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002b6c:	aa08      	add	r2, sp, #32
 8002b6e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002b72:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 8002b76:	e000      	b.n	8002b7a <RCC_SetFlashLatency+0x82>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002b78:	2500      	movs	r5, #0
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b7a:	4a0d      	ldr	r2, [pc, #52]	; (8002bb0 <RCC_SetFlashLatency+0xb8>)
 8002b7c:	6813      	ldr	r3, [r2, #0]
 8002b7e:	f023 0307 	bic.w	r3, r3, #7
 8002b82:	432b      	orrs	r3, r5
 8002b84:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002b86:	f7fe f90b 	bl	8000da0 <HAL_GetTick>
 8002b8a:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002b8c:	4b08      	ldr	r3, [pc, #32]	; (8002bb0 <RCC_SetFlashLatency+0xb8>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	42ab      	cmp	r3, r5
 8002b96:	d006      	beq.n	8002ba6 <RCC_SetFlashLatency+0xae>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002b98:	f7fe f902 	bl	8000da0 <HAL_GetTick>
 8002b9c:	1b00      	subs	r0, r0, r4
 8002b9e:	2802      	cmp	r0, #2
 8002ba0:	d9f4      	bls.n	8002b8c <RCC_SetFlashLatency+0x94>
    {
      return HAL_TIMEOUT;
 8002ba2:	2003      	movs	r0, #3
 8002ba4:	e000      	b.n	8002ba8 <RCC_SetFlashLatency+0xb0>
    }
  }
  return HAL_OK;
 8002ba6:	2000      	movs	r0, #0
}
 8002ba8:	b009      	add	sp, #36	; 0x24
 8002baa:	bd30      	pop	{r4, r5, pc}
 8002bac:	080087e0 	.word	0x080087e0
 8002bb0:	58004000 	.word	0x58004000

08002bb4 <RCC_SetFlashLatencyFromMSIRange>:
{
 8002bb4:	b510      	push	{r4, lr}
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8002bb6:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8002bba:	4b0c      	ldr	r3, [pc, #48]	; (8002bec <RCC_SetFlashLatencyFromMSIRange+0x38>)
 8002bbc:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bc4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8002bc8:	f003 030f 	and.w	r3, r3, #15
 8002bcc:	4a08      	ldr	r2, [pc, #32]	; (8002bf0 <RCC_SetFlashLatencyFromMSIRange+0x3c>)
 8002bce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bd2:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002bd6:	f7ff ff3b 	bl	8002a50 <HAL_PWREx_GetVoltageRange>
 8002bda:	4601      	mov	r1, r0
 8002bdc:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8002bde:	fba3 3404 	umull	r3, r4, r3, r4
 8002be2:	0ca0      	lsrs	r0, r4, #18
 8002be4:	f7ff ff88 	bl	8002af8 <RCC_SetFlashLatency>
}
 8002be8:	bd10      	pop	{r4, pc}
 8002bea:	bf00      	nop
 8002bec:	08008dc8 	.word	0x08008dc8
 8002bf0:	08008d68 	.word	0x08008d68
 8002bf4:	431bde83 	.word	0x431bde83

08002bf8 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002bf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bfc:	6899      	ldr	r1, [r3, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	f003 0303 	and.w	r3, r3, #3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002c04:	f011 010c 	ands.w	r1, r1, #12
 8002c08:	d00a      	beq.n	8002c20 <HAL_RCC_GetSysClockFreq+0x28>
 8002c0a:	290c      	cmp	r1, #12
 8002c0c:	d006      	beq.n	8002c1c <HAL_RCC_GetSysClockFreq+0x24>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c0e:	2904      	cmp	r1, #4
 8002c10:	d047      	beq.n	8002ca2 <HAL_RCC_GetSysClockFreq+0xaa>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c12:	2908      	cmp	r1, #8
 8002c14:	d03b      	beq.n	8002c8e <HAL_RCC_GetSysClockFreq+0x96>
  uint32_t msifreq = 0U;
 8002c16:	2200      	movs	r2, #0
  uint32_t sysclockfreq = 0U;
 8002c18:	4610      	mov	r0, r2
 8002c1a:	e026      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d1f6      	bne.n	8002c0e <HAL_RCC_GetSysClockFreq+0x16>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002c20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f013 0308 	ands.w	r3, r3, #8
 8002c2a:	d00d      	beq.n	8002c48 <HAL_RCC_GetSysClockFreq+0x50>
 8002c2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f013 0308 	ands.w	r3, r3, #8
 8002c36:	d124      	bne.n	8002c82 <HAL_RCC_GetSysClockFreq+0x8a>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002c38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c3c:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002c40:	4a2e      	ldr	r2, [pc, #184]	; (8002cfc <HAL_RCC_GetSysClockFreq+0x104>)
 8002c42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002c46:	e00e      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x6e>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002c48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c4c:	6812      	ldr	r2, [r2, #0]
 8002c4e:	f012 0f08 	tst.w	r2, #8
 8002c52:	d112      	bne.n	8002c7a <HAL_RCC_GetSysClockFreq+0x82>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002c54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c5c:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8002c60:	4a26      	ldr	r2, [pc, #152]	; (8002cfc <HAL_RCC_GetSysClockFreq+0x104>)
 8002c62:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002c66:	b1d1      	cbz	r1, 8002c9e <HAL_RCC_GetSysClockFreq+0xa6>
  uint32_t sysclockfreq = 0U;
 8002c68:	2000      	movs	r0, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002c6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f003 030c 	and.w	r3, r3, #12
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c74:	2b0c      	cmp	r3, #12
 8002c76:	d01a      	beq.n	8002cae <HAL_RCC_GetSysClockFreq+0xb6>
}
 8002c78:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002c7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c7e:	6812      	ldr	r2, [r2, #0]
 8002c80:	e7ee      	b.n	8002c60 <HAL_RCC_GetSysClockFreq+0x68>
 8002c82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c86:	681b      	ldr	r3, [r3, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002c88:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002c8c:	e7d8      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0x48>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002c8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	f412 1280 	ands.w	r2, r2, #1048576	; 0x100000
 8002c98:	d106      	bne.n	8002ca8 <HAL_RCC_GetSysClockFreq+0xb0>
      sysclockfreq = HSE_VALUE;
 8002c9a:	4819      	ldr	r0, [pc, #100]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c9c:	e7e5      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0x72>
      sysclockfreq = msifreq;
 8002c9e:	4610      	mov	r0, r2
 8002ca0:	e7e3      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 8002ca2:	2200      	movs	r2, #0
    sysclockfreq = HSI_VALUE;
 8002ca4:	4817      	ldr	r0, [pc, #92]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ca6:	e7e0      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 8002ca8:	2200      	movs	r2, #0
      sysclockfreq = HSE_VALUE / 2U;
 8002caa:	4816      	ldr	r0, [pc, #88]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cac:	e7dd      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0x72>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002cae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d009      	beq.n	8002cd0 <HAL_RCC_GetSysClockFreq+0xd8>
 8002cbc:	2b03      	cmp	r3, #3
 8002cbe:	d108      	bne.n	8002cd2 <HAL_RCC_GetSysClockFreq+0xda>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002cc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002cca:	d115      	bne.n	8002cf8 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002ccc:	4a0c      	ldr	r2, [pc, #48]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cce:	e000      	b.n	8002cd2 <HAL_RCC_GetSysClockFreq+0xda>
    switch (pllsource)
 8002cd0:	4a0c      	ldr	r2, [pc, #48]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x10c>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002cd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cd6:	68cb      	ldr	r3, [r1, #12]
 8002cd8:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002cdc:	fb03 f202 	mul.w	r2, r3, r2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002ce0:	68cb      	ldr	r3, [r1, #12]
 8002ce2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	fbb2 f2f3 	udiv	r2, r2, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002cec:	68c8      	ldr	r0, [r1, #12]
 8002cee:	0f40      	lsrs	r0, r0, #29
 8002cf0:	3001      	adds	r0, #1
 8002cf2:	fbb2 f0f0 	udiv	r0, r2, r0
  return sysclockfreq;
 8002cf6:	e7bf      	b.n	8002c78 <HAL_RCC_GetSysClockFreq+0x80>
          pllinputfreq = HSE_VALUE / 2U;
 8002cf8:	4a02      	ldr	r2, [pc, #8]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cfa:	e7ea      	b.n	8002cd2 <HAL_RCC_GetSysClockFreq+0xda>
 8002cfc:	08008dc8 	.word	0x08008dc8
 8002d00:	01e84800 	.word	0x01e84800
 8002d04:	00f42400 	.word	0x00f42400

08002d08 <HAL_RCC_GetHCLKFreq>:
{
 8002d08:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002d0a:	f7ff ff75 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002d0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002d18:	4a02      	ldr	r2, [pc, #8]	; (8002d24 <HAL_RCC_GetHCLKFreq+0x1c>)
 8002d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002d1e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002d22:	bd08      	pop	{r3, pc}
 8002d24:	08008d68 	.word	0x08008d68

08002d28 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002d28:	2800      	cmp	r0, #0
 8002d2a:	f000 8311 	beq.w	8003350 <HAL_RCC_OscConfig+0x628>
{
 8002d2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d30:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002d32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d36:	689d      	ldr	r5, [r3, #8]
 8002d38:	f005 050c 	and.w	r5, r5, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002d3c:	68de      	ldr	r6, [r3, #12]
 8002d3e:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002d42:	6803      	ldr	r3, [r0, #0]
 8002d44:	f013 0f20 	tst.w	r3, #32
 8002d48:	d02a      	beq.n	8002da0 <HAL_RCC_OscConfig+0x78>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002d4a:	2d00      	cmp	r5, #0
 8002d4c:	d065      	beq.n	8002e1a <HAL_RCC_OscConfig+0xf2>
 8002d4e:	2d0c      	cmp	r5, #12
 8002d50:	d061      	beq.n	8002e16 <HAL_RCC_OscConfig+0xee>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d52:	6a23      	ldr	r3, [r4, #32]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 80bf 	beq.w	8002ed8 <HAL_RCC_OscConfig+0x1b0>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002d5a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d5e:	6813      	ldr	r3, [r2, #0]
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002d66:	f7fe f81b 	bl	8000da0 <HAL_GetTick>
 8002d6a:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002d6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f013 0f02 	tst.w	r3, #2
 8002d76:	f000 80a7 	beq.w	8002ec8 <HAL_RCC_OscConfig+0x1a0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	f042 0208 	orr.w	r2, r2, #8
 8002d84:	601a      	str	r2, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002d8c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d92:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002d9a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002d9e:	605a      	str	r2, [r3, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	f013 0f01 	tst.w	r3, #1
 8002da6:	f000 80b5 	beq.w	8002f14 <HAL_RCC_OscConfig+0x1ec>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002daa:	2d08      	cmp	r5, #8
 8002dac:	f000 80ae 	beq.w	8002f0c <HAL_RCC_OscConfig+0x1e4>
 8002db0:	2d0c      	cmp	r5, #12
 8002db2:	f000 80a8 	beq.w	8002f06 <HAL_RCC_OscConfig+0x1de>
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002db6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002dba:	6813      	ldr	r3, [r2, #0]
 8002dbc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002dc0:	68a1      	ldr	r1, [r4, #8]
 8002dc2:	430b      	orrs	r3, r1
 8002dc4:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dc6:	6863      	ldr	r3, [r4, #4]
 8002dc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dcc:	f000 80c4 	beq.w	8002f58 <HAL_RCC_OscConfig+0x230>
 8002dd0:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002dd4:	f000 80c5 	beq.w	8002f62 <HAL_RCC_OscConfig+0x23a>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002dd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002de2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002dea:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dec:	6863      	ldr	r3, [r4, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	f000 80c2 	beq.w	8002f78 <HAL_RCC_OscConfig+0x250>
        tickstart = HAL_GetTick();
 8002df4:	f7fd ffd4 	bl	8000da0 <HAL_GetTick>
 8002df8:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002dfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e04:	f040 8086 	bne.w	8002f14 <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e08:	f7fd ffca 	bl	8000da0 <HAL_GetTick>
 8002e0c:	1bc0      	subs	r0, r0, r7
 8002e0e:	2864      	cmp	r0, #100	; 0x64
 8002e10:	d9f3      	bls.n	8002dfa <HAL_RCC_OscConfig+0xd2>
            return HAL_TIMEOUT;
 8002e12:	2003      	movs	r0, #3
 8002e14:	e2a9      	b.n	800336a <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002e16:	2e01      	cmp	r6, #1
 8002e18:	d19b      	bne.n	8002d52 <HAL_RCC_OscConfig+0x2a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002e1a:	6a23      	ldr	r3, [r4, #32]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 8299 	beq.w	8003354 <HAL_RCC_OscConfig+0x62c>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e22:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002e24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f013 0f08 	tst.w	r3, #8
 8002e2e:	d029      	beq.n	8002e84 <HAL_RCC_OscConfig+0x15c>
 8002e30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e3a:	4298      	cmp	r0, r3
 8002e3c:	d92a      	bls.n	8002e94 <HAL_RCC_OscConfig+0x16c>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e3e:	f7ff feb9 	bl	8002bb4 <RCC_SetFlashLatencyFromMSIRange>
 8002e42:	2800      	cmp	r0, #0
 8002e44:	f040 8288 	bne.w	8003358 <HAL_RCC_OscConfig+0x630>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	f042 0208 	orr.w	r2, r2, #8
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002e5a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e60:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002e68:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002e6c:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002e6e:	f7ff ff4b 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 8002e72:	4bba      	ldr	r3, [pc, #744]	; (800315c <HAL_RCC_OscConfig+0x434>)
 8002e74:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8002e76:	4bba      	ldr	r3, [pc, #744]	; (8003160 <HAL_RCC_OscConfig+0x438>)
 8002e78:	6818      	ldr	r0, [r3, #0]
 8002e7a:	f7fd ff8f 	bl	8000d9c <HAL_InitTick>
        if (status != HAL_OK)
 8002e7e:	2800      	cmp	r0, #0
 8002e80:	d08e      	beq.n	8002da0 <HAL_RCC_OscConfig+0x78>
 8002e82:	e272      	b.n	800336a <HAL_RCC_OscConfig+0x642>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e92:	e7d2      	b.n	8002e3a <HAL_RCC_OscConfig+0x112>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	f042 0208 	orr.w	r2, r2, #8
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002ea6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002eac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002eb4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002eb8:	605a      	str	r2, [r3, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002eba:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002ebc:	f7ff fe7a 	bl	8002bb4 <RCC_SetFlashLatencyFromMSIRange>
 8002ec0:	2800      	cmp	r0, #0
 8002ec2:	d0d4      	beq.n	8002e6e <HAL_RCC_OscConfig+0x146>
            return HAL_ERROR;
 8002ec4:	2001      	movs	r0, #1
 8002ec6:	e250      	b.n	800336a <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ec8:	f7fd ff6a 	bl	8000da0 <HAL_GetTick>
 8002ecc:	1bc0      	subs	r0, r0, r7
 8002ece:	2802      	cmp	r0, #2
 8002ed0:	f67f af4c 	bls.w	8002d6c <HAL_RCC_OscConfig+0x44>
            return HAL_TIMEOUT;
 8002ed4:	2003      	movs	r0, #3
 8002ed6:	e248      	b.n	800336a <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002ed8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002edc:	6813      	ldr	r3, [r2, #0]
 8002ede:	f023 0301 	bic.w	r3, r3, #1
 8002ee2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002ee4:	f7fd ff5c 	bl	8000da0 <HAL_GetTick>
 8002ee8:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002eea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f013 0f02 	tst.w	r3, #2
 8002ef4:	f43f af54 	beq.w	8002da0 <HAL_RCC_OscConfig+0x78>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ef8:	f7fd ff52 	bl	8000da0 <HAL_GetTick>
 8002efc:	1bc0      	subs	r0, r0, r7
 8002efe:	2802      	cmp	r0, #2
 8002f00:	d9f3      	bls.n	8002eea <HAL_RCC_OscConfig+0x1c2>
            return HAL_TIMEOUT;
 8002f02:	2003      	movs	r0, #3
 8002f04:	e231      	b.n	800336a <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f06:	2e03      	cmp	r6, #3
 8002f08:	f47f af55 	bne.w	8002db6 <HAL_RCC_OscConfig+0x8e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002f0c:	6863      	ldr	r3, [r4, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	f000 8224 	beq.w	800335c <HAL_RCC_OscConfig+0x634>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f14:	6823      	ldr	r3, [r4, #0]
 8002f16:	f013 0f02 	tst.w	r3, #2
 8002f1a:	d056      	beq.n	8002fca <HAL_RCC_OscConfig+0x2a2>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002f1c:	2d04      	cmp	r5, #4
 8002f1e:	d03d      	beq.n	8002f9c <HAL_RCC_OscConfig+0x274>
 8002f20:	2d0c      	cmp	r5, #12
 8002f22:	d039      	beq.n	8002f98 <HAL_RCC_OscConfig+0x270>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f24:	6923      	ldr	r3, [r4, #16]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f000 808a 	beq.w	8003040 <HAL_RCC_OscConfig+0x318>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002f2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f30:	6813      	ldr	r3, [r2, #0]
 8002f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f36:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002f38:	f7fd ff32 	bl	8000da0 <HAL_GetTick>
 8002f3c:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002f3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002f48:	d136      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f4a:	f7fd ff29 	bl	8000da0 <HAL_GetTick>
 8002f4e:	1b80      	subs	r0, r0, r6
 8002f50:	2802      	cmp	r0, #2
 8002f52:	d9f4      	bls.n	8002f3e <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8002f54:	2003      	movs	r0, #3
 8002f56:	e208      	b.n	800336a <HAL_RCC_OscConfig+0x642>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002f58:	6813      	ldr	r3, [r2, #0]
 8002f5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f5e:	6013      	str	r3, [r2, #0]
}
 8002f60:	e744      	b.n	8002dec <HAL_RCC_OscConfig+0xc4>
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002f62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002f6c:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002f74:	601a      	str	r2, [r3, #0]
}
 8002f76:	e739      	b.n	8002dec <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8002f78:	f7fd ff12 	bl	8000da0 <HAL_GetTick>
 8002f7c:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002f7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002f88:	d0c4      	beq.n	8002f14 <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f8a:	f7fd ff09 	bl	8000da0 <HAL_GetTick>
 8002f8e:	1bc0      	subs	r0, r0, r7
 8002f90:	2864      	cmp	r0, #100	; 0x64
 8002f92:	d9f4      	bls.n	8002f7e <HAL_RCC_OscConfig+0x256>
            return HAL_TIMEOUT;
 8002f94:	2003      	movs	r0, #3
 8002f96:	e1e8      	b.n	800336a <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f98:	2e02      	cmp	r6, #2
 8002f9a:	d1c3      	bne.n	8002f24 <HAL_RCC_OscConfig+0x1fc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002f9c:	6923      	ldr	r3, [r4, #16]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f000 81de 	beq.w	8003360 <HAL_RCC_OscConfig+0x638>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa4:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002fa6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002faa:	6853      	ldr	r3, [r2, #4]
 8002fac:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002fb0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002fb4:	6053      	str	r3, [r2, #4]
}
 8002fb6:	e008      	b.n	8002fca <HAL_RCC_OscConfig+0x2a2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fb8:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002fba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fbe:	6853      	ldr	r3, [r2, #4]
 8002fc0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002fc4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002fc8:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fca:	6823      	ldr	r3, [r4, #0]
 8002fcc:	f013 0f08 	tst.w	r3, #8
 8002fd0:	d07e      	beq.n	80030d0 <HAL_RCC_OscConfig+0x3a8>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fd2:	69a3      	ldr	r3, [r4, #24]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d062      	beq.n	800309e <HAL_RCC_OscConfig+0x376>
      uint32_t csr_temp = RCC->CSR;
 8002fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002fe0:	69e1      	ldr	r1, [r4, #28]
 8002fe2:	f003 0210 	and.w	r2, r3, #16
 8002fe6:	4291      	cmp	r1, r2
 8002fe8:	d011      	beq.n	800300e <HAL_RCC_OscConfig+0x2e6>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002fea:	f003 0203 	and.w	r2, r3, #3
 8002fee:	2a02      	cmp	r2, #2
 8002ff0:	f000 81b8 	beq.w	8003364 <HAL_RCC_OscConfig+0x63c>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002ff4:	f013 0f01 	tst.w	r3, #1
 8002ff8:	d138      	bne.n	800306c <HAL_RCC_OscConfig+0x344>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002ffa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ffe:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003002:	f023 0310 	bic.w	r3, r3, #16
 8003006:	69e1      	ldr	r1, [r4, #28]
 8003008:	430b      	orrs	r3, r1
 800300a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800300e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003012:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003016:	f043 0301 	orr.w	r3, r3, #1
 800301a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800301e:	f7fd febf 	bl	8000da0 <HAL_GetTick>
 8003022:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8003024:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003028:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800302c:	f013 0f02 	tst.w	r3, #2
 8003030:	d14e      	bne.n	80030d0 <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003032:	f7fd feb5 	bl	8000da0 <HAL_GetTick>
 8003036:	1b80      	subs	r0, r0, r6
 8003038:	2811      	cmp	r0, #17
 800303a:	d9f3      	bls.n	8003024 <HAL_RCC_OscConfig+0x2fc>
          return HAL_TIMEOUT;
 800303c:	2003      	movs	r0, #3
 800303e:	e194      	b.n	800336a <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003040:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003044:	6813      	ldr	r3, [r2, #0]
 8003046:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800304a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800304c:	f7fd fea8 	bl	8000da0 <HAL_GetTick>
 8003050:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003052:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800305c:	d0b5      	beq.n	8002fca <HAL_RCC_OscConfig+0x2a2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800305e:	f7fd fe9f 	bl	8000da0 <HAL_GetTick>
 8003062:	1b80      	subs	r0, r0, r6
 8003064:	2802      	cmp	r0, #2
 8003066:	d9f4      	bls.n	8003052 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8003068:	2003      	movs	r0, #3
 800306a:	e17e      	b.n	800336a <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800306c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003070:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003074:	f023 0301 	bic.w	r3, r3, #1
 8003078:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
          tickstart = HAL_GetTick();
 800307c:	f7fd fe90 	bl	8000da0 <HAL_GetTick>
 8003080:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8003082:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003086:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800308a:	f013 0f02 	tst.w	r3, #2
 800308e:	d0b4      	beq.n	8002ffa <HAL_RCC_OscConfig+0x2d2>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003090:	f7fd fe86 	bl	8000da0 <HAL_GetTick>
 8003094:	1b80      	subs	r0, r0, r6
 8003096:	2811      	cmp	r0, #17
 8003098:	d9f3      	bls.n	8003082 <HAL_RCC_OscConfig+0x35a>
              return HAL_TIMEOUT;
 800309a:	2003      	movs	r0, #3
 800309c:	e165      	b.n	800336a <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800309e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030a2:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80030a6:	f023 0301 	bic.w	r3, r3, #1
 80030aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80030ae:	f7fd fe77 	bl	8000da0 <HAL_GetTick>
 80030b2:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80030b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030bc:	f013 0f02 	tst.w	r3, #2
 80030c0:	d006      	beq.n	80030d0 <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c2:	f7fd fe6d 	bl	8000da0 <HAL_GetTick>
 80030c6:	1b80      	subs	r0, r0, r6
 80030c8:	2811      	cmp	r0, #17
 80030ca:	d9f3      	bls.n	80030b4 <HAL_RCC_OscConfig+0x38c>
          return HAL_TIMEOUT;
 80030cc:	2003      	movs	r0, #3
 80030ce:	e14c      	b.n	800336a <HAL_RCC_OscConfig+0x642>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030d0:	6823      	ldr	r3, [r4, #0]
 80030d2:	f013 0f04 	tst.w	r3, #4
 80030d6:	f000 80b8 	beq.w	800324a <HAL_RCC_OscConfig+0x522>
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80030da:	4b22      	ldr	r3, [pc, #136]	; (8003164 <HAL_RCC_OscConfig+0x43c>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f413 7f80 	tst.w	r3, #256	; 0x100
 80030e2:	d110      	bne.n	8003106 <HAL_RCC_OscConfig+0x3de>
      HAL_PWR_EnableBkUpAccess();
 80030e4:	f7ff fc86 	bl	80029f4 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 80030e8:	f7fd fe5a 	bl	8000da0 <HAL_GetTick>
 80030ec:	4606      	mov	r6, r0
 80030ee:	4b1d      	ldr	r3, [pc, #116]	; (8003164 <HAL_RCC_OscConfig+0x43c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80030f6:	d106      	bne.n	8003106 <HAL_RCC_OscConfig+0x3de>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f8:	f7fd fe52 	bl	8000da0 <HAL_GetTick>
 80030fc:	1b80      	subs	r0, r0, r6
 80030fe:	2802      	cmp	r0, #2
 8003100:	d9f5      	bls.n	80030ee <HAL_RCC_OscConfig+0x3c6>
          return HAL_TIMEOUT;
 8003102:	2003      	movs	r0, #3
 8003104:	e131      	b.n	800336a <HAL_RCC_OscConfig+0x642>
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003106:	68e3      	ldr	r3, [r4, #12]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d068      	beq.n	80031de <HAL_RCC_OscConfig+0x4b6>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800310c:	2b85      	cmp	r3, #133	; 0x85
 800310e:	d001      	beq.n	8003114 <HAL_RCC_OscConfig+0x3ec>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8003110:	2b05      	cmp	r3, #5
 8003112:	d107      	bne.n	8003124 <HAL_RCC_OscConfig+0x3fc>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003114:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003118:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800311c:	f043 0304 	orr.w	r3, r3, #4
 8003120:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8003124:	f7fd fe3c 	bl	8000da0 <HAL_GetTick>
 8003128:	4606      	mov	r6, r0
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800312a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800312e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003132:	f043 0301 	orr.w	r3, r3, #1
 8003136:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800313a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800313e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003142:	f013 0f02 	tst.w	r3, #2
 8003146:	d10f      	bne.n	8003168 <HAL_RCC_OscConfig+0x440>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003148:	f7fd fe2a 	bl	8000da0 <HAL_GetTick>
 800314c:	1b80      	subs	r0, r0, r6
 800314e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003152:	4298      	cmp	r0, r3
 8003154:	d9f1      	bls.n	800313a <HAL_RCC_OscConfig+0x412>
          return HAL_TIMEOUT;
 8003156:	2003      	movs	r0, #3
 8003158:	e107      	b.n	800336a <HAL_RCC_OscConfig+0x642>
 800315a:	bf00      	nop
 800315c:	20000008 	.word	0x20000008
 8003160:	2000000c 	.word	0x2000000c
 8003164:	58000400 	.word	0x58000400
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8003168:	68e3      	ldr	r3, [r4, #12]
 800316a:	2b81      	cmp	r3, #129	; 0x81
 800316c:	d001      	beq.n	8003172 <HAL_RCC_OscConfig+0x44a>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800316e:	2b85      	cmp	r3, #133	; 0x85
 8003170:	d11a      	bne.n	80031a8 <HAL_RCC_OscConfig+0x480>
        tickstart = HAL_GetTick();
 8003172:	f7fd fe15 	bl	8000da0 <HAL_GetTick>
 8003176:	4606      	mov	r6, r0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003178:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800317c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003180:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003184:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003188:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800318c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003190:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003194:	d159      	bne.n	800324a <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003196:	f7fd fe03 	bl	8000da0 <HAL_GetTick>
 800319a:	1b80      	subs	r0, r0, r6
 800319c:	f241 3388 	movw	r3, #5000	; 0x1388
 80031a0:	4298      	cmp	r0, r3
 80031a2:	d9f1      	bls.n	8003188 <HAL_RCC_OscConfig+0x460>
            return HAL_TIMEOUT;
 80031a4:	2003      	movs	r0, #3
 80031a6:	e0e0      	b.n	800336a <HAL_RCC_OscConfig+0x642>
        tickstart = HAL_GetTick();
 80031a8:	f7fd fdfa 	bl	8000da0 <HAL_GetTick>
 80031ac:	4606      	mov	r6, r0
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80031ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031b2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80031b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80031be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80031ca:	d03e      	beq.n	800324a <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031cc:	f7fd fde8 	bl	8000da0 <HAL_GetTick>
 80031d0:	1b80      	subs	r0, r0, r6
 80031d2:	f241 3388 	movw	r3, #5000	; 0x1388
 80031d6:	4298      	cmp	r0, r3
 80031d8:	d9f1      	bls.n	80031be <HAL_RCC_OscConfig+0x496>
            return HAL_TIMEOUT;
 80031da:	2003      	movs	r0, #3
 80031dc:	e0c5      	b.n	800336a <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 80031de:	f7fd fddf 	bl	8000da0 <HAL_GetTick>
 80031e2:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80031e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031e8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80031ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80031f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031fc:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003200:	d008      	beq.n	8003214 <HAL_RCC_OscConfig+0x4ec>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003202:	f7fd fdcd 	bl	8000da0 <HAL_GetTick>
 8003206:	1b80      	subs	r0, r0, r6
 8003208:	f241 3388 	movw	r3, #5000	; 0x1388
 800320c:	4298      	cmp	r0, r3
 800320e:	d9f1      	bls.n	80031f4 <HAL_RCC_OscConfig+0x4cc>
          return HAL_TIMEOUT;
 8003210:	2003      	movs	r0, #3
 8003212:	e0aa      	b.n	800336a <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 8003214:	f7fd fdc4 	bl	8000da0 <HAL_GetTick>
 8003218:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800321a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800321e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003222:	f023 0301 	bic.w	r3, r3, #1
 8003226:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800322a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800322e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003232:	f013 0f02 	tst.w	r3, #2
 8003236:	d008      	beq.n	800324a <HAL_RCC_OscConfig+0x522>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003238:	f7fd fdb2 	bl	8000da0 <HAL_GetTick>
 800323c:	1b80      	subs	r0, r0, r6
 800323e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003242:	4298      	cmp	r0, r3
 8003244:	d9f1      	bls.n	800322a <HAL_RCC_OscConfig+0x502>
          return HAL_TIMEOUT;
 8003246:	2003      	movs	r0, #3
 8003248:	e08f      	b.n	800336a <HAL_RCC_OscConfig+0x642>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800324a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800324c:	2b00      	cmp	r3, #0
 800324e:	f000 808b 	beq.w	8003368 <HAL_RCC_OscConfig+0x640>
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003252:	2d0c      	cmp	r5, #12
 8003254:	d060      	beq.n	8003318 <HAL_RCC_OscConfig+0x5f0>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003256:	2b02      	cmp	r3, #2
 8003258:	d016      	beq.n	8003288 <HAL_RCC_OscConfig+0x560>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800325a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800325e:	6813      	ldr	r3, [r2, #0]
 8003260:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003264:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003266:	f7fd fd9b 	bl	8000da0 <HAL_GetTick>
 800326a:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800326c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003276:	d148      	bne.n	800330a <HAL_RCC_OscConfig+0x5e2>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8003278:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800327c:	68d1      	ldr	r1, [r2, #12]
 800327e:	4b41      	ldr	r3, [pc, #260]	; (8003384 <HAL_RCC_OscConfig+0x65c>)
 8003280:	400b      	ands	r3, r1
 8003282:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8003284:	2000      	movs	r0, #0
 8003286:	e070      	b.n	800336a <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003288:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800328c:	6813      	ldr	r3, [r2, #0]
 800328e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003292:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003294:	f7fd fd84 	bl	8000da0 <HAL_GetTick>
 8003298:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800329a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80032a4:	d12a      	bne.n	80032fc <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032aa:	68d3      	ldr	r3, [r2, #12]
 80032ac:	4936      	ldr	r1, [pc, #216]	; (8003388 <HAL_RCC_OscConfig+0x660>)
 80032ae:	4019      	ands	r1, r3
 80032b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80032b2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80032b4:	4303      	orrs	r3, r0
 80032b6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80032b8:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80032bc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80032be:	4303      	orrs	r3, r0
 80032c0:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80032c2:	4303      	orrs	r3, r0
 80032c4:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80032c6:	4303      	orrs	r3, r0
 80032c8:	4319      	orrs	r1, r3
 80032ca:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80032cc:	6813      	ldr	r3, [r2, #0]
 80032ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032d2:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032d4:	68d3      	ldr	r3, [r2, #12]
 80032d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032da:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80032dc:	f7fd fd60 	bl	8000da0 <HAL_GetTick>
 80032e0:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80032e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80032ec:	d13e      	bne.n	800336c <HAL_RCC_OscConfig+0x644>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ee:	f7fd fd57 	bl	8000da0 <HAL_GetTick>
 80032f2:	1b00      	subs	r0, r0, r4
 80032f4:	280a      	cmp	r0, #10
 80032f6:	d9f4      	bls.n	80032e2 <HAL_RCC_OscConfig+0x5ba>
            return HAL_TIMEOUT;
 80032f8:	2003      	movs	r0, #3
 80032fa:	e036      	b.n	800336a <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032fc:	f7fd fd50 	bl	8000da0 <HAL_GetTick>
 8003300:	1b40      	subs	r0, r0, r5
 8003302:	280a      	cmp	r0, #10
 8003304:	d9c9      	bls.n	800329a <HAL_RCC_OscConfig+0x572>
            return HAL_TIMEOUT;
 8003306:	2003      	movs	r0, #3
 8003308:	e02f      	b.n	800336a <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330a:	f7fd fd49 	bl	8000da0 <HAL_GetTick>
 800330e:	1b00      	subs	r0, r0, r4
 8003310:	280a      	cmp	r0, #10
 8003312:	d9ab      	bls.n	800326c <HAL_RCC_OscConfig+0x544>
            return HAL_TIMEOUT;
 8003314:	2003      	movs	r0, #3
 8003316:	e028      	b.n	800336a <HAL_RCC_OscConfig+0x642>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003318:	2b01      	cmp	r3, #1
 800331a:	d029      	beq.n	8003370 <HAL_RCC_OscConfig+0x648>
        pll_config = RCC->PLLCFGR;
 800331c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003320:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8003322:	f003 0103 	and.w	r1, r3, #3
 8003326:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003328:	4291      	cmp	r1, r2
 800332a:	d123      	bne.n	8003374 <HAL_RCC_OscConfig+0x64c>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800332c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003330:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003332:	428a      	cmp	r2, r1
 8003334:	d120      	bne.n	8003378 <HAL_RCC_OscConfig+0x650>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8003336:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800333a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800333c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003340:	d11c      	bne.n	800337c <HAL_RCC_OscConfig+0x654>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8003342:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8003346:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003348:	4293      	cmp	r3, r2
 800334a:	d119      	bne.n	8003380 <HAL_RCC_OscConfig+0x658>
  return HAL_OK;
 800334c:	2000      	movs	r0, #0
 800334e:	e00c      	b.n	800336a <HAL_RCC_OscConfig+0x642>
    return HAL_ERROR;
 8003350:	2001      	movs	r0, #1
}
 8003352:	4770      	bx	lr
        return HAL_ERROR;
 8003354:	2001      	movs	r0, #1
 8003356:	e008      	b.n	800336a <HAL_RCC_OscConfig+0x642>
            return HAL_ERROR;
 8003358:	2001      	movs	r0, #1
 800335a:	e006      	b.n	800336a <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 800335c:	2001      	movs	r0, #1
 800335e:	e004      	b.n	800336a <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 8003360:	2001      	movs	r0, #1
 8003362:	e002      	b.n	800336a <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 8003364:	2001      	movs	r0, #1
 8003366:	e000      	b.n	800336a <HAL_RCC_OscConfig+0x642>
  return HAL_OK;
 8003368:	2000      	movs	r0, #0
}
 800336a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 800336c:	2000      	movs	r0, #0
 800336e:	e7fc      	b.n	800336a <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 8003370:	2001      	movs	r0, #1
 8003372:	e7fa      	b.n	800336a <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 8003374:	2001      	movs	r0, #1
 8003376:	e7f8      	b.n	800336a <HAL_RCC_OscConfig+0x642>
 8003378:	2001      	movs	r0, #1
 800337a:	e7f6      	b.n	800336a <HAL_RCC_OscConfig+0x642>
 800337c:	2001      	movs	r0, #1
 800337e:	e7f4      	b.n	800336a <HAL_RCC_OscConfig+0x642>
 8003380:	2001      	movs	r0, #1
 8003382:	e7f2      	b.n	800336a <HAL_RCC_OscConfig+0x642>
 8003384:	eefefffc 	.word	0xeefefffc
 8003388:	11c1808c 	.word	0x11c1808c

0800338c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800338c:	2800      	cmp	r0, #0
 800338e:	f000 8127 	beq.w	80035e0 <HAL_RCC_ClockConfig+0x254>
{
 8003392:	b570      	push	{r4, r5, r6, lr}
 8003394:	460c      	mov	r4, r1
 8003396:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003398:	4b93      	ldr	r3, [pc, #588]	; (80035e8 <HAL_RCC_ClockConfig+0x25c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	428b      	cmp	r3, r1
 80033a2:	d32d      	bcc.n	8003400 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033a4:	682b      	ldr	r3, [r5, #0]
 80033a6:	f013 0f02 	tst.w	r3, #2
 80033aa:	d13f      	bne.n	800342c <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80033ac:	682b      	ldr	r3, [r5, #0]
 80033ae:	f013 0f20 	tst.w	r3, #32
 80033b2:	d153      	bne.n	800345c <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80033b4:	682b      	ldr	r3, [r5, #0]
 80033b6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80033ba:	d16a      	bne.n	8003492 <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033bc:	682b      	ldr	r3, [r5, #0]
 80033be:	f013 0f04 	tst.w	r3, #4
 80033c2:	f040 8083 	bne.w	80034cc <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033c6:	682b      	ldr	r3, [r5, #0]
 80033c8:	f013 0f08 	tst.w	r3, #8
 80033cc:	f040 8097 	bne.w	80034fe <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033d0:	682b      	ldr	r3, [r5, #0]
 80033d2:	f013 0f01 	tst.w	r3, #1
 80033d6:	f000 80de 	beq.w	8003596 <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033da:	686b      	ldr	r3, [r5, #4]
 80033dc:	2b02      	cmp	r3, #2
 80033de:	f000 80a8 	beq.w	8003532 <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033e2:	2b03      	cmp	r3, #3
 80033e4:	f000 80ad 	beq.w	8003542 <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f040 80b2 	bne.w	8003552 <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80033ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033f2:	6812      	ldr	r2, [r2, #0]
 80033f4:	f012 0f02 	tst.w	r2, #2
 80033f8:	f040 80b1 	bne.w	800355e <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 80033fc:	2001      	movs	r0, #1
 80033fe:	e0ee      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003400:	4a79      	ldr	r2, [pc, #484]	; (80035e8 <HAL_RCC_ClockConfig+0x25c>)
 8003402:	6813      	ldr	r3, [r2, #0]
 8003404:	f023 0307 	bic.w	r3, r3, #7
 8003408:	430b      	orrs	r3, r1
 800340a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800340c:	f7fd fcc8 	bl	8000da0 <HAL_GetTick>
 8003410:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003412:	4b75      	ldr	r3, [pc, #468]	; (80035e8 <HAL_RCC_ClockConfig+0x25c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	42a3      	cmp	r3, r4
 800341c:	d0c2      	beq.n	80033a4 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800341e:	f7fd fcbf 	bl	8000da0 <HAL_GetTick>
 8003422:	1b80      	subs	r0, r0, r6
 8003424:	2802      	cmp	r0, #2
 8003426:	d9f4      	bls.n	8003412 <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8003428:	2003      	movs	r0, #3
 800342a:	e0d8      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800342c:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800342e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003432:	688a      	ldr	r2, [r1, #8]
 8003434:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003438:	4313      	orrs	r3, r2
 800343a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800343c:	f7fd fcb0 	bl	8000da0 <HAL_GetTick>
 8003440:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8003442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800344c:	d1ae      	bne.n	80033ac <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800344e:	f7fd fca7 	bl	8000da0 <HAL_GetTick>
 8003452:	1b80      	subs	r0, r0, r6
 8003454:	2802      	cmp	r0, #2
 8003456:	d9f4      	bls.n	8003442 <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8003458:	2003      	movs	r0, #3
 800345a:	e0c0      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800345c:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800345e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003462:	f8d1 2108 	ldr.w	r2, [r1, #264]	; 0x108
 8003466:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800346a:	4313      	orrs	r3, r2
 800346c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
    tickstart = HAL_GetTick();
 8003470:	f7fd fc96 	bl	8000da0 <HAL_GetTick>
 8003474:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8003476:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800347a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800347e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003482:	d197      	bne.n	80033b4 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003484:	f7fd fc8c 	bl	8000da0 <HAL_GetTick>
 8003488:	1b80      	subs	r0, r0, r6
 800348a:	2802      	cmp	r0, #2
 800348c:	d9f3      	bls.n	8003476 <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 800348e:	2003      	movs	r0, #3
 8003490:	e0a5      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003492:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003494:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003498:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 800349c:	f023 030f 	bic.w	r3, r3, #15
 80034a0:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 80034a4:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    tickstart = HAL_GetTick();
 80034a8:	f7fd fc7a 	bl	8000da0 <HAL_GetTick>
 80034ac:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80034ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034b2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80034b6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80034ba:	f47f af7f 	bne.w	80033bc <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80034be:	f7fd fc6f 	bl	8000da0 <HAL_GetTick>
 80034c2:	1b80      	subs	r0, r0, r6
 80034c4:	2802      	cmp	r0, #2
 80034c6:	d9f2      	bls.n	80034ae <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 80034c8:	2003      	movs	r0, #3
 80034ca:	e088      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80034cc:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80034ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034d2:	688a      	ldr	r2, [r1, #8]
 80034d4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80034d8:	4313      	orrs	r3, r2
 80034da:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80034dc:	f7fd fc60 	bl	8000da0 <HAL_GetTick>
 80034e0:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80034e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80034ec:	f47f af6b 	bne.w	80033c6 <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80034f0:	f7fd fc56 	bl	8000da0 <HAL_GetTick>
 80034f4:	1b80      	subs	r0, r0, r6
 80034f6:	2802      	cmp	r0, #2
 80034f8:	d9f3      	bls.n	80034e2 <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 80034fa:	2003      	movs	r0, #3
 80034fc:	e06f      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80034fe:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003500:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003504:	6893      	ldr	r3, [r2, #8]
 8003506:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800350a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800350e:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8003510:	f7fd fc46 	bl	8000da0 <HAL_GetTick>
 8003514:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8003516:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003520:	f47f af56 	bne.w	80033d0 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003524:	f7fd fc3c 	bl	8000da0 <HAL_GetTick>
 8003528:	1b80      	subs	r0, r0, r6
 800352a:	2802      	cmp	r0, #2
 800352c:	d9f3      	bls.n	8003516 <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 800352e:	2003      	movs	r0, #3
 8003530:	e055      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003532:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003536:	6812      	ldr	r2, [r2, #0]
 8003538:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800353c:	d10f      	bne.n	800355e <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800353e:	2001      	movs	r0, #1
 8003540:	e04d      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003542:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003546:	6812      	ldr	r2, [r2, #0]
 8003548:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800354c:	d107      	bne.n	800355e <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800354e:	2001      	movs	r0, #1
 8003550:	e045      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003552:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003556:	6812      	ldr	r2, [r2, #0]
 8003558:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800355c:	d042      	beq.n	80035e4 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800355e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003562:	688a      	ldr	r2, [r1, #8]
 8003564:	f022 0203 	bic.w	r2, r2, #3
 8003568:	4313      	orrs	r3, r2
 800356a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800356c:	f7fd fc18 	bl	8000da0 <HAL_GetTick>
 8003570:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003572:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357c:	686a      	ldr	r2, [r5, #4]
 800357e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003582:	d008      	beq.n	8003596 <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003584:	f7fd fc0c 	bl	8000da0 <HAL_GetTick>
 8003588:	1b80      	subs	r0, r0, r6
 800358a:	f241 3388 	movw	r3, #5000	; 0x1388
 800358e:	4298      	cmp	r0, r3
 8003590:	d9ef      	bls.n	8003572 <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 8003592:	2003      	movs	r0, #3
 8003594:	e023      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003596:	4b14      	ldr	r3, [pc, #80]	; (80035e8 <HAL_RCC_ClockConfig+0x25c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	42a3      	cmp	r3, r4
 80035a0:	d915      	bls.n	80035ce <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a2:	4a11      	ldr	r2, [pc, #68]	; (80035e8 <HAL_RCC_ClockConfig+0x25c>)
 80035a4:	6813      	ldr	r3, [r2, #0]
 80035a6:	f023 0307 	bic.w	r3, r3, #7
 80035aa:	4323      	orrs	r3, r4
 80035ac:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80035ae:	f7fd fbf7 	bl	8000da0 <HAL_GetTick>
 80035b2:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b4:	4b0c      	ldr	r3, [pc, #48]	; (80035e8 <HAL_RCC_ClockConfig+0x25c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	42a3      	cmp	r3, r4
 80035be:	d006      	beq.n	80035ce <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80035c0:	f7fd fbee 	bl	8000da0 <HAL_GetTick>
 80035c4:	1b40      	subs	r0, r0, r5
 80035c6:	2802      	cmp	r0, #2
 80035c8:	d9f4      	bls.n	80035b4 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 80035ca:	2003      	movs	r0, #3
 80035cc:	e007      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80035ce:	f7ff fb9b 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 80035d2:	4b06      	ldr	r3, [pc, #24]	; (80035ec <HAL_RCC_ClockConfig+0x260>)
 80035d4:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80035d6:	4b06      	ldr	r3, [pc, #24]	; (80035f0 <HAL_RCC_ClockConfig+0x264>)
 80035d8:	6818      	ldr	r0, [r3, #0]
 80035da:	f7fd fbdf 	bl	8000d9c <HAL_InitTick>
}
 80035de:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80035e0:	2001      	movs	r0, #1
}
 80035e2:	4770      	bx	lr
        return HAL_ERROR;
 80035e4:	2001      	movs	r0, #1
 80035e6:	e7fa      	b.n	80035de <HAL_RCC_ClockConfig+0x252>
 80035e8:	58004000 	.word	0x58004000
 80035ec:	20000008 	.word	0x20000008
 80035f0:	2000000c 	.word	0x2000000c

080035f4 <HAL_RCC_GetPCLK1Freq>:
{
 80035f4:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80035f6:	f7ff fb87 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80035fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003604:	4a02      	ldr	r2, [pc, #8]	; (8003610 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800360a:	40d8      	lsrs	r0, r3
 800360c:	bd08      	pop	{r3, pc}
 800360e:	bf00      	nop
 8003610:	08008da8 	.word	0x08008da8

08003614 <HAL_RCC_GetPCLK2Freq>:
{
 8003614:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003616:	f7ff fb77 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800361a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003624:	4a02      	ldr	r2, [pc, #8]	; (8003630 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800362a:	40d8      	lsrs	r0, r3
 800362c:	bd08      	pop	{r3, pc}
 800362e:	bf00      	nop
 8003630:	08008da8 	.word	0x08008da8

08003634 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003634:	b570      	push	{r4, r5, r6, lr}
 8003636:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003638:	6803      	ldr	r3, [r0, #0]
 800363a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800363e:	f040 80ab 	bne.w	8003798 <HAL_RCCEx_PeriphCLKConfig+0x164>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003642:	2500      	movs	r5, #0
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003644:	6823      	ldr	r3, [r4, #0]
 8003646:	f013 0f01 	tst.w	r3, #1
 800364a:	d00a      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800364c:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800364e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003652:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003656:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 800365a:	b292      	uxth	r2, r2
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003662:	6823      	ldr	r3, [r4, #0]
 8003664:	f013 0f02 	tst.w	r3, #2
 8003668:	d00a      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800366a:	68a2      	ldr	r2, [r4, #8]
 800366c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003670:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003674:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8003678:	b292      	uxth	r2, r2
 800367a:	4313      	orrs	r3, r2
 800367c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003680:	6823      	ldr	r3, [r4, #0]
 8003682:	f013 0f20 	tst.w	r3, #32
 8003686:	d009      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003688:	6923      	ldr	r3, [r4, #16]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800368a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800368e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003692:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003696:	4313      	orrs	r3, r2
 8003698:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800369c:	6823      	ldr	r3, [r4, #0]
 800369e:	f413 7f00 	tst.w	r3, #512	; 0x200
 80036a2:	d00c      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036a4:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80036a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80036aa:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80036ae:	0c02      	lsrs	r2, r0, #16
 80036b0:	0412      	lsls	r2, r2, #16
 80036b2:	ea23 0302 	bic.w	r3, r3, r2
 80036b6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80036ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80036be:	6823      	ldr	r3, [r4, #0]
 80036c0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80036c4:	d00c      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80036c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80036cc:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80036d0:	0c02      	lsrs	r2, r0, #16
 80036d2:	0412      	lsls	r2, r2, #16
 80036d4:	ea23 0302 	bic.w	r3, r3, r2
 80036d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80036dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80036e0:	6823      	ldr	r3, [r4, #0]
 80036e2:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80036e6:	d00c      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80036e8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80036ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80036ee:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80036f2:	0c02      	lsrs	r2, r0, #16
 80036f4:	0412      	lsls	r2, r2, #16
 80036f6:	ea23 0302 	bic.w	r3, r3, r2
 80036fa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80036fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003702:	6823      	ldr	r3, [r4, #0]
 8003704:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003708:	f040 809e 	bne.w	8003848 <HAL_RCCEx_PeriphCLKConfig+0x214>
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800370c:	6823      	ldr	r3, [r4, #0]
 800370e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003712:	f040 80aa 	bne.w	800386a <HAL_RCCEx_PeriphCLKConfig+0x236>
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003716:	6823      	ldr	r3, [r4, #0]
 8003718:	f413 7f80 	tst.w	r3, #256	; 0x100
 800371c:	f040 80b6 	bne.w	800388c <HAL_RCCEx_PeriphCLKConfig+0x258>
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003720:	6823      	ldr	r3, [r4, #0]
 8003722:	f013 0f10 	tst.w	r3, #16
 8003726:	d00e      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003728:	68e3      	ldr	r3, [r4, #12]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800372a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800372e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003732:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003736:	4313      	orrs	r3, r2
 8003738:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800373c:	68e3      	ldr	r3, [r4, #12]
 800373e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003742:	f000 80b4 	beq.w	80038ae <HAL_RCCEx_PeriphCLKConfig+0x27a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003746:	6823      	ldr	r3, [r4, #0]
 8003748:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800374c:	d00f      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800374e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003750:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003754:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003758:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800375c:	4313      	orrs	r3, r2
 800375e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003762:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003764:	b91b      	cbnz	r3, 800376e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003766:	68cb      	ldr	r3, [r1, #12]
 8003768:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800376c:	60cb      	str	r3, [r1, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800376e:	6823      	ldr	r3, [r4, #0]
 8003770:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003774:	d00e      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003776:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003778:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800377c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003780:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003784:	4313      	orrs	r3, r2
 8003786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800378a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800378c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003790:	f000 8092 	beq.w	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x284>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
    }
  }

  return status;
}
 8003794:	4628      	mov	r0, r5
 8003796:	bd70      	pop	{r4, r5, r6, pc}
    HAL_PWR_EnableBkUpAccess();
 8003798:	f7ff f92c 	bl	80029f4 <HAL_PWR_EnableBkUpAccess>
    tickstart = HAL_GetTick();
 800379c:	f7fd fb00 	bl	8000da0 <HAL_GetTick>
 80037a0:	4605      	mov	r5, r0
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80037a2:	4b48      	ldr	r3, [pc, #288]	; (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80037aa:	d106      	bne.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x186>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ac:	f7fd faf8 	bl	8000da0 <HAL_GetTick>
 80037b0:	1b40      	subs	r0, r0, r5
 80037b2:	2802      	cmp	r0, #2
 80037b4:	d9f5      	bls.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
        ret = HAL_TIMEOUT;
 80037b6:	2503      	movs	r5, #3
 80037b8:	e000      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x188>
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80037ba:	2500      	movs	r5, #0
    if (ret == HAL_OK)
 80037bc:	2d00      	cmp	r5, #0
 80037be:	f47f af41 	bne.w	8003644 <HAL_RCCEx_PeriphCLKConfig+0x10>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80037c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80037ce:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d024      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037d8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80037dc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80037e0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80037e4:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80037e8:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80037ec:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80037f0:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80037f4:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80037f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80037fc:	f012 0f02 	tst.w	r2, #2
 8003800:	d10f      	bne.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      if (ret == HAL_OK)
 8003802:	2d00      	cmp	r5, #0
 8003804:	f47f af1e 	bne.w	8003644 <HAL_RCCEx_PeriphCLKConfig+0x10>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003808:	6b63      	ldr	r3, [r4, #52]	; 0x34
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800380a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800380e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003812:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003816:	4313      	orrs	r3, r2
 8003818:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800381c:	e712      	b.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x10>
  uint32_t tmpregister = 0;
 800381e:	2200      	movs	r2, #0
 8003820:	e7ec      	b.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        tickstart = HAL_GetTick();
 8003822:	f7fd fabd 	bl	8000da0 <HAL_GetTick>
 8003826:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003828:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800382c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003830:	f013 0f02 	tst.w	r3, #2
 8003834:	d1e5      	bne.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003836:	f7fd fab3 	bl	8000da0 <HAL_GetTick>
 800383a:	1b80      	subs	r0, r0, r6
 800383c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003840:	4298      	cmp	r0, r3
 8003842:	d9f1      	bls.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
            ret = HAL_TIMEOUT;
 8003844:	2503      	movs	r5, #3
 8003846:	e7dc      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003848:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800384a:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 800384e:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8003852:	0919      	lsrs	r1, r3, #4
 8003854:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8003858:	ea22 0201 	bic.w	r2, r2, r1
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003862:	4313      	orrs	r3, r2
 8003864:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8003868:	e750      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800386a:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800386c:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8003870:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8003874:	0919      	lsrs	r1, r3, #4
 8003876:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 800387a:	ea22 0201 	bic.w	r2, r2, r1
 800387e:	011b      	lsls	r3, r3, #4
 8003880:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003884:	4313      	orrs	r3, r2
 8003886:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 800388a:	e744      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800388c:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800388e:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8003892:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8003896:	0919      	lsrs	r1, r3, #4
 8003898:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 800389c:	ea22 0201 	bic.w	r2, r2, r1
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80038a6:	4313      	orrs	r3, r2
 80038a8:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 80038ac:	e738      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80038ae:	68cb      	ldr	r3, [r1, #12]
 80038b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038b4:	60cb      	str	r3, [r1, #12]
 80038b6:	e746      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x112>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80038b8:	68cb      	ldr	r3, [r1, #12]
 80038ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038be:	60cb      	str	r3, [r1, #12]
 80038c0:	e768      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80038c2:	bf00      	nop
 80038c4:	58000400 	.word	0x58000400

080038c8 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80038c8:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80038ca:	f890 202c 	ldrb.w	r2, [r0, #44]	; 0x2c
 80038ce:	2a01      	cmp	r2, #1
 80038d0:	d035      	beq.n	800393e <HAL_RTC_DeactivateAlarm+0x76>
 80038d2:	2201      	movs	r2, #1
 80038d4:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80038d8:	2202      	movs	r2, #2
 80038da:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038de:	4a19      	ldr	r2, [pc, #100]	; (8003944 <HAL_RTC_DeactivateAlarm+0x7c>)
 80038e0:	20ca      	movs	r0, #202	; 0xca
 80038e2:	6250      	str	r0, [r2, #36]	; 0x24
 80038e4:	2053      	movs	r0, #83	; 0x53
 80038e6:	6250      	str	r0, [r2, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80038e8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80038ec:	d018      	beq.n	8003920 <HAL_RTC_DeactivateAlarm+0x58>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80038ee:	4a15      	ldr	r2, [pc, #84]	; (8003944 <HAL_RTC_DeactivateAlarm+0x7c>)
 80038f0:	6991      	ldr	r1, [r2, #24]
 80038f2:	f421 5108 	bic.w	r1, r1, #8704	; 0x2200
 80038f6:	6191      	str	r1, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80038f8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80038fa:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80038fe:	64d1      	str	r1, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003900:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003902:	f021 0102 	bic.w	r1, r1, #2
 8003906:	6319      	str	r1, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003908:	2102      	movs	r1, #2
 800390a:	65d1      	str	r1, [r2, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800390c:	4a0d      	ldr	r2, [pc, #52]	; (8003944 <HAL_RTC_DeactivateAlarm+0x7c>)
 800390e:	21ff      	movs	r1, #255	; 0xff
 8003910:	6251      	str	r1, [r2, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003912:	2201      	movs	r2, #1
 8003914:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003918:	2000      	movs	r0, #0
 800391a:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c

  return HAL_OK;
 800391e:	4770      	bx	lr
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003920:	6991      	ldr	r1, [r2, #24]
 8003922:	f421 5188 	bic.w	r1, r1, #4352	; 0x1100
 8003926:	6191      	str	r1, [r2, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8003928:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800392a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800392e:	6451      	str	r1, [r2, #68]	; 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003930:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003932:	f021 0101 	bic.w	r1, r1, #1
 8003936:	6319      	str	r1, [r3, #48]	; 0x30
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003938:	2101      	movs	r1, #1
 800393a:	65d1      	str	r1, [r2, #92]	; 0x5c
 800393c:	e7e6      	b.n	800390c <HAL_RTC_DeactivateAlarm+0x44>
  __HAL_LOCK(hrtc);
 800393e:	2002      	movs	r0, #2
}
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	40002800 	.word	0x40002800

08003948 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003948:	b538      	push	{r3, r4, r5, lr}
 800394a:	4604      	mov	r4, r0
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800394c:	4b0d      	ldr	r3, [pc, #52]	; (8003984 <HAL_RTC_AlarmIRQHandler+0x3c>)
 800394e:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 8003950:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003952:	401d      	ands	r5, r3

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8003954:	f015 0f01 	tst.w	r5, #1
 8003958:	d106      	bne.n	8003968 <HAL_RTC_AlarmIRQHandler+0x20>
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800395a:	f015 0f02 	tst.w	r5, #2
 800395e:	d109      	bne.n	8003974 <HAL_RTC_AlarmIRQHandler+0x2c>
    HAL_RTCEx_AlarmBEventCallback(hrtc);
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003960:	2301      	movs	r3, #1
 8003962:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8003966:	bd38      	pop	{r3, r4, r5, pc}
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003968:	4b06      	ldr	r3, [pc, #24]	; (8003984 <HAL_RTC_AlarmIRQHandler+0x3c>)
 800396a:	2201      	movs	r2, #1
 800396c:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTC_AlarmAEventCallback(hrtc);
 800396e:	f7fd fba1 	bl	80010b4 <HAL_RTC_AlarmAEventCallback>
 8003972:	e7f2      	b.n	800395a <HAL_RTC_AlarmIRQHandler+0x12>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003974:	4b03      	ldr	r3, [pc, #12]	; (8003984 <HAL_RTC_AlarmIRQHandler+0x3c>)
 8003976:	2202      	movs	r2, #2
 8003978:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800397a:	4620      	mov	r0, r4
 800397c:	f000 f9ec 	bl	8003d58 <HAL_RTCEx_AlarmBEventCallback>
 8003980:	e7ee      	b.n	8003960 <HAL_RTC_AlarmIRQHandler+0x18>
 8003982:	bf00      	nop
 8003984:	40002800 	.word	0x40002800

08003988 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003988:	b510      	push	{r4, lr}
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800398a:	4a0b      	ldr	r2, [pc, #44]	; (80039b8 <HAL_RTC_WaitForSynchro+0x30>)
 800398c:	68d3      	ldr	r3, [r2, #12]
 800398e:	f023 0320 	bic.w	r3, r3, #32
 8003992:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8003994:	f7fd fa04 	bl	8000da0 <HAL_GetTick>
 8003998:	4604      	mov	r4, r0

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800399a:	4b07      	ldr	r3, [pc, #28]	; (80039b8 <HAL_RTC_WaitForSynchro+0x30>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f013 0f20 	tst.w	r3, #32
 80039a2:	d107      	bne.n	80039b4 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80039a4:	f7fd f9fc 	bl	8000da0 <HAL_GetTick>
 80039a8:	1b00      	subs	r0, r0, r4
 80039aa:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80039ae:	d9f4      	bls.n	800399a <HAL_RTC_WaitForSynchro+0x12>
    {
      return HAL_TIMEOUT;
 80039b0:	2003      	movs	r0, #3
 80039b2:	e000      	b.n	80039b6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80039b4:	2000      	movs	r0, #0
}
 80039b6:	bd10      	pop	{r4, pc}
 80039b8:	40002800 	.word	0x40002800

080039bc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80039bc:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80039be:	4b11      	ldr	r3, [pc, #68]	; (8003a04 <RTC_EnterInitMode+0x48>)
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80039c6:	d002      	beq.n	80039ce <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 80039c8:	2400      	movs	r4, #0
      }
    }
  }

  return status;
}
 80039ca:	4620      	mov	r0, r4
 80039cc:	bd70      	pop	{r4, r5, r6, pc}
 80039ce:	4606      	mov	r6, r0
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80039d0:	4a0c      	ldr	r2, [pc, #48]	; (8003a04 <RTC_EnterInitMode+0x48>)
 80039d2:	68d3      	ldr	r3, [r2, #12]
 80039d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039d8:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 80039da:	f7fd f9e1 	bl	8000da0 <HAL_GetTick>
 80039de:	4605      	mov	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 80039e0:	2400      	movs	r4, #0
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80039e2:	4b08      	ldr	r3, [pc, #32]	; (8003a04 <RTC_EnterInitMode+0x48>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80039ea:	d1ee      	bne.n	80039ca <RTC_EnterInitMode+0xe>
 80039ec:	2c03      	cmp	r4, #3
 80039ee:	d0ec      	beq.n	80039ca <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80039f0:	f7fd f9d6 	bl	8000da0 <HAL_GetTick>
 80039f4:	1b43      	subs	r3, r0, r5
 80039f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039fa:	d9f2      	bls.n	80039e2 <RTC_EnterInitMode+0x26>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80039fc:	2403      	movs	r4, #3
 80039fe:	f886 402d 	strb.w	r4, [r6, #45]	; 0x2d
 8003a02:	e7ee      	b.n	80039e2 <RTC_EnterInitMode+0x26>
 8003a04:	40002800 	.word	0x40002800

08003a08 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a08:	b510      	push	{r4, lr}
 8003a0a:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003a0c:	4b10      	ldr	r3, [pc, #64]	; (8003a50 <RTC_ExitInitMode+0x48>)
 8003a0e:	68da      	ldr	r2, [r3, #12]
 8003a10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a14:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	f013 0f20 	tst.w	r3, #32
 8003a1c:	d106      	bne.n	8003a2c <RTC_ExitInitMode+0x24>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a1e:	f7ff ffb3 	bl	8003988 <HAL_RTC_WaitForSynchro>
 8003a22:	b198      	cbz	r0, 8003a4c <RTC_ExitInitMode+0x44>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003a24:	2003      	movs	r0, #3
 8003a26:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8003a2a:	e00f      	b.n	8003a4c <RTC_ExitInitMode+0x44>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003a2c:	4a08      	ldr	r2, [pc, #32]	; (8003a50 <RTC_ExitInitMode+0x48>)
 8003a2e:	6993      	ldr	r3, [r2, #24]
 8003a30:	f023 0320 	bic.w	r3, r3, #32
 8003a34:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a36:	f7ff ffa7 	bl	8003988 <HAL_RTC_WaitForSynchro>
 8003a3a:	b110      	cbz	r0, 8003a42 <RTC_ExitInitMode+0x3a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003a3c:	2003      	movs	r0, #3
 8003a3e:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003a42:	4a03      	ldr	r2, [pc, #12]	; (8003a50 <RTC_ExitInitMode+0x48>)
 8003a44:	6993      	ldr	r3, [r2, #24]
 8003a46:	f043 0320 	orr.w	r3, r3, #32
 8003a4a:	6193      	str	r3, [r2, #24]
  }

  return status;
}
 8003a4c:	bd10      	pop	{r4, pc}
 8003a4e:	bf00      	nop
 8003a50:	40002800 	.word	0x40002800

08003a54 <HAL_RTC_Init>:
  if (hrtc != NULL)
 8003a54:	2800      	cmp	r0, #0
 8003a56:	d052      	beq.n	8003afe <HAL_RTC_Init+0xaa>
{
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	4604      	mov	r4, r0
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003a5c:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8003a60:	b163      	cbz	r3, 8003a7c <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003a62:	2302      	movs	r3, #2
 8003a64:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003a68:	4b26      	ldr	r3, [pc, #152]	; (8003b04 <HAL_RTC_Init+0xb0>)
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	f013 0f10 	tst.w	r3, #16
 8003a70:	d009      	beq.n	8003a86 <HAL_RTC_Init+0x32>
      status = HAL_OK;
 8003a72:	2000      	movs	r0, #0
      hrtc->State = HAL_RTC_STATE_READY;
 8003a74:	2301      	movs	r3, #1
 8003a76:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8003a7a:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Lock = HAL_UNLOCKED;
 8003a7c:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
      HAL_RTC_MspInit(hrtc);
 8003a80:	f7fd f872 	bl	8000b68 <HAL_RTC_MspInit>
 8003a84:	e7ed      	b.n	8003a62 <HAL_RTC_Init+0xe>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003a86:	4b1f      	ldr	r3, [pc, #124]	; (8003b04 <HAL_RTC_Init+0xb0>)
 8003a88:	22ca      	movs	r2, #202	; 0xca
 8003a8a:	625a      	str	r2, [r3, #36]	; 0x24
 8003a8c:	2253      	movs	r2, #83	; 0x53
 8003a8e:	625a      	str	r2, [r3, #36]	; 0x24
      status = RTC_EnterInitMode(hrtc);
 8003a90:	4620      	mov	r0, r4
 8003a92:	f7ff ff93 	bl	80039bc <RTC_EnterInitMode>
      if (status == HAL_OK)
 8003a96:	b128      	cbz	r0, 8003aa4 <HAL_RTC_Init+0x50>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a98:	4b1a      	ldr	r3, [pc, #104]	; (8003b04 <HAL_RTC_Init+0xb0>)
 8003a9a:	22ff      	movs	r2, #255	; 0xff
 8003a9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8003a9e:	2800      	cmp	r0, #0
 8003aa0:	d1eb      	bne.n	8003a7a <HAL_RTC_Init+0x26>
 8003aa2:	e7e7      	b.n	8003a74 <HAL_RTC_Init+0x20>
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8003aa4:	4b17      	ldr	r3, [pc, #92]	; (8003b04 <HAL_RTC_Init+0xb0>)
 8003aa6:	699a      	ldr	r2, [r3, #24]
 8003aa8:	f022 628e 	bic.w	r2, r2, #74448896	; 0x4700000
 8003aac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ab0:	619a      	str	r2, [r3, #24]
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8003ab2:	6999      	ldr	r1, [r3, #24]
 8003ab4:	6862      	ldr	r2, [r4, #4]
 8003ab6:	6920      	ldr	r0, [r4, #16]
 8003ab8:	4302      	orrs	r2, r0
 8003aba:	69a0      	ldr	r0, [r4, #24]
 8003abc:	4302      	orrs	r2, r0
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	619a      	str	r2, [r3, #24]
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8003ac2:	68e2      	ldr	r2, [r4, #12]
 8003ac4:	68a1      	ldr	r1, [r4, #8]
 8003ac6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003aca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 8003ad2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003ad4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003ad6:	4301      	orrs	r1, r0
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	60da      	str	r2, [r3, #12]
        status = RTC_ExitInitMode(hrtc);
 8003adc:	4620      	mov	r0, r4
 8003ade:	f7ff ff93 	bl	8003a08 <RTC_ExitInitMode>
        if (status == HAL_OK)
 8003ae2:	2800      	cmp	r0, #0
 8003ae4:	d1d8      	bne.n	8003a98 <HAL_RTC_Init+0x44>
          MODIFY_REG(RTC->CR, \
 8003ae6:	4907      	ldr	r1, [pc, #28]	; (8003b04 <HAL_RTC_Init+0xb0>)
 8003ae8:	698b      	ldr	r3, [r1, #24]
 8003aea:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8003aee:	6a22      	ldr	r2, [r4, #32]
 8003af0:	69e5      	ldr	r5, [r4, #28]
 8003af2:	432a      	orrs	r2, r5
 8003af4:	6965      	ldr	r5, [r4, #20]
 8003af6:	432a      	orrs	r2, r5
 8003af8:	4313      	orrs	r3, r2
 8003afa:	618b      	str	r3, [r1, #24]
 8003afc:	e7cc      	b.n	8003a98 <HAL_RTC_Init+0x44>
  HAL_StatusTypeDef status = HAL_ERROR;
 8003afe:	2001      	movs	r0, #1
}
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40002800 	.word	0x40002800

08003b08 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8003b08:	2300      	movs	r3, #0
  uint8_t tmp_Value = Value;

  while (tmp_Value >= 10U)
 8003b0a:	e002      	b.n	8003b12 <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8003b0c:	3301      	adds	r3, #1
    tmp_Value -= 10U;
 8003b0e:	380a      	subs	r0, #10
 8003b10:	b2c0      	uxtb	r0, r0
  while (tmp_Value >= 10U)
 8003b12:	2809      	cmp	r0, #9
 8003b14:	d8fa      	bhi.n	8003b0c <RTC_ByteToBcd2+0x4>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8003b16:	011b      	lsls	r3, r3, #4
 8003b18:	b2db      	uxtb	r3, r3
}
 8003b1a:	4318      	orrs	r0, r3
 8003b1c:	4770      	bx	lr
	...

08003b20 <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 8003b20:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	f000 80b0 	beq.w	8003c8a <HAL_RTC_SetAlarm_IT+0x16a>
{
 8003b2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b2e:	4605      	mov	r5, r0
 8003b30:	460c      	mov	r4, r1
  __HAL_LOCK(hrtc);
 8003b32:	2301      	movs	r3, #1
 8003b34:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b38:	2302      	movs	r3, #2
 8003b3a:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8003b3e:	4b54      	ldr	r3, [pc, #336]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003b40:	68de      	ldr	r6, [r3, #12]
 8003b42:	f406 7640 	and.w	r6, r6, #768	; 0x300
  if (binaryMode != RTC_BINARY_ONLY)
 8003b46:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8003b4a:	d043      	beq.n	8003bd4 <HAL_RTC_SetAlarm_IT+0xb4>
    if (Format == RTC_FORMAT_BIN)
 8003b4c:	bb12      	cbnz	r2, 8003b94 <HAL_RTC_SetAlarm_IT+0x74>
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003b54:	d101      	bne.n	8003b5a <HAL_RTC_SetAlarm_IT+0x3a>
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	70cb      	strb	r3, [r1, #3]
      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8003b5a:	f8d4 8014 	ldr.w	r8, [r4, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003b5e:	7820      	ldrb	r0, [r4, #0]
 8003b60:	f7ff ffd2 	bl	8003b08 <RTC_ByteToBcd2>
 8003b64:	0407      	lsls	r7, r0, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003b66:	7860      	ldrb	r0, [r4, #1]
 8003b68:	f7ff ffce 	bl	8003b08 <RTC_ByteToBcd2>
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003b6c:	ea47 2700 	orr.w	r7, r7, r0, lsl #8
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003b70:	78a0      	ldrb	r0, [r4, #2]
 8003b72:	f7ff ffc9 	bl	8003b08 <RTC_ByteToBcd2>
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003b76:	4307      	orrs	r7, r0
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003b78:	78e3      	ldrb	r3, [r4, #3]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003b7a:	ea47 5783 	orr.w	r7, r7, r3, lsl #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003b7e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 8003b82:	f7ff ffc1 	bl	8003b08 <RTC_ByteToBcd2>
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003b86:	ea47 6000 	orr.w	r0, r7, r0, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003b8a:	6a23      	ldr	r3, [r4, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003b8c:	4318      	orrs	r0, r3
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003b8e:	ea48 0000 	orr.w	r0, r8, r0
 8003b92:	e020      	b.n	8003bd6 <HAL_RTC_SetAlarm_IT+0xb6>
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8003b94:	6948      	ldr	r0, [r1, #20]
 8003b96:	f1b0 3f80 	cmp.w	r0, #2155905152	; 0x80808080
 8003b9a:	d009      	beq.n	8003bb0 <HAL_RTC_SetAlarm_IT+0x90>
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8003b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8003ba0:	d006      	beq.n	8003bb0 <HAL_RTC_SetAlarm_IT+0x90>
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003ba2:	4b3b      	ldr	r3, [pc, #236]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003baa:	d101      	bne.n	8003bb0 <HAL_RTC_SetAlarm_IT+0x90>
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	70cb      	strb	r3, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003bb0:	7822      	ldrb	r2, [r4, #0]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003bb2:	7863      	ldrb	r3, [r4, #1]
 8003bb4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003bb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003bba:	78a2      	ldrb	r2, [r4, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003bbc:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003bbe:	78e2      	ldrb	r2, [r4, #3]
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003bc0:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003bc4:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003bc8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003bcc:	6a22      	ldr	r2, [r4, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003bce:	4313      	orrs	r3, r2
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003bd0:	4318      	orrs	r0, r3
 8003bd2:	e000      	b.n	8003bd6 <HAL_RTC_SetAlarm_IT+0xb6>
  uint32_t tmpreg = 0;
 8003bd4:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bd6:	4b2e      	ldr	r3, [pc, #184]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003bd8:	22ca      	movs	r2, #202	; 0xca
 8003bda:	625a      	str	r2, [r3, #36]	; 0x24
 8003bdc:	2253      	movs	r2, #83	; 0x53
 8003bde:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003be0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003be2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003be6:	d02a      	beq.n	8003c3e <HAL_RTC_SetAlarm_IT+0x11e>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003be8:	4b29      	ldr	r3, [pc, #164]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003bea:	699a      	ldr	r2, [r3, #24]
 8003bec:	f422 5208 	bic.w	r2, r2, #8704	; 0x2200
 8003bf0:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 8003bf6:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8003bfa:	d040      	beq.n	8003c7e <HAL_RTC_SetAlarm_IT+0x15e>
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8003bfc:	4b24      	ldr	r3, [pc, #144]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003bfe:	6498      	str	r0, [r3, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8003c00:	69a2      	ldr	r2, [r4, #24]
 8003c02:	64da      	str	r2, [r3, #76]	; 0x4c
    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8003c04:	6862      	ldr	r2, [r4, #4]
 8003c06:	4b22      	ldr	r3, [pc, #136]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003c08:	675a      	str	r2, [r3, #116]	; 0x74
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003c0a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003c0c:	f042 0202 	orr.w	r2, r2, #2
 8003c10:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003c12:	699a      	ldr	r2, [r3, #24]
 8003c14:	f442 5208 	orr.w	r2, r2, #8704	; 0x2200
 8003c18:	619a      	str	r2, [r3, #24]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003c1a:	4a1e      	ldr	r2, [pc, #120]	; (8003c94 <HAL_RTC_SetAlarm_IT+0x174>)
 8003c1c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8003c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c28:	4b19      	ldr	r3, [pc, #100]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003c2a:	22ff      	movs	r2, #255	; 0xff
 8003c2c:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
  __HAL_UNLOCK(hrtc);
 8003c34:	2000      	movs	r0, #0
 8003c36:	f885 002c 	strb.w	r0, [r5, #44]	; 0x2c
}
 8003c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003c3e:	4b14      	ldr	r3, [pc, #80]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003c40:	699a      	ldr	r2, [r3, #24]
 8003c42:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8003c46:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003c48:	2201      	movs	r2, #1
 8003c4a:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 8003c4c:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8003c50:	d00f      	beq.n	8003c72 <HAL_RTC_SetAlarm_IT+0x152>
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8003c52:	4b0f      	ldr	r3, [pc, #60]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003c54:	6418      	str	r0, [r3, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8003c56:	69a2      	ldr	r2, [r4, #24]
 8003c58:	645a      	str	r2, [r3, #68]	; 0x44
    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8003c5a:	6862      	ldr	r2, [r4, #4]
 8003c5c:	4b0c      	ldr	r3, [pc, #48]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003c5e:	671a      	str	r2, [r3, #112]	; 0x70
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003c60:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003c62:	f042 0201 	orr.w	r2, r2, #1
 8003c66:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003c68:	699a      	ldr	r2, [r3, #24]
 8003c6a:	f442 5288 	orr.w	r2, r2, #4352	; 0x1100
 8003c6e:	619a      	str	r2, [r3, #24]
 8003c70:	e7d3      	b.n	8003c1a <HAL_RTC_SetAlarm_IT+0xfa>
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8003c72:	69a3      	ldr	r3, [r4, #24]
 8003c74:	69e2      	ldr	r2, [r4, #28]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	4a05      	ldr	r2, [pc, #20]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003c7a:	6453      	str	r3, [r2, #68]	; 0x44
 8003c7c:	e7ed      	b.n	8003c5a <HAL_RTC_SetAlarm_IT+0x13a>
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8003c7e:	69a3      	ldr	r3, [r4, #24]
 8003c80:	69e2      	ldr	r2, [r4, #28]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	4a02      	ldr	r2, [pc, #8]	; (8003c90 <HAL_RTC_SetAlarm_IT+0x170>)
 8003c86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c88:	e7bc      	b.n	8003c04 <HAL_RTC_SetAlarm_IT+0xe4>
  __HAL_LOCK(hrtc);
 8003c8a:	2002      	movs	r0, #2
}
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	40002800 	.word	0x40002800
 8003c94:	58000800 	.word	0x58000800

08003c98 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c98:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d017      	beq.n	8003cd0 <HAL_RTCEx_EnableBypassShadow+0x38>
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ca6:	2302      	movs	r3, #2
 8003ca8:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003cac:	4b09      	ldr	r3, [pc, #36]	; (8003cd4 <HAL_RTCEx_EnableBypassShadow+0x3c>)
 8003cae:	22ca      	movs	r2, #202	; 0xca
 8003cb0:	625a      	str	r2, [r3, #36]	; 0x24
 8003cb2:	2253      	movs	r2, #83	; 0x53
 8003cb4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003cb6:	699a      	ldr	r2, [r3, #24]
 8003cb8:	f042 0220 	orr.w	r2, r2, #32
 8003cbc:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cbe:	22ff      	movs	r2, #255	; 0xff
 8003cc0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003cc2:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 8003ccc:	4618      	mov	r0, r3
 8003cce:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8003cd0:	2002      	movs	r0, #2
}
 8003cd2:	4770      	bx	lr
 8003cd4:	40002800 	.word	0x40002800

08003cd8 <HAL_RTCEx_SetSSRU_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003cd8:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d020      	beq.n	8003d22 <HAL_RTCEx_SetSSRU_IT+0x4a>
{
 8003ce0:	b410      	push	{r4}
  __HAL_LOCK(hrtc);
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ce8:	2302      	movs	r3, #2
 8003cea:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003cee:	4b0e      	ldr	r3, [pc, #56]	; (8003d28 <HAL_RTCEx_SetSSRU_IT+0x50>)
 8003cf0:	22ca      	movs	r2, #202	; 0xca
 8003cf2:	625a      	str	r2, [r3, #36]	; 0x24
 8003cf4:	2253      	movs	r2, #83	; 0x53
 8003cf6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8003cf8:	699a      	ldr	r2, [r3, #24]
 8003cfa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cfe:	619a      	str	r2, [r3, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8003d00:	4c0a      	ldr	r4, [pc, #40]	; (8003d2c <HAL_RTCEx_SetSSRU_IT+0x54>)
 8003d02:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8003d06:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003d0a:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d0e:	22ff      	movs	r2, #255	; 0xff
 8003d10:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003d12:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003d16:	2300      	movs	r3, #0
 8003d18:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 8003d1c:	4618      	mov	r0, r3
}
 8003d1e:	bc10      	pop	{r4}
 8003d20:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8003d22:	2002      	movs	r0, #2
}
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	40002800 	.word	0x40002800
 8003d2c:	58000800 	.word	0x58000800

08003d30 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003d30:	b510      	push	{r4, lr}
 8003d32:	4604      	mov	r4, r0
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8003d34:	4b07      	ldr	r3, [pc, #28]	; (8003d54 <HAL_RTCEx_SSRUIRQHandler+0x24>)
 8003d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d38:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003d3c:	d103      	bne.n	8003d46 <HAL_RTCEx_SSRUIRQHandler+0x16>
    HAL_RTCEx_SSRUEventCallback(hrtc);
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8003d44:	bd10      	pop	{r4, pc}
    RTC->SCR = RTC_SCR_CSSRUF;
 8003d46:	4b03      	ldr	r3, [pc, #12]	; (8003d54 <HAL_RTCEx_SSRUIRQHandler+0x24>)
 8003d48:	2240      	movs	r2, #64	; 0x40
 8003d4a:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8003d4c:	f7fd f9b6 	bl	80010bc <HAL_RTCEx_SSRUEventCallback>
 8003d50:	e7f5      	b.n	8003d3e <HAL_RTCEx_SSRUIRQHandler+0xe>
 8003d52:	bf00      	nop
 8003d54:	40002800 	.word	0x40002800

08003d58 <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003d58:	4770      	bx	lr

08003d5a <HAL_RTCEx_BKUPWrite>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8003d5a:	0089      	lsls	r1, r1, #2
 8003d5c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003d60:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8003d64:	600a      	str	r2, [r1, #0]
}
 8003d66:	4770      	bx	lr

08003d68 <HAL_RTCEx_BKUPRead>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8003d68:	0089      	lsls	r1, r1, #2
 8003d6a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003d6e:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003d72:	6808      	ldr	r0, [r1, #0]
}
 8003d74:	4770      	bx	lr
	...

08003d78 <SUBGHZSPI_Init>:
{
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8003d78:	4b07      	ldr	r3, [pc, #28]	; (8003d98 <SUBGHZSPI_Init+0x20>)
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d80:	601a      	str	r2, [r3, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8003d82:	f440 7041 	orr.w	r0, r0, #772	; 0x304
 8003d86:	6018      	str	r0, [r3, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8003d88:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8003d8c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d94:	601a      	str	r2, [r3, #0]
}
 8003d96:	4770      	bx	lr
 8003d98:	58010000 	.word	0x58010000

08003d9c <HAL_SUBGHZ_Init>:
{
 8003d9c:	b530      	push	{r4, r5, lr}
 8003d9e:	b083      	sub	sp, #12
  if (hsubghz == NULL)
 8003da0:	2800      	cmp	r0, #0
 8003da2:	d058      	beq.n	8003e56 <HAL_SUBGHZ_Init+0xba>
 8003da4:	4604      	mov	r4, r0
  subghz_state = hsubghz->State;
 8003da6:	7983      	ldrb	r3, [r0, #6]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8003da8:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8003dac:	b10b      	cbz	r3, 8003db2 <HAL_SUBGHZ_Init+0x16>
 8003dae:	2d03      	cmp	r5, #3
 8003db0:	d10b      	bne.n	8003dca <HAL_SUBGHZ_Init+0x2e>
    hsubghz->Lock = HAL_UNLOCKED;
 8003db2:	2300      	movs	r3, #0
 8003db4:	7163      	strb	r3, [r4, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 8003db6:	4620      	mov	r0, r4
 8003db8:	f7fc ff80 	bl	8000cbc <HAL_SUBGHZ_MspInit>
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003dbc:	4a27      	ldr	r2, [pc, #156]	; (8003e5c <HAL_SUBGHZ_Init+0xc0>)
 8003dbe:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003dc2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003dc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8003dca:	b185      	cbz	r5, 8003dee <HAL_SUBGHZ_Init+0x52>
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003dcc:	4b24      	ldr	r3, [pc, #144]	; (8003e60 <HAL_SUBGHZ_Init+0xc4>)
 8003dce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003dd2:	619a      	str	r2, [r3, #24]
    status = HAL_OK;
 8003dd4:	2500      	movs	r5, #0
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8003dd6:	6820      	ldr	r0, [r4, #0]
 8003dd8:	f7ff ffce 	bl	8003d78 <SUBGHZSPI_Init>
    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	7123      	strb	r3, [r4, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8003de0:	2300      	movs	r3, #0
 8003de2:	60a3      	str	r3, [r4, #8]
  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003de4:	2301      	movs	r3, #1
 8003de6:	71a3      	strb	r3, [r4, #6]
}
 8003de8:	4628      	mov	r0, r5
 8003dea:	b003      	add	sp, #12
 8003dec:	bd30      	pop	{r4, r5, pc}
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003dee:	2302      	movs	r3, #2
 8003df0:	71a3      	strb	r3, [r4, #6]
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8003df2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003df6:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003dfa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003dfe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003e02:	4b18      	ldr	r3, [pc, #96]	; (8003e64 <HAL_SUBGHZ_Init+0xc8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003e0a:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003e0e:	2264      	movs	r2, #100	; 0x64
 8003e10:	fb02 f303 	mul.w	r3, r2, r3
 8003e14:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 8003e16:	9b01      	ldr	r3, [sp, #4]
 8003e18:	b1d3      	cbz	r3, 8003e50 <HAL_SUBGHZ_Init+0xb4>
      count--;
 8003e1a:	9b01      	ldr	r3, [sp, #4]
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8003e20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e28:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003e2c:	d1f3      	bne.n	8003e16 <HAL_SUBGHZ_Init+0x7a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003e2e:	4b0c      	ldr	r3, [pc, #48]	; (8003e60 <HAL_SUBGHZ_Init+0xc4>)
 8003e30:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003e34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e38:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e42:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003e44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e48:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 8003e4a:	2d00      	cmp	r5, #0
 8003e4c:	d1ca      	bne.n	8003de4 <HAL_SUBGHZ_Init+0x48>
 8003e4e:	e7c2      	b.n	8003dd6 <HAL_SUBGHZ_Init+0x3a>
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003e50:	2501      	movs	r5, #1
 8003e52:	60a5      	str	r5, [r4, #8]
        break;
 8003e54:	e7eb      	b.n	8003e2e <HAL_SUBGHZ_Init+0x92>
    return status;
 8003e56:	2501      	movs	r5, #1
 8003e58:	e7c6      	b.n	8003de8 <HAL_SUBGHZ_Init+0x4c>
 8003e5a:	bf00      	nop
 8003e5c:	58000800 	.word	0x58000800
 8003e60:	58000400 	.word	0x58000400
 8003e64:	20000008 	.word	0x20000008

08003e68 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8003e68:	b082      	sub	sp, #8
 8003e6a:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003e6c:	4b1a      	ldr	r3, [pc, #104]	; (8003ed8 <SUBGHZSPI_Transmit+0x70>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003e74:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003e78:	2064      	movs	r0, #100	; 0x64
 8003e7a:	fb00 f303 	mul.w	r3, r0, r3
 8003e7e:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003e80:	9b01      	ldr	r3, [sp, #4]
 8003e82:	b14b      	cbz	r3, 8003e98 <SUBGHZSPI_Transmit+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003e84:	9b01      	ldr	r3, [sp, #4]
 8003e86:	3b01      	subs	r3, #1
 8003e88:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003e8a:	4b14      	ldr	r3, [pc, #80]	; (8003edc <SUBGHZSPI_Transmit+0x74>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f013 0f02 	tst.w	r3, #2
 8003e92:	d0f5      	beq.n	8003e80 <SUBGHZSPI_Transmit+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8003e94:	2000      	movs	r0, #0
 8003e96:	e001      	b.n	8003e9c <SUBGHZSPI_Transmit+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003e98:	2001      	movs	r0, #1
 8003e9a:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = Data;
 8003e9c:	4b0f      	ldr	r3, [pc, #60]	; (8003edc <SUBGHZSPI_Transmit+0x74>)
 8003e9e:	7319      	strb	r1, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003ea0:	4b0d      	ldr	r3, [pc, #52]	; (8003ed8 <SUBGHZSPI_Transmit+0x70>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003ea8:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003eac:	2164      	movs	r1, #100	; 0x64
 8003eae:	fb01 f303 	mul.w	r3, r1, r3
 8003eb2:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8003eb4:	9b01      	ldr	r3, [sp, #4]
 8003eb6:	b143      	cbz	r3, 8003eca <SUBGHZSPI_Transmit+0x62>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003eb8:	9b01      	ldr	r3, [sp, #4]
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003ebe:	4b07      	ldr	r3, [pc, #28]	; (8003edc <SUBGHZSPI_Transmit+0x74>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f013 0f01 	tst.w	r3, #1
 8003ec6:	d0f5      	beq.n	8003eb4 <SUBGHZSPI_Transmit+0x4c>
 8003ec8:	e001      	b.n	8003ece <SUBGHZSPI_Transmit+0x66>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003eca:	2001      	movs	r0, #1
 8003ecc:	6090      	str	r0, [r2, #8]

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8003ece:	4b03      	ldr	r3, [pc, #12]	; (8003edc <SUBGHZSPI_Transmit+0x74>)
 8003ed0:	68db      	ldr	r3, [r3, #12]

  return status;
}
 8003ed2:	b002      	add	sp, #8
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	20000008 	.word	0x20000008
 8003edc:	58010000 	.word	0x58010000

08003ee0 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8003ee0:	b082      	sub	sp, #8
 8003ee2:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003ee4:	4b1c      	ldr	r3, [pc, #112]	; (8003f58 <SUBGHZSPI_Receive+0x78>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003eec:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003ef0:	2064      	movs	r0, #100	; 0x64
 8003ef2:	fb00 f303 	mul.w	r3, r0, r3
 8003ef6:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003ef8:	9b01      	ldr	r3, [sp, #4]
 8003efa:	b14b      	cbz	r3, 8003f10 <SUBGHZSPI_Receive+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003efc:	9b01      	ldr	r3, [sp, #4]
 8003efe:	3b01      	subs	r3, #1
 8003f00:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003f02:	4b16      	ldr	r3, [pc, #88]	; (8003f5c <SUBGHZSPI_Receive+0x7c>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f013 0f02 	tst.w	r3, #2
 8003f0a:	d0f5      	beq.n	8003ef8 <SUBGHZSPI_Receive+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	e001      	b.n	8003f14 <SUBGHZSPI_Receive+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003f10:	2001      	movs	r0, #1
 8003f12:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = SUBGHZ_DUMMY_DATA;
 8003f14:	4b11      	ldr	r3, [pc, #68]	; (8003f5c <SUBGHZSPI_Receive+0x7c>)
 8003f16:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003f1a:	f883 c00c 	strb.w	ip, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003f1e:	4b0e      	ldr	r3, [pc, #56]	; (8003f58 <SUBGHZSPI_Receive+0x78>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003f26:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003f2a:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8003f2e:	fb0c f303 	mul.w	r3, ip, r3
 8003f32:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8003f34:	9b01      	ldr	r3, [sp, #4]
 8003f36:	b143      	cbz	r3, 8003f4a <SUBGHZSPI_Receive+0x6a>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003f38:	9b01      	ldr	r3, [sp, #4]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003f3e:	4b07      	ldr	r3, [pc, #28]	; (8003f5c <SUBGHZSPI_Receive+0x7c>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f013 0f01 	tst.w	r3, #1
 8003f46:	d0f5      	beq.n	8003f34 <SUBGHZSPI_Receive+0x54>
 8003f48:	e001      	b.n	8003f4e <SUBGHZSPI_Receive+0x6e>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003f4a:	2001      	movs	r0, #1
 8003f4c:	6090      	str	r0, [r2, #8]

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8003f4e:	4b03      	ldr	r3, [pc, #12]	; (8003f5c <SUBGHZSPI_Receive+0x7c>)
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	700b      	strb	r3, [r1, #0]

  return status;
}
 8003f54:	b002      	add	sp, #8
 8003f56:	4770      	bx	lr
 8003f58:	20000008 	.word	0x20000008
 8003f5c:	58010000 	.word	0x58010000

08003f60 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003f60:	b082      	sub	sp, #8
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8003f62:	4b13      	ldr	r3, [pc, #76]	; (8003fb0 <SUBGHZ_WaitOnBusy+0x50>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003f6a:	f3c3 434b 	ubfx	r3, r3, #17, #12
 8003f6e:	2264      	movs	r2, #100	; 0x64
 8003f70:	fb02 f303 	mul.w	r3, r2, r3
 8003f74:	9301      	str	r3, [sp, #4]
 8003f76:	e006      	b.n	8003f86 <SUBGHZ_WaitOnBusy+0x26>
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();

    if (count == 0U)
    {
      status  = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8003f78:	2302      	movs	r3, #2
 8003f7a:	6083      	str	r3, [r0, #8]
      status  = HAL_ERROR;
 8003f7c:	2001      	movs	r0, #1
    }
    count--;
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);

  return status;
}
 8003f7e:	b002      	add	sp, #8
 8003f80:	4770      	bx	lr
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8003f82:	4213      	tst	r3, r2
 8003f84:	d012      	beq.n	8003fac <SUBGHZ_WaitOnBusy+0x4c>
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8003f86:	4b0b      	ldr	r3, [pc, #44]	; (8003fb4 <SUBGHZ_WaitOnBusy+0x54>)
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	f013 0304 	ands.w	r3, r3, #4
 8003f8e:	d000      	beq.n	8003f92 <SUBGHZ_WaitOnBusy+0x32>
 8003f90:	2301      	movs	r3, #1
    if (count == 0U)
 8003f92:	9a01      	ldr	r2, [sp, #4]
 8003f94:	2a00      	cmp	r2, #0
 8003f96:	d0ef      	beq.n	8003f78 <SUBGHZ_WaitOnBusy+0x18>
    count--;
 8003f98:	9a01      	ldr	r2, [sp, #4]
 8003f9a:	3a01      	subs	r2, #1
 8003f9c:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8003f9e:	4a05      	ldr	r2, [pc, #20]	; (8003fb4 <SUBGHZ_WaitOnBusy+0x54>)
 8003fa0:	6952      	ldr	r2, [r2, #20]
 8003fa2:	f012 0202 	ands.w	r2, r2, #2
 8003fa6:	d0ec      	beq.n	8003f82 <SUBGHZ_WaitOnBusy+0x22>
 8003fa8:	2201      	movs	r2, #1
 8003faa:	e7ea      	b.n	8003f82 <SUBGHZ_WaitOnBusy+0x22>
  status = HAL_OK;
 8003fac:	2000      	movs	r0, #0
 8003fae:	e7e6      	b.n	8003f7e <SUBGHZ_WaitOnBusy+0x1e>
 8003fb0:	20000008 	.word	0x20000008
 8003fb4:	58000400 	.word	0x58000400

08003fb8 <SUBGHZ_CheckDeviceReady>:
{
 8003fb8:	b500      	push	{lr}
 8003fba:	b083      	sub	sp, #12
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8003fbc:	7903      	ldrb	r3, [r0, #4]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d004      	beq.n	8003fcc <SUBGHZ_CheckDeviceReady+0x14>
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8003fc2:	f7ff ffcd 	bl	8003f60 <SUBGHZ_WaitOnBusy>
}
 8003fc6:	b003      	add	sp, #12
 8003fc8:	f85d fb04 	ldr.w	pc, [sp], #4
    count  = SUBGHZ_NSS_LOOP_TIME;
 8003fcc:	4b0d      	ldr	r3, [pc, #52]	; (8004004 <SUBGHZ_CheckDeviceReady+0x4c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003fd4:	f3c3 334f 	ubfx	r3, r3, #13, #16
 8003fd8:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003fda:	4a0b      	ldr	r2, [pc, #44]	; (8004008 <SUBGHZ_CheckDeviceReady+0x50>)
 8003fdc:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003fe0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fe4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      count--;
 8003fe8:	9b01      	ldr	r3, [sp, #4]
 8003fea:	3b01      	subs	r3, #1
 8003fec:	9301      	str	r3, [sp, #4]
    } while (count != 0UL);
 8003fee:	9b01      	ldr	r3, [sp, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1f9      	bne.n	8003fe8 <SUBGHZ_CheckDeviceReady+0x30>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003ff4:	4a04      	ldr	r2, [pc, #16]	; (8004008 <SUBGHZ_CheckDeviceReady+0x50>)
 8003ff6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003ffa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ffe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004002:	e7de      	b.n	8003fc2 <SUBGHZ_CheckDeviceReady+0xa>
 8004004:	20000008 	.word	0x20000008
 8004008:	58000400 	.word	0x58000400

0800400c <HAL_SUBGHZ_WriteRegisters>:
{
 800400c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004010:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004012:	7980      	ldrb	r0, [r0, #6]
 8004014:	fa5f f880 	uxtb.w	r8, r0
 8004018:	f1b8 0f01 	cmp.w	r8, #1
 800401c:	d13e      	bne.n	800409c <HAL_SUBGHZ_WriteRegisters+0x90>
 800401e:	460c      	mov	r4, r1
 8004020:	4617      	mov	r7, r2
 8004022:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8004024:	796b      	ldrb	r3, [r5, #5]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d03b      	beq.n	80040a2 <HAL_SUBGHZ_WriteRegisters+0x96>
 800402a:	2301      	movs	r3, #1
 800402c:	716b      	strb	r3, [r5, #5]
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800402e:	2302      	movs	r3, #2
 8004030:	71ab      	strb	r3, [r5, #6]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004032:	4628      	mov	r0, r5
 8004034:	f7ff ffc0 	bl	8003fb8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004038:	4a1b      	ldr	r2, [pc, #108]	; (80040a8 <HAL_SUBGHZ_WriteRegisters+0x9c>)
 800403a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800403e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004042:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8004046:	210d      	movs	r1, #13
 8004048:	4628      	mov	r0, r5
 800404a:	f7ff ff0d 	bl	8003e68 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800404e:	0a21      	lsrs	r1, r4, #8
 8004050:	4628      	mov	r0, r5
 8004052:	f7ff ff09 	bl	8003e68 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004056:	b2e1      	uxtb	r1, r4
 8004058:	4628      	mov	r0, r5
 800405a:	f7ff ff05 	bl	8003e68 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800405e:	2400      	movs	r4, #0
 8004060:	e005      	b.n	800406e <HAL_SUBGHZ_WriteRegisters+0x62>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004062:	5d39      	ldrb	r1, [r7, r4]
 8004064:	4628      	mov	r0, r5
 8004066:	f7ff feff 	bl	8003e68 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800406a:	3401      	adds	r4, #1
 800406c:	b2a4      	uxth	r4, r4
 800406e:	42b4      	cmp	r4, r6
 8004070:	d3f7      	bcc.n	8004062 <HAL_SUBGHZ_WriteRegisters+0x56>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004072:	4a0d      	ldr	r2, [pc, #52]	; (80040a8 <HAL_SUBGHZ_WriteRegisters+0x9c>)
 8004074:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004078:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800407c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004080:	4628      	mov	r0, r5
 8004082:	f7ff ff6d 	bl	8003f60 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004086:	68ab      	ldr	r3, [r5, #8]
 8004088:	b90b      	cbnz	r3, 800408e <HAL_SUBGHZ_WriteRegisters+0x82>
      status = HAL_OK;
 800408a:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800408e:	2301      	movs	r3, #1
 8004090:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8004092:	2300      	movs	r3, #0
 8004094:	716b      	strb	r3, [r5, #5]
}
 8004096:	4640      	mov	r0, r8
 8004098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800409c:	f04f 0802 	mov.w	r8, #2
 80040a0:	e7f9      	b.n	8004096 <HAL_SUBGHZ_WriteRegisters+0x8a>
    __HAL_LOCK(hsubghz);
 80040a2:	f04f 0802 	mov.w	r8, #2
 80040a6:	e7f6      	b.n	8004096 <HAL_SUBGHZ_WriteRegisters+0x8a>
 80040a8:	58000400 	.word	0x58000400

080040ac <HAL_SUBGHZ_ReadRegisters>:
{
 80040ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040b0:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80040b2:	7980      	ldrb	r0, [r0, #6]
 80040b4:	fa5f f880 	uxtb.w	r8, r0
 80040b8:	f1b8 0f01 	cmp.w	r8, #1
 80040bc:	d141      	bne.n	8004142 <HAL_SUBGHZ_ReadRegisters+0x96>
 80040be:	460c      	mov	r4, r1
 80040c0:	4615      	mov	r5, r2
 80040c2:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 80040c4:	7973      	ldrb	r3, [r6, #5]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d03e      	beq.n	8004148 <HAL_SUBGHZ_ReadRegisters+0x9c>
 80040ca:	2301      	movs	r3, #1
 80040cc:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80040ce:	4630      	mov	r0, r6
 80040d0:	f7ff ff72 	bl	8003fb8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80040d4:	4a1e      	ldr	r2, [pc, #120]	; (8004150 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 80040d6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80040da:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80040de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 80040e2:	211d      	movs	r1, #29
 80040e4:	4630      	mov	r0, r6
 80040e6:	f7ff febf 	bl	8003e68 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80040ea:	0a21      	lsrs	r1, r4, #8
 80040ec:	4630      	mov	r0, r6
 80040ee:	f7ff febb 	bl	8003e68 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80040f2:	b2e1      	uxtb	r1, r4
 80040f4:	4630      	mov	r0, r6
 80040f6:	f7ff feb7 	bl	8003e68 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 80040fa:	2100      	movs	r1, #0
 80040fc:	4630      	mov	r0, r6
 80040fe:	f7ff feb3 	bl	8003e68 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004102:	2400      	movs	r4, #0
 8004104:	e006      	b.n	8004114 <HAL_SUBGHZ_ReadRegisters+0x68>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004106:	4629      	mov	r1, r5
 8004108:	4630      	mov	r0, r6
 800410a:	f7ff fee9 	bl	8003ee0 <SUBGHZSPI_Receive>
      pData++;
 800410e:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8004110:	3401      	adds	r4, #1
 8004112:	b2a4      	uxth	r4, r4
 8004114:	42bc      	cmp	r4, r7
 8004116:	d3f6      	bcc.n	8004106 <HAL_SUBGHZ_ReadRegisters+0x5a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004118:	4a0d      	ldr	r2, [pc, #52]	; (8004150 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 800411a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800411e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004122:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004126:	4630      	mov	r0, r6
 8004128:	f7ff ff1a 	bl	8003f60 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800412c:	68b3      	ldr	r3, [r6, #8]
 800412e:	b90b      	cbnz	r3, 8004134 <HAL_SUBGHZ_ReadRegisters+0x88>
      status = HAL_OK;
 8004130:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004134:	2301      	movs	r3, #1
 8004136:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8004138:	2300      	movs	r3, #0
 800413a:	7173      	strb	r3, [r6, #5]
}
 800413c:	4640      	mov	r0, r8
 800413e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8004142:	f04f 0802 	mov.w	r8, #2
 8004146:	e7f9      	b.n	800413c <HAL_SUBGHZ_ReadRegisters+0x90>
    __HAL_LOCK(hsubghz);
 8004148:	f04f 0802 	mov.w	r8, #2
 800414c:	e7f6      	b.n	800413c <HAL_SUBGHZ_ReadRegisters+0x90>
 800414e:	bf00      	nop
 8004150:	58000400 	.word	0x58000400

08004154 <HAL_SUBGHZ_ExecSetCmd>:
{
 8004154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004158:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800415a:	7980      	ldrb	r0, [r0, #6]
 800415c:	fa5f f980 	uxtb.w	r9, r0
 8004160:	f1b9 0f01 	cmp.w	r9, #1
 8004164:	d143      	bne.n	80041ee <HAL_SUBGHZ_ExecSetCmd+0x9a>
 8004166:	4688      	mov	r8, r1
 8004168:	4617      	mov	r7, r2
 800416a:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 800416c:	796b      	ldrb	r3, [r5, #5]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d040      	beq.n	80041f4 <HAL_SUBGHZ_ExecSetCmd+0xa0>
 8004172:	2301      	movs	r3, #1
 8004174:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004176:	4628      	mov	r0, r5
 8004178:	f7ff ff1e 	bl	8003fb8 <SUBGHZ_CheckDeviceReady>
    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800417c:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 8004180:	d005      	beq.n	800418e <HAL_SUBGHZ_ExecSetCmd+0x3a>
 8004182:	f1b8 0f94 	cmp.w	r8, #148	; 0x94
 8004186:	d002      	beq.n	800418e <HAL_SUBGHZ_ExecSetCmd+0x3a>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8004188:	2300      	movs	r3, #0
 800418a:	712b      	strb	r3, [r5, #4]
 800418c:	e001      	b.n	8004192 <HAL_SUBGHZ_ExecSetCmd+0x3e>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800418e:	2301      	movs	r3, #1
 8004190:	712b      	strb	r3, [r5, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004192:	4a1a      	ldr	r2, [pc, #104]	; (80041fc <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 8004194:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004198:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800419c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80041a0:	4641      	mov	r1, r8
 80041a2:	4628      	mov	r0, r5
 80041a4:	f7ff fe60 	bl	8003e68 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80041a8:	2400      	movs	r4, #0
 80041aa:	e005      	b.n	80041b8 <HAL_SUBGHZ_ExecSetCmd+0x64>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80041ac:	5d39      	ldrb	r1, [r7, r4]
 80041ae:	4628      	mov	r0, r5
 80041b0:	f7ff fe5a 	bl	8003e68 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80041b4:	3401      	adds	r4, #1
 80041b6:	b2a4      	uxth	r4, r4
 80041b8:	42b4      	cmp	r4, r6
 80041ba:	d3f7      	bcc.n	80041ac <HAL_SUBGHZ_ExecSetCmd+0x58>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80041bc:	4a0f      	ldr	r2, [pc, #60]	; (80041fc <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 80041be:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80041c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    if (Command != RADIO_SET_SLEEP)
 80041ca:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 80041ce:	d10a      	bne.n	80041e6 <HAL_SUBGHZ_ExecSetCmd+0x92>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80041d0:	68ab      	ldr	r3, [r5, #8]
 80041d2:	b90b      	cbnz	r3, 80041d8 <HAL_SUBGHZ_ExecSetCmd+0x84>
      status = HAL_OK;
 80041d4:	f04f 0900 	mov.w	r9, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80041d8:	2301      	movs	r3, #1
 80041da:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 80041dc:	2300      	movs	r3, #0
 80041de:	716b      	strb	r3, [r5, #5]
}
 80041e0:	4648      	mov	r0, r9
 80041e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 80041e6:	4628      	mov	r0, r5
 80041e8:	f7ff feba 	bl	8003f60 <SUBGHZ_WaitOnBusy>
 80041ec:	e7f0      	b.n	80041d0 <HAL_SUBGHZ_ExecSetCmd+0x7c>
    return HAL_BUSY;
 80041ee:	f04f 0902 	mov.w	r9, #2
 80041f2:	e7f5      	b.n	80041e0 <HAL_SUBGHZ_ExecSetCmd+0x8c>
    __HAL_LOCK(hsubghz);
 80041f4:	f04f 0902 	mov.w	r9, #2
 80041f8:	e7f2      	b.n	80041e0 <HAL_SUBGHZ_ExecSetCmd+0x8c>
 80041fa:	bf00      	nop
 80041fc:	58000400 	.word	0x58000400

08004200 <HAL_SUBGHZ_ExecGetCmd>:
{
 8004200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004204:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004206:	7980      	ldrb	r0, [r0, #6]
 8004208:	fa5f f880 	uxtb.w	r8, r0
 800420c:	f1b8 0f01 	cmp.w	r8, #1
 8004210:	d139      	bne.n	8004286 <HAL_SUBGHZ_ExecGetCmd+0x86>
 8004212:	460c      	mov	r4, r1
 8004214:	4615      	mov	r5, r2
 8004216:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8004218:	7973      	ldrb	r3, [r6, #5]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d036      	beq.n	800428c <HAL_SUBGHZ_ExecGetCmd+0x8c>
 800421e:	2301      	movs	r3, #1
 8004220:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004222:	4630      	mov	r0, r6
 8004224:	f7ff fec8 	bl	8003fb8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004228:	4a1a      	ldr	r2, [pc, #104]	; (8004294 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 800422a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800422e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004232:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8004236:	4621      	mov	r1, r4
 8004238:	4630      	mov	r0, r6
 800423a:	f7ff fe15 	bl	8003e68 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800423e:	2100      	movs	r1, #0
 8004240:	4630      	mov	r0, r6
 8004242:	f7ff fe11 	bl	8003e68 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004246:	2400      	movs	r4, #0
 8004248:	e006      	b.n	8004258 <HAL_SUBGHZ_ExecGetCmd+0x58>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800424a:	4629      	mov	r1, r5
 800424c:	4630      	mov	r0, r6
 800424e:	f7ff fe47 	bl	8003ee0 <SUBGHZSPI_Receive>
      pData++;
 8004252:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8004254:	3401      	adds	r4, #1
 8004256:	b2a4      	uxth	r4, r4
 8004258:	42bc      	cmp	r4, r7
 800425a:	d3f6      	bcc.n	800424a <HAL_SUBGHZ_ExecGetCmd+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800425c:	4a0d      	ldr	r2, [pc, #52]	; (8004294 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 800425e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004262:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004266:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800426a:	4630      	mov	r0, r6
 800426c:	f7ff fe78 	bl	8003f60 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004270:	68b3      	ldr	r3, [r6, #8]
 8004272:	b90b      	cbnz	r3, 8004278 <HAL_SUBGHZ_ExecGetCmd+0x78>
      status = HAL_OK;
 8004274:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004278:	2301      	movs	r3, #1
 800427a:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 800427c:	2300      	movs	r3, #0
 800427e:	7173      	strb	r3, [r6, #5]
}
 8004280:	4640      	mov	r0, r8
 8004282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8004286:	f04f 0802 	mov.w	r8, #2
 800428a:	e7f9      	b.n	8004280 <HAL_SUBGHZ_ExecGetCmd+0x80>
    __HAL_LOCK(hsubghz);
 800428c:	f04f 0802 	mov.w	r8, #2
 8004290:	e7f6      	b.n	8004280 <HAL_SUBGHZ_ExecGetCmd+0x80>
 8004292:	bf00      	nop
 8004294:	58000400 	.word	0x58000400

08004298 <HAL_SUBGHZ_IRQHandler>:
{
 8004298:	b530      	push	{r4, r5, lr}
 800429a:	b083      	sub	sp, #12
 800429c:	4605      	mov	r5, r0
  uint8_t tmpisr[2U] = {0U};
 800429e:	2300      	movs	r3, #0
 80042a0:	f8ad 3004 	strh.w	r3, [sp, #4]
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 80042a4:	2302      	movs	r3, #2
 80042a6:	aa01      	add	r2, sp, #4
 80042a8:	2112      	movs	r1, #18
 80042aa:	f7ff ffa9 	bl	8004200 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 80042ae:	f89d 3004 	ldrb.w	r3, [sp, #4]
  itsource = (itsource << 8U) | tmpisr[1U];
 80042b2:	f89d 4005 	ldrb.w	r4, [sp, #5]
 80042b6:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 80042ba:	2302      	movs	r3, #2
 80042bc:	aa01      	add	r2, sp, #4
 80042be:	4619      	mov	r1, r3
 80042c0:	4628      	mov	r0, r5
 80042c2:	f7ff ff47 	bl	8004154 <HAL_SUBGHZ_ExecSetCmd>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 80042c6:	f014 0f01 	tst.w	r4, #1
 80042ca:	d123      	bne.n	8004314 <HAL_SUBGHZ_IRQHandler+0x7c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 80042cc:	f014 0f02 	tst.w	r4, #2
 80042d0:	d124      	bne.n	800431c <HAL_SUBGHZ_IRQHandler+0x84>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80042d2:	f014 0f04 	tst.w	r4, #4
 80042d6:	d125      	bne.n	8004324 <HAL_SUBGHZ_IRQHandler+0x8c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80042d8:	f014 0f08 	tst.w	r4, #8
 80042dc:	d126      	bne.n	800432c <HAL_SUBGHZ_IRQHandler+0x94>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80042de:	f014 0f10 	tst.w	r4, #16
 80042e2:	d127      	bne.n	8004334 <HAL_SUBGHZ_IRQHandler+0x9c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80042e4:	f014 0f20 	tst.w	r4, #32
 80042e8:	d128      	bne.n	800433c <HAL_SUBGHZ_IRQHandler+0xa4>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80042ea:	f014 0f40 	tst.w	r4, #64	; 0x40
 80042ee:	d129      	bne.n	8004344 <HAL_SUBGHZ_IRQHandler+0xac>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80042f0:	f014 0f80 	tst.w	r4, #128	; 0x80
 80042f4:	d006      	beq.n	8004304 <HAL_SUBGHZ_IRQHandler+0x6c>
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 80042f6:	f414 7f80 	tst.w	r4, #256	; 0x100
 80042fa:	d027      	beq.n	800434c <HAL_SUBGHZ_IRQHandler+0xb4>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 80042fc:	2101      	movs	r1, #1
 80042fe:	4628      	mov	r0, r5
 8004300:	f003 fb84 	bl	8007a0c <HAL_SUBGHZ_CADStatusCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8004304:	f414 7f00 	tst.w	r4, #512	; 0x200
 8004308:	d125      	bne.n	8004356 <HAL_SUBGHZ_IRQHandler+0xbe>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 800430a:	f414 4f80 	tst.w	r4, #16384	; 0x4000
 800430e:	d126      	bne.n	800435e <HAL_SUBGHZ_IRQHandler+0xc6>
}
 8004310:	b003      	add	sp, #12
 8004312:	bd30      	pop	{r4, r5, pc}
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8004314:	4628      	mov	r0, r5
 8004316:	f003 fb61 	bl	80079dc <HAL_SUBGHZ_TxCpltCallback>
 800431a:	e7d7      	b.n	80042cc <HAL_SUBGHZ_IRQHandler+0x34>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800431c:	4628      	mov	r0, r5
 800431e:	f003 fb65 	bl	80079ec <HAL_SUBGHZ_RxCpltCallback>
 8004322:	e7d6      	b.n	80042d2 <HAL_SUBGHZ_IRQHandler+0x3a>
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8004324:	4628      	mov	r0, r5
 8004326:	f003 fb95 	bl	8007a54 <HAL_SUBGHZ_PreambleDetectedCallback>
 800432a:	e7d5      	b.n	80042d8 <HAL_SUBGHZ_IRQHandler+0x40>
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800432c:	4628      	mov	r0, r5
 800432e:	f003 fb99 	bl	8007a64 <HAL_SUBGHZ_SyncWordValidCallback>
 8004332:	e7d4      	b.n	80042de <HAL_SUBGHZ_IRQHandler+0x46>
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8004334:	4628      	mov	r0, r5
 8004336:	f003 fb9d 	bl	8007a74 <HAL_SUBGHZ_HeaderValidCallback>
 800433a:	e7d3      	b.n	80042e4 <HAL_SUBGHZ_IRQHandler+0x4c>
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800433c:	4628      	mov	r0, r5
 800433e:	f003 fb81 	bl	8007a44 <HAL_SUBGHZ_HeaderErrorCallback>
 8004342:	e7d2      	b.n	80042ea <HAL_SUBGHZ_IRQHandler+0x52>
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8004344:	4628      	mov	r0, r5
 8004346:	f003 fb59 	bl	80079fc <HAL_SUBGHZ_CRCErrorCallback>
 800434a:	e7d1      	b.n	80042f0 <HAL_SUBGHZ_IRQHandler+0x58>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800434c:	2100      	movs	r1, #0
 800434e:	4628      	mov	r0, r5
 8004350:	f003 fb5c 	bl	8007a0c <HAL_SUBGHZ_CADStatusCallback>
 8004354:	e7d6      	b.n	8004304 <HAL_SUBGHZ_IRQHandler+0x6c>
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8004356:	4628      	mov	r0, r5
 8004358:	f003 fb6a 	bl	8007a30 <HAL_SUBGHZ_RxTxTimeoutCallback>
 800435c:	e7d5      	b.n	800430a <HAL_SUBGHZ_IRQHandler+0x72>
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 800435e:	4628      	mov	r0, r5
 8004360:	f003 fb90 	bl	8007a84 <HAL_SUBGHZ_LrFhssHopCallback>
}
 8004364:	e7d4      	b.n	8004310 <HAL_SUBGHZ_IRQHandler+0x78>
	...

08004368 <HAL_SUBGHZ_WriteBuffer>:
{
 8004368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800436c:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800436e:	7980      	ldrb	r0, [r0, #6]
 8004370:	fa5f f880 	uxtb.w	r8, r0
 8004374:	f1b8 0f01 	cmp.w	r8, #1
 8004378:	d138      	bne.n	80043ec <HAL_SUBGHZ_WriteBuffer+0x84>
 800437a:	460c      	mov	r4, r1
 800437c:	4617      	mov	r7, r2
 800437e:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8004380:	796b      	ldrb	r3, [r5, #5]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d035      	beq.n	80043f2 <HAL_SUBGHZ_WriteBuffer+0x8a>
 8004386:	2301      	movs	r3, #1
 8004388:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800438a:	4628      	mov	r0, r5
 800438c:	f7ff fe14 	bl	8003fb8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004390:	4a19      	ldr	r2, [pc, #100]	; (80043f8 <HAL_SUBGHZ_WriteBuffer+0x90>)
 8004392:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004396:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800439a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800439e:	210e      	movs	r1, #14
 80043a0:	4628      	mov	r0, r5
 80043a2:	f7ff fd61 	bl	8003e68 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80043a6:	4621      	mov	r1, r4
 80043a8:	4628      	mov	r0, r5
 80043aa:	f7ff fd5d 	bl	8003e68 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80043ae:	2400      	movs	r4, #0
 80043b0:	e005      	b.n	80043be <HAL_SUBGHZ_WriteBuffer+0x56>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80043b2:	5d39      	ldrb	r1, [r7, r4]
 80043b4:	4628      	mov	r0, r5
 80043b6:	f7ff fd57 	bl	8003e68 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80043ba:	3401      	adds	r4, #1
 80043bc:	b2a4      	uxth	r4, r4
 80043be:	42b4      	cmp	r4, r6
 80043c0:	d3f7      	bcc.n	80043b2 <HAL_SUBGHZ_WriteBuffer+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80043c2:	4a0d      	ldr	r2, [pc, #52]	; (80043f8 <HAL_SUBGHZ_WriteBuffer+0x90>)
 80043c4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80043c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80043d0:	4628      	mov	r0, r5
 80043d2:	f7ff fdc5 	bl	8003f60 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80043d6:	68ab      	ldr	r3, [r5, #8]
 80043d8:	b90b      	cbnz	r3, 80043de <HAL_SUBGHZ_WriteBuffer+0x76>
      status = HAL_OK;
 80043da:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80043de:	2301      	movs	r3, #1
 80043e0:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 80043e2:	2300      	movs	r3, #0
 80043e4:	716b      	strb	r3, [r5, #5]
}
 80043e6:	4640      	mov	r0, r8
 80043e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80043ec:	f04f 0802 	mov.w	r8, #2
 80043f0:	e7f9      	b.n	80043e6 <HAL_SUBGHZ_WriteBuffer+0x7e>
    __HAL_LOCK(hsubghz);
 80043f2:	f04f 0802 	mov.w	r8, #2
 80043f6:	e7f6      	b.n	80043e6 <HAL_SUBGHZ_WriteBuffer+0x7e>
 80043f8:	58000400 	.word	0x58000400

080043fc <HAL_SUBGHZ_ReadBuffer>:
{
 80043fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004400:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004402:	7980      	ldrb	r0, [r0, #6]
 8004404:	fa5f f880 	uxtb.w	r8, r0
 8004408:	f1b8 0f01 	cmp.w	r8, #1
 800440c:	d13d      	bne.n	800448a <HAL_SUBGHZ_ReadBuffer+0x8e>
 800440e:	460c      	mov	r4, r1
 8004410:	4615      	mov	r5, r2
 8004412:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8004414:	7973      	ldrb	r3, [r6, #5]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d03a      	beq.n	8004490 <HAL_SUBGHZ_ReadBuffer+0x94>
 800441a:	2301      	movs	r3, #1
 800441c:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800441e:	4630      	mov	r0, r6
 8004420:	f7ff fdca 	bl	8003fb8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004424:	4a1c      	ldr	r2, [pc, #112]	; (8004498 <HAL_SUBGHZ_ReadBuffer+0x9c>)
 8004426:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800442a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800442e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8004432:	211e      	movs	r1, #30
 8004434:	4630      	mov	r0, r6
 8004436:	f7ff fd17 	bl	8003e68 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800443a:	4621      	mov	r1, r4
 800443c:	4630      	mov	r0, r6
 800443e:	f7ff fd13 	bl	8003e68 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8004442:	2100      	movs	r1, #0
 8004444:	4630      	mov	r0, r6
 8004446:	f7ff fd0f 	bl	8003e68 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800444a:	2400      	movs	r4, #0
 800444c:	e006      	b.n	800445c <HAL_SUBGHZ_ReadBuffer+0x60>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800444e:	4629      	mov	r1, r5
 8004450:	4630      	mov	r0, r6
 8004452:	f7ff fd45 	bl	8003ee0 <SUBGHZSPI_Receive>
      pData++;
 8004456:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8004458:	3401      	adds	r4, #1
 800445a:	b2a4      	uxth	r4, r4
 800445c:	42bc      	cmp	r4, r7
 800445e:	d3f6      	bcc.n	800444e <HAL_SUBGHZ_ReadBuffer+0x52>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004460:	4a0d      	ldr	r2, [pc, #52]	; (8004498 <HAL_SUBGHZ_ReadBuffer+0x9c>)
 8004462:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004466:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800446a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800446e:	4630      	mov	r0, r6
 8004470:	f7ff fd76 	bl	8003f60 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004474:	68b3      	ldr	r3, [r6, #8]
 8004476:	b90b      	cbnz	r3, 800447c <HAL_SUBGHZ_ReadBuffer+0x80>
      status = HAL_OK;
 8004478:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800447c:	2301      	movs	r3, #1
 800447e:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8004480:	2300      	movs	r3, #0
 8004482:	7173      	strb	r3, [r6, #5]
}
 8004484:	4640      	mov	r0, r8
 8004486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800448a:	f04f 0802 	mov.w	r8, #2
 800448e:	e7f9      	b.n	8004484 <HAL_SUBGHZ_ReadBuffer+0x88>
    __HAL_LOCK(hsubghz);
 8004490:	f04f 0802 	mov.w	r8, #2
 8004494:	e7f6      	b.n	8004484 <HAL_SUBGHZ_ReadBuffer+0x88>
 8004496:	bf00      	nop
 8004498:	58000400 	.word	0x58000400

0800449c <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800449c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449e:	e852 3f00 	ldrex	r3, [r2]
 80044a2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a6:	e842 3100 	strex	r1, r3, [r2]
 80044aa:	2900      	cmp	r1, #0
 80044ac:	d1f6      	bne.n	800449c <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80044ae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b0:	f102 0308 	add.w	r3, r2, #8
 80044b4:	e853 3f00 	ldrex	r3, [r3]
 80044b8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044bc:	3208      	adds	r2, #8
 80044be:	e842 3100 	strex	r1, r3, [r2]
 80044c2:	2900      	cmp	r1, #0
 80044c4:	d1f3      	bne.n	80044ae <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044c6:	2320      	movs	r3, #32
 80044c8:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 80044cc:	4770      	bx	lr

080044ce <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80044ce:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d0:	e852 3f00 	ldrex	r3, [r2]
 80044d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d8:	e842 3100 	strex	r1, r3, [r2]
 80044dc:	2900      	cmp	r1, #0
 80044de:	d1f6      	bne.n	80044ce <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80044e0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e2:	f102 0308 	add.w	r3, r2, #8
 80044e6:	e853 3f00 	ldrex	r3, [r3]
 80044ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044ee:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f2:	3208      	adds	r2, #8
 80044f4:	e842 3100 	strex	r1, r3, [r2]
 80044f8:	2900      	cmp	r1, #0
 80044fa:	d1f1      	bne.n	80044e0 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044fc:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d006      	beq.n	8004510 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004502:	2320      	movs	r3, #32
 8004504:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004508:	2300      	movs	r3, #0
 800450a:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800450c:	6743      	str	r3, [r0, #116]	; 0x74
}
 800450e:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004510:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004512:	e852 3f00 	ldrex	r3, [r2]
 8004516:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451a:	e842 3100 	strex	r1, r3, [r2]
 800451e:	2900      	cmp	r1, #0
 8004520:	d1f6      	bne.n	8004510 <UART_EndRxTransfer+0x42>
 8004522:	e7ee      	b.n	8004502 <UART_EndRxTransfer+0x34>

08004524 <HAL_UART_Transmit_DMA>:
{
 8004524:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8004526:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800452a:	2a20      	cmp	r2, #32
 800452c:	d13d      	bne.n	80045aa <HAL_UART_Transmit_DMA+0x86>
{
 800452e:	b510      	push	{r4, lr}
 8004530:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8004532:	2900      	cmp	r1, #0
 8004534:	d03b      	beq.n	80045ae <HAL_UART_Transmit_DMA+0x8a>
 8004536:	2b00      	cmp	r3, #0
 8004538:	d03b      	beq.n	80045b2 <HAL_UART_Transmit_DMA+0x8e>
    huart->pTxBuffPtr  = pData;
 800453a:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 800453c:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 8004540:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004544:	2200      	movs	r2, #0
 8004546:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800454a:	2221      	movs	r2, #33	; 0x21
 800454c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if (huart->hdmatx != NULL)
 8004550:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8004552:	b1ca      	cbz	r2, 8004588 <HAL_UART_Transmit_DMA+0x64>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004554:	4918      	ldr	r1, [pc, #96]	; (80045b8 <HAL_UART_Transmit_DMA+0x94>)
 8004556:	62d1      	str	r1, [r2, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004558:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 800455a:	4918      	ldr	r1, [pc, #96]	; (80045bc <HAL_UART_Transmit_DMA+0x98>)
 800455c:	6311      	str	r1, [r2, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800455e:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8004560:	4917      	ldr	r1, [pc, #92]	; (80045c0 <HAL_UART_Transmit_DMA+0x9c>)
 8004562:	6351      	str	r1, [r2, #52]	; 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 8004564:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8004566:	2100      	movs	r1, #0
 8004568:	6391      	str	r1, [r2, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800456a:	6802      	ldr	r2, [r0, #0]
 800456c:	3228      	adds	r2, #40	; 0x28
 800456e:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8004570:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 8004572:	f7fd fecf 	bl	8002314 <HAL_DMA_Start_IT>
 8004576:	b138      	cbz	r0, 8004588 <HAL_UART_Transmit_DMA+0x64>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004578:	2310      	movs	r3, #16
 800457a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        huart->gState = HAL_UART_STATE_READY;
 800457e:	2320      	movs	r3, #32
 8004580:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        return HAL_ERROR;
 8004584:	2001      	movs	r0, #1
 8004586:	e00f      	b.n	80045a8 <HAL_UART_Transmit_DMA+0x84>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004588:	6823      	ldr	r3, [r4, #0]
 800458a:	2240      	movs	r2, #64	; 0x40
 800458c:	621a      	str	r2, [r3, #32]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800458e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004590:	f102 0308 	add.w	r3, r2, #8
 8004594:	e853 3f00 	ldrex	r3, [r3]
 8004598:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800459c:	3208      	adds	r2, #8
 800459e:	e842 3100 	strex	r1, r3, [r2]
 80045a2:	2900      	cmp	r1, #0
 80045a4:	d1f3      	bne.n	800458e <HAL_UART_Transmit_DMA+0x6a>
    return HAL_OK;
 80045a6:	2000      	movs	r0, #0
}
 80045a8:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80045aa:	2002      	movs	r0, #2
}
 80045ac:	4770      	bx	lr
      return HAL_ERROR;
 80045ae:	2001      	movs	r0, #1
 80045b0:	e7fa      	b.n	80045a8 <HAL_UART_Transmit_DMA+0x84>
 80045b2:	2001      	movs	r0, #1
 80045b4:	e7f8      	b.n	80045a8 <HAL_UART_Transmit_DMA+0x84>
 80045b6:	bf00      	nop
 80045b8:	080045c5 	.word	0x080045c5
 80045bc:	08004633 	.word	0x08004633
 80045c0:	0800463f 	.word	0x0800463f

080045c4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80045c4:	b508      	push	{r3, lr}
 80045c6:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045c8:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f013 0f20 	tst.w	r3, #32
 80045d2:	d118      	bne.n	8004606 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 80045d4:	2300      	movs	r3, #0
 80045d6:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80045da:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045dc:	f102 0308 	add.w	r3, r2, #8
 80045e0:	e853 3f00 	ldrex	r3, [r3]
 80045e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e8:	3208      	adds	r2, #8
 80045ea:	e842 3100 	strex	r1, r3, [r2]
 80045ee:	2900      	cmp	r1, #0
 80045f0:	d1f3      	bne.n	80045da <UART_DMATransmitCplt+0x16>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80045f2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f4:	e852 3f00 	ldrex	r3, [r2]
 80045f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045fc:	e842 3100 	strex	r1, r3, [r2]
 8004600:	2900      	cmp	r1, #0
 8004602:	d1f6      	bne.n	80045f2 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004604:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8004606:	f7fc fe99 	bl	800133c <HAL_UART_TxCpltCallback>
}
 800460a:	e7fb      	b.n	8004604 <UART_DMATransmitCplt+0x40>

0800460c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800460c:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800460e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004610:	e852 3f00 	ldrex	r3, [r2]
 8004614:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004618:	e842 3100 	strex	r1, r3, [r2]
 800461c:	2900      	cmp	r1, #0
 800461e:	d1f6      	bne.n	800460e <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004620:	2320      	movs	r3, #32
 8004622:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004626:	2300      	movs	r3, #0
 8004628:	6783      	str	r3, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800462a:	f7fc fe87 	bl	800133c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800462e:	bd08      	pop	{r3, pc}

08004630 <HAL_UART_TxHalfCpltCallback>:
}
 8004630:	4770      	bx	lr

08004632 <UART_DMATxHalfCplt>:
{
 8004632:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8004634:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8004636:	f7ff fffb 	bl	8004630 <HAL_UART_TxHalfCpltCallback>
}
 800463a:	bd08      	pop	{r3, pc}

0800463c <HAL_UART_ErrorCallback>:
}
 800463c:	4770      	bx	lr

0800463e <UART_DMAError>:
{
 800463e:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004640:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004642:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004646:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800464a:	6823      	ldr	r3, [r4, #0]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004652:	d001      	beq.n	8004658 <UART_DMAError+0x1a>
 8004654:	2a21      	cmp	r2, #33	; 0x21
 8004656:	d010      	beq.n	800467a <UART_DMAError+0x3c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004658:	6823      	ldr	r3, [r4, #0]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004660:	d001      	beq.n	8004666 <UART_DMAError+0x28>
 8004662:	2d22      	cmp	r5, #34	; 0x22
 8004664:	d010      	beq.n	8004688 <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004666:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800466a:	f043 0310 	orr.w	r3, r3, #16
 800466e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  HAL_UART_ErrorCallback(huart);
 8004672:	4620      	mov	r0, r4
 8004674:	f7ff ffe2 	bl	800463c <HAL_UART_ErrorCallback>
}
 8004678:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 800467a:	2300      	movs	r3, #0
 800467c:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8004680:	4620      	mov	r0, r4
 8004682:	f7ff ff0b 	bl	800449c <UART_EndTxTransfer>
 8004686:	e7e7      	b.n	8004658 <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 8004688:	2300      	movs	r3, #0
 800468a:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800468e:	4620      	mov	r0, r4
 8004690:	f7ff ff1d 	bl	80044ce <UART_EndRxTransfer>
 8004694:	e7e7      	b.n	8004666 <UART_DMAError+0x28>

08004696 <UART_DMAAbortOnError>:
{
 8004696:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004698:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 800469a:	2300      	movs	r3, #0
 800469c:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80046a0:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 80046a4:	f7ff ffca 	bl	800463c <HAL_UART_ErrorCallback>
}
 80046a8:	bd08      	pop	{r3, pc}

080046aa <HAL_UARTEx_RxEventCallback>:
}
 80046aa:	4770      	bx	lr

080046ac <HAL_UART_IRQHandler>:
{
 80046ac:	b570      	push	{r4, r5, r6, lr}
 80046ae:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80046b0:	6801      	ldr	r1, [r0, #0]
 80046b2:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046b4:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046b6:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80046b8:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 80046bc:	401a      	ands	r2, r3
 80046be:	d108      	bne.n	80046d2 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80046c0:	f013 0f20 	tst.w	r3, #32
 80046c4:	d005      	beq.n	80046d2 <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80046c6:	f010 0f20 	tst.w	r0, #32
 80046ca:	d134      	bne.n	8004736 <HAL_UART_IRQHandler+0x8a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80046cc:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 80046d0:	d131      	bne.n	8004736 <HAL_UART_IRQHandler+0x8a>
  if ((errorflags != 0U)
 80046d2:	b12a      	cbz	r2, 80046e0 <HAL_UART_IRQHandler+0x34>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80046d4:	4a99      	ldr	r2, [pc, #612]	; (800493c <HAL_UART_IRQHandler+0x290>)
 80046d6:	402a      	ands	r2, r5
 80046d8:	d133      	bne.n	8004742 <HAL_UART_IRQHandler+0x96>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80046da:	4e99      	ldr	r6, [pc, #612]	; (8004940 <HAL_UART_IRQHandler+0x294>)
 80046dc:	4230      	tst	r0, r6
 80046de:	d130      	bne.n	8004742 <HAL_UART_IRQHandler+0x96>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046e0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80046e2:	2a01      	cmp	r2, #1
 80046e4:	f000 80c6 	beq.w	8004874 <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80046e8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80046ec:	d003      	beq.n	80046f6 <HAL_UART_IRQHandler+0x4a>
 80046ee:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 80046f2:	f040 8165 	bne.w	80049c0 <HAL_UART_IRQHandler+0x314>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80046f6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80046fa:	d007      	beq.n	800470c <HAL_UART_IRQHandler+0x60>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80046fc:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004700:	f040 8165 	bne.w	80049ce <HAL_UART_IRQHandler+0x322>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004704:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 8004708:	f040 8161 	bne.w	80049ce <HAL_UART_IRQHandler+0x322>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800470c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004710:	d003      	beq.n	800471a <HAL_UART_IRQHandler+0x6e>
 8004712:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004716:	f040 8161 	bne.w	80049dc <HAL_UART_IRQHandler+0x330>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800471a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 800471e:	d003      	beq.n	8004728 <HAL_UART_IRQHandler+0x7c>
 8004720:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004724:	f040 815e 	bne.w	80049e4 <HAL_UART_IRQHandler+0x338>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004728:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800472c:	d002      	beq.n	8004734 <HAL_UART_IRQHandler+0x88>
 800472e:	2800      	cmp	r0, #0
 8004730:	f2c0 815c 	blt.w	80049ec <HAL_UART_IRQHandler+0x340>
}
 8004734:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8004736:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0fb      	beq.n	8004734 <HAL_UART_IRQHandler+0x88>
        huart->RxISR(huart);
 800473c:	4620      	mov	r0, r4
 800473e:	4798      	blx	r3
      return;
 8004740:	e7f8      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004742:	f013 0f01 	tst.w	r3, #1
 8004746:	d009      	beq.n	800475c <HAL_UART_IRQHandler+0xb0>
 8004748:	f410 7f80 	tst.w	r0, #256	; 0x100
 800474c:	d006      	beq.n	800475c <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800474e:	2601      	movs	r6, #1
 8004750:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004752:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8004756:	4331      	orrs	r1, r6
 8004758:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800475c:	f013 0f02 	tst.w	r3, #2
 8004760:	d00b      	beq.n	800477a <HAL_UART_IRQHandler+0xce>
 8004762:	f015 0f01 	tst.w	r5, #1
 8004766:	d008      	beq.n	800477a <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004768:	6821      	ldr	r1, [r4, #0]
 800476a:	2602      	movs	r6, #2
 800476c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800476e:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8004772:	f041 0104 	orr.w	r1, r1, #4
 8004776:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800477a:	f013 0f04 	tst.w	r3, #4
 800477e:	d00b      	beq.n	8004798 <HAL_UART_IRQHandler+0xec>
 8004780:	f015 0f01 	tst.w	r5, #1
 8004784:	d008      	beq.n	8004798 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004786:	6821      	ldr	r1, [r4, #0]
 8004788:	2604      	movs	r6, #4
 800478a:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800478c:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8004790:	f041 0102 	orr.w	r1, r1, #2
 8004794:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004798:	f013 0f08 	tst.w	r3, #8
 800479c:	d00b      	beq.n	80047b6 <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800479e:	f010 0f20 	tst.w	r0, #32
 80047a2:	d100      	bne.n	80047a6 <HAL_UART_IRQHandler+0xfa>
 80047a4:	b13a      	cbz	r2, 80047b6 <HAL_UART_IRQHandler+0x10a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047a6:	6822      	ldr	r2, [r4, #0]
 80047a8:	2108      	movs	r1, #8
 80047aa:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047ac:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80047b0:	430a      	orrs	r2, r1
 80047b2:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80047b6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80047ba:	d00c      	beq.n	80047d6 <HAL_UART_IRQHandler+0x12a>
 80047bc:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 80047c0:	d009      	beq.n	80047d6 <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047c2:	6822      	ldr	r2, [r4, #0]
 80047c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80047c8:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80047ca:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80047ce:	f042 0220 	orr.w	r2, r2, #32
 80047d2:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80047d6:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80047da:	2a00      	cmp	r2, #0
 80047dc:	d0aa      	beq.n	8004734 <HAL_UART_IRQHandler+0x88>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80047de:	f013 0f20 	tst.w	r3, #32
 80047e2:	d009      	beq.n	80047f8 <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80047e4:	f010 0f20 	tst.w	r0, #32
 80047e8:	d102      	bne.n	80047f0 <HAL_UART_IRQHandler+0x144>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80047ea:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 80047ee:	d003      	beq.n	80047f8 <HAL_UART_IRQHandler+0x14c>
        if (huart->RxISR != NULL)
 80047f0:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80047f2:	b10b      	cbz	r3, 80047f8 <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 80047f4:	4620      	mov	r0, r4
 80047f6:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 80047f8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80047fc:	6823      	ldr	r3, [r4, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004804:	d102      	bne.n	800480c <HAL_UART_IRQHandler+0x160>
 8004806:	f012 0f28 	tst.w	r2, #40	; 0x28
 800480a:	d02c      	beq.n	8004866 <HAL_UART_IRQHandler+0x1ba>
        UART_EndRxTransfer(huart);
 800480c:	4620      	mov	r0, r4
 800480e:	f7ff fe5e 	bl	80044ce <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004812:	6823      	ldr	r3, [r4, #0]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f013 0f40 	tst.w	r3, #64	; 0x40
 800481a:	d020      	beq.n	800485e <HAL_UART_IRQHandler+0x1b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800481c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481e:	f102 0308 	add.w	r3, r2, #8
 8004822:	e853 3f00 	ldrex	r3, [r3]
 8004826:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482a:	3208      	adds	r2, #8
 800482c:	e842 3100 	strex	r1, r3, [r2]
 8004830:	2900      	cmp	r1, #0
 8004832:	d1f3      	bne.n	800481c <HAL_UART_IRQHandler+0x170>
          if (huart->hdmarx != NULL)
 8004834:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8004838:	b16b      	cbz	r3, 8004856 <HAL_UART_IRQHandler+0x1aa>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800483a:	4a42      	ldr	r2, [pc, #264]	; (8004944 <HAL_UART_IRQHandler+0x298>)
 800483c:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800483e:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8004842:	f7fd fded 	bl	8002420 <HAL_DMA_Abort_IT>
 8004846:	2800      	cmp	r0, #0
 8004848:	f43f af74 	beq.w	8004734 <HAL_UART_IRQHandler+0x88>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800484c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8004850:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004852:	4798      	blx	r3
 8004854:	e76e      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
            HAL_UART_ErrorCallback(huart);
 8004856:	4620      	mov	r0, r4
 8004858:	f7ff fef0 	bl	800463c <HAL_UART_ErrorCallback>
 800485c:	e76a      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
          HAL_UART_ErrorCallback(huart);
 800485e:	4620      	mov	r0, r4
 8004860:	f7ff feec 	bl	800463c <HAL_UART_ErrorCallback>
 8004864:	e766      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
        HAL_UART_ErrorCallback(huart);
 8004866:	4620      	mov	r0, r4
 8004868:	f7ff fee8 	bl	800463c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800486c:	2300      	movs	r3, #0
 800486e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    return;
 8004872:	e75f      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004874:	f013 0f10 	tst.w	r3, #16
 8004878:	f43f af36 	beq.w	80046e8 <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800487c:	f010 0f10 	tst.w	r0, #16
 8004880:	f43f af32 	beq.w	80046e8 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004884:	2310      	movs	r3, #16
 8004886:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004888:	6823      	ldr	r3, [r4, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004890:	d05a      	beq.n	8004948 <HAL_UART_IRQHandler+0x29c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004892:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8004896:	6813      	ldr	r3, [r2, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800489c:	2b00      	cmp	r3, #0
 800489e:	f43f af49 	beq.w	8004734 <HAL_UART_IRQHandler+0x88>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048a2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80048a6:	4299      	cmp	r1, r3
 80048a8:	f67f af44 	bls.w	8004734 <HAL_UART_IRQHandler+0x88>
        huart->RxXferCount = nb_remaining_rx_data;
 80048ac:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80048b0:	6813      	ldr	r3, [r2, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f013 0f20 	tst.w	r3, #32
 80048b8:	d132      	bne.n	8004920 <HAL_UART_IRQHandler+0x274>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048ba:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048bc:	e852 3f00 	ldrex	r3, [r2]
 80048c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c4:	e842 3100 	strex	r1, r3, [r2]
 80048c8:	2900      	cmp	r1, #0
 80048ca:	d1f6      	bne.n	80048ba <HAL_UART_IRQHandler+0x20e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048cc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ce:	f102 0308 	add.w	r3, r2, #8
 80048d2:	e853 3f00 	ldrex	r3, [r3]
 80048d6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048da:	3208      	adds	r2, #8
 80048dc:	e842 3100 	strex	r1, r3, [r2]
 80048e0:	2900      	cmp	r1, #0
 80048e2:	d1f3      	bne.n	80048cc <HAL_UART_IRQHandler+0x220>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048e4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e6:	f102 0308 	add.w	r3, r2, #8
 80048ea:	e853 3f00 	ldrex	r3, [r3]
 80048ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f2:	3208      	adds	r2, #8
 80048f4:	e842 3100 	strex	r1, r3, [r2]
 80048f8:	2900      	cmp	r1, #0
 80048fa:	d1f3      	bne.n	80048e4 <HAL_UART_IRQHandler+0x238>
          huart->RxState = HAL_UART_STATE_READY;
 80048fc:	2320      	movs	r3, #32
 80048fe:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004902:	2300      	movs	r3, #0
 8004904:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004906:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004908:	e852 3f00 	ldrex	r3, [r2]
 800490c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004910:	e842 3100 	strex	r1, r3, [r2]
 8004914:	2900      	cmp	r1, #0
 8004916:	d1f6      	bne.n	8004906 <HAL_UART_IRQHandler+0x25a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004918:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800491c:	f7fd fd46 	bl	80023ac <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004920:	2302      	movs	r3, #2
 8004922:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004924:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8004928:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800492c:	b29b      	uxth	r3, r3
 800492e:	1ac9      	subs	r1, r1, r3
 8004930:	b289      	uxth	r1, r1
 8004932:	4620      	mov	r0, r4
 8004934:	f7ff feb9 	bl	80046aa <HAL_UARTEx_RxEventCallback>
      return;
 8004938:	e6fc      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
 800493a:	bf00      	nop
 800493c:	10000001 	.word	0x10000001
 8004940:	04000120 	.word	0x04000120
 8004944:	08004697 	.word	0x08004697
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004948:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800494c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004950:	b29b      	uxth	r3, r3
 8004952:	1ac9      	subs	r1, r1, r3
 8004954:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8004956:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800495a:	b29b      	uxth	r3, r3
 800495c:	2b00      	cmp	r3, #0
 800495e:	f43f aee9 	beq.w	8004734 <HAL_UART_IRQHandler+0x88>
          && (nb_rx_data > 0U))
 8004962:	2900      	cmp	r1, #0
 8004964:	f43f aee6 	beq.w	8004734 <HAL_UART_IRQHandler+0x88>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004968:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496a:	e852 3f00 	ldrex	r3, [r2]
 800496e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004972:	e842 3000 	strex	r0, r3, [r2]
 8004976:	2800      	cmp	r0, #0
 8004978:	d1f6      	bne.n	8004968 <HAL_UART_IRQHandler+0x2bc>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800497a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497c:	f102 0308 	add.w	r3, r2, #8
 8004980:	e853 3f00 	ldrex	r3, [r3]
 8004984:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004988:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498c:	3208      	adds	r2, #8
 800498e:	e842 3000 	strex	r0, r3, [r2]
 8004992:	2800      	cmp	r0, #0
 8004994:	d1f1      	bne.n	800497a <HAL_UART_IRQHandler+0x2ce>
        huart->RxState = HAL_UART_STATE_READY;
 8004996:	2320      	movs	r3, #32
 8004998:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800499c:	2300      	movs	r3, #0
 800499e:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 80049a0:	6763      	str	r3, [r4, #116]	; 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049a2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a4:	e852 3f00 	ldrex	r3, [r2]
 80049a8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ac:	e842 3000 	strex	r0, r3, [r2]
 80049b0:	2800      	cmp	r0, #0
 80049b2:	d1f6      	bne.n	80049a2 <HAL_UART_IRQHandler+0x2f6>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049b4:	2302      	movs	r3, #2
 80049b6:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80049b8:	4620      	mov	r0, r4
 80049ba:	f7ff fe76 	bl	80046aa <HAL_UARTEx_RxEventCallback>
      return;
 80049be:	e6b9      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80049c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80049c4:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80049c6:	4620      	mov	r0, r4
 80049c8:	f000 fe60 	bl	800568c <HAL_UARTEx_WakeupCallback>
    return;
 80049cc:	e6b2      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
    if (huart->TxISR != NULL)
 80049ce:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f43f aeaf 	beq.w	8004734 <HAL_UART_IRQHandler+0x88>
      huart->TxISR(huart);
 80049d6:	4620      	mov	r0, r4
 80049d8:	4798      	blx	r3
    return;
 80049da:	e6ab      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
    UART_EndTransmit_IT(huart);
 80049dc:	4620      	mov	r0, r4
 80049de:	f7ff fe15 	bl	800460c <UART_EndTransmit_IT>
    return;
 80049e2:	e6a7      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80049e4:	4620      	mov	r0, r4
 80049e6:	f000 fe53 	bl	8005690 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 80049ea:	e6a3      	b.n	8004734 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80049ec:	4620      	mov	r0, r4
 80049ee:	f000 fe4e 	bl	800568e <HAL_UARTEx_RxFifoFullCallback>
    return;
 80049f2:	e69f      	b.n	8004734 <HAL_UART_IRQHandler+0x88>

080049f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80049f4:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 80049f6:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80049fa:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 80049fe:	2a22      	cmp	r2, #34	; 0x22
 8004a00:	d005      	beq.n	8004a0e <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a02:	6802      	ldr	r2, [r0, #0]
 8004a04:	6993      	ldr	r3, [r2, #24]
 8004a06:	f043 0308 	orr.w	r3, r3, #8
 8004a0a:	6193      	str	r3, [r2, #24]
  }
}
 8004a0c:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a0e:	6802      	ldr	r2, [r0, #0]
 8004a10:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8004a16:	400b      	ands	r3, r1
 8004a18:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8004a1a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8004a20:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8004a2e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1e9      	bne.n	8004a0c <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a38:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a3a:	e852 3f00 	ldrex	r3, [r2]
 8004a3e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a42:	e842 3100 	strex	r1, r3, [r2]
 8004a46:	2900      	cmp	r1, #0
 8004a48:	d1f6      	bne.n	8004a38 <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a4a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4c:	f102 0308 	add.w	r3, r2, #8
 8004a50:	e853 3f00 	ldrex	r3, [r3]
 8004a54:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a58:	3208      	adds	r2, #8
 8004a5a:	e842 3100 	strex	r1, r3, [r2]
 8004a5e:	2900      	cmp	r1, #0
 8004a60:	d1f3      	bne.n	8004a4a <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 8004a62:	2320      	movs	r3, #32
 8004a64:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a6c:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004a6e:	6803      	ldr	r3, [r0, #0]
 8004a70:	4a16      	ldr	r2, [pc, #88]	; (8004acc <UART_RxISR_8BIT+0xd8>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d00c      	beq.n	8004a90 <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8004a7c:	d008      	beq.n	8004a90 <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a7e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a80:	e852 3f00 	ldrex	r3, [r2]
 8004a84:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a88:	e842 3100 	strex	r1, r3, [r2]
 8004a8c:	2900      	cmp	r1, #0
 8004a8e:	d1f6      	bne.n	8004a7e <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a90:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d116      	bne.n	8004ac4 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a96:	2300      	movs	r3, #0
 8004a98:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a9a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9c:	e852 3f00 	ldrex	r3, [r2]
 8004aa0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa4:	e842 3100 	strex	r1, r3, [r2]
 8004aa8:	2900      	cmp	r1, #0
 8004aaa:	d1f6      	bne.n	8004a9a <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004aac:	6803      	ldr	r3, [r0, #0]
 8004aae:	69da      	ldr	r2, [r3, #28]
 8004ab0:	f012 0f10 	tst.w	r2, #16
 8004ab4:	d001      	beq.n	8004aba <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ab6:	2210      	movs	r2, #16
 8004ab8:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004aba:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8004abe:	f7ff fdf4 	bl	80046aa <HAL_UARTEx_RxEventCallback>
 8004ac2:	e7a3      	b.n	8004a0c <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8004ac4:	f7fc fc4a 	bl	800135c <HAL_UART_RxCpltCallback>
 8004ac8:	e7a0      	b.n	8004a0c <UART_RxISR_8BIT+0x18>
 8004aca:	bf00      	nop
 8004acc:	40008000 	.word	0x40008000

08004ad0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004ad0:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004ad2:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ad6:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8004ada:	2b22      	cmp	r3, #34	; 0x22
 8004adc:	d005      	beq.n	8004aea <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004ade:	6802      	ldr	r2, [r0, #0]
 8004ae0:	6993      	ldr	r3, [r2, #24]
 8004ae2:	f043 0308 	orr.w	r3, r3, #8
 8004ae6:	6193      	str	r3, [r2, #24]
  }
}
 8004ae8:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004aea:	6803      	ldr	r3, [r0, #0]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004aee:	6d81      	ldr	r1, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8004af0:	4013      	ands	r3, r2
 8004af2:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 8004af4:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004af6:	3302      	adds	r3, #2
 8004af8:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8004afa:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	3b01      	subs	r3, #1
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8004b08:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1ea      	bne.n	8004ae8 <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b12:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b14:	e852 3f00 	ldrex	r3, [r2]
 8004b18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1c:	e842 3100 	strex	r1, r3, [r2]
 8004b20:	2900      	cmp	r1, #0
 8004b22:	d1f6      	bne.n	8004b12 <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b24:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b26:	f102 0308 	add.w	r3, r2, #8
 8004b2a:	e853 3f00 	ldrex	r3, [r3]
 8004b2e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b32:	3208      	adds	r2, #8
 8004b34:	e842 3100 	strex	r1, r3, [r2]
 8004b38:	2900      	cmp	r1, #0
 8004b3a:	d1f3      	bne.n	8004b24 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 8004b3c:	2320      	movs	r3, #32
 8004b3e:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 8004b42:	2300      	movs	r3, #0
 8004b44:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b46:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004b48:	6803      	ldr	r3, [r0, #0]
 8004b4a:	4a16      	ldr	r2, [pc, #88]	; (8004ba4 <UART_RxISR_16BIT+0xd4>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d00c      	beq.n	8004b6a <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8004b56:	d008      	beq.n	8004b6a <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b58:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b5a:	e852 3f00 	ldrex	r3, [r2]
 8004b5e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b62:	e842 3100 	strex	r1, r3, [r2]
 8004b66:	2900      	cmp	r1, #0
 8004b68:	d1f6      	bne.n	8004b58 <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b6a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d116      	bne.n	8004b9e <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b70:	2300      	movs	r3, #0
 8004b72:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b74:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	e852 3f00 	ldrex	r3, [r2]
 8004b7a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b7e:	e842 3100 	strex	r1, r3, [r2]
 8004b82:	2900      	cmp	r1, #0
 8004b84:	d1f6      	bne.n	8004b74 <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004b86:	6803      	ldr	r3, [r0, #0]
 8004b88:	69da      	ldr	r2, [r3, #28]
 8004b8a:	f012 0f10 	tst.w	r2, #16
 8004b8e:	d001      	beq.n	8004b94 <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b90:	2210      	movs	r2, #16
 8004b92:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b94:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8004b98:	f7ff fd87 	bl	80046aa <HAL_UARTEx_RxEventCallback>
 8004b9c:	e7a4      	b.n	8004ae8 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8004b9e:	f7fc fbdd 	bl	800135c <HAL_UART_RxCpltCallback>
 8004ba2:	e7a1      	b.n	8004ae8 <UART_RxISR_16BIT+0x18>
 8004ba4:	40008000 	.word	0x40008000

08004ba8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 8004bac:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004bb0:	6803      	ldr	r3, [r0, #0]
 8004bb2:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004bb4:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004bb8:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004bbc:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8004bc0:	2a22      	cmp	r2, #34	; 0x22
 8004bc2:	d005      	beq.n	8004bd0 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004bc4:	699a      	ldr	r2, [r3, #24]
 8004bc6:	f042 0208 	orr.w	r2, r2, #8
 8004bca:	619a      	str	r2, [r3, #24]
  }
}
 8004bcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bd0:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8004bd2:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004bd6:	e008      	b.n	8004bea <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004bd8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d14c      	bne.n	8004c7a <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 8004be0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d04e      	beq.n	8004c88 <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004bea:	2f00      	cmp	r7, #0
 8004bec:	f000 809a 	beq.w	8004d24 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8004bf0:	f015 0f20 	tst.w	r5, #32
 8004bf4:	f000 8096 	beq.w	8004d24 <UART_RxISR_8BIT_FIFOEN+0x17c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004bf8:	6823      	ldr	r3, [r4, #0]
 8004bfa:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004bfc:	b2f3      	uxtb	r3, r6
 8004bfe:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8004c00:	400b      	ands	r3, r1
 8004c02:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8004c04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c06:	3301      	adds	r3, #1
 8004c08:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8004c0a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	3b01      	subs	r3, #1
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004c18:	6823      	ldr	r3, [r4, #0]
 8004c1a:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004c1c:	f015 0f07 	tst.w	r5, #7
 8004c20:	d0de      	beq.n	8004be0 <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004c22:	f015 0f01 	tst.w	r5, #1
 8004c26:	d009      	beq.n	8004c3c <UART_RxISR_8BIT_FIFOEN+0x94>
 8004c28:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004c2c:	d006      	beq.n	8004c3c <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004c2e:	2201      	movs	r2, #1
 8004c30:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c32:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004c36:	4313      	orrs	r3, r2
 8004c38:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c3c:	f015 0f02 	tst.w	r5, #2
 8004c40:	d00b      	beq.n	8004c5a <UART_RxISR_8BIT_FIFOEN+0xb2>
 8004c42:	f018 0f01 	tst.w	r8, #1
 8004c46:	d008      	beq.n	8004c5a <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c4e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004c52:	f043 0304 	orr.w	r3, r3, #4
 8004c56:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c5a:	f015 0f04 	tst.w	r5, #4
 8004c5e:	d0bb      	beq.n	8004bd8 <UART_RxISR_8BIT_FIFOEN+0x30>
 8004c60:	f018 0f01 	tst.w	r8, #1
 8004c64:	d0b8      	beq.n	8004bd8 <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c66:	6823      	ldr	r3, [r4, #0]
 8004c68:	2204      	movs	r2, #4
 8004c6a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c6c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004c70:	f043 0302 	orr.w	r3, r3, #2
 8004c74:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8004c78:	e7ae      	b.n	8004bd8 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8004c7a:	4620      	mov	r0, r4
 8004c7c:	f7ff fcde 	bl	800463c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c80:	2300      	movs	r3, #0
 8004c82:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8004c86:	e7ab      	b.n	8004be0 <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c88:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8a:	e852 3f00 	ldrex	r3, [r2]
 8004c8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c92:	e842 3100 	strex	r1, r3, [r2]
 8004c96:	2900      	cmp	r1, #0
 8004c98:	d1f6      	bne.n	8004c88 <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c9a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9c:	f102 0308 	add.w	r3, r2, #8
 8004ca0:	e853 3f00 	ldrex	r3, [r3]
 8004ca4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ca8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cac:	3208      	adds	r2, #8
 8004cae:	e842 3100 	strex	r1, r3, [r2]
 8004cb2:	2900      	cmp	r1, #0
 8004cb4:	d1f1      	bne.n	8004c9a <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 8004cb6:	2320      	movs	r3, #32
 8004cb8:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cc0:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004cc2:	6823      	ldr	r3, [r4, #0]
 8004cc4:	4a29      	ldr	r2, [pc, #164]	; (8004d6c <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d003      	beq.n	8004cd2 <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8004cd0:	d106      	bne.n	8004ce0 <UART_RxISR_8BIT_FIFOEN+0x138>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cd2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d00d      	beq.n	8004cf4 <UART_RxISR_8BIT_FIFOEN+0x14c>
          HAL_UART_RxCpltCallback(huart);
 8004cd8:	4620      	mov	r0, r4
 8004cda:	f7fc fb3f 	bl	800135c <HAL_UART_RxCpltCallback>
 8004cde:	e784      	b.n	8004bea <UART_RxISR_8BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004ce0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce2:	e852 3f00 	ldrex	r3, [r2]
 8004ce6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cea:	e842 3100 	strex	r1, r3, [r2]
 8004cee:	2900      	cmp	r1, #0
 8004cf0:	d1f6      	bne.n	8004ce0 <UART_RxISR_8BIT_FIFOEN+0x138>
 8004cf2:	e7ee      	b.n	8004cd2 <UART_RxISR_8BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cf8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfa:	e852 3f00 	ldrex	r3, [r2]
 8004cfe:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d02:	e842 3100 	strex	r1, r3, [r2]
 8004d06:	2900      	cmp	r1, #0
 8004d08:	d1f6      	bne.n	8004cf8 <UART_RxISR_8BIT_FIFOEN+0x150>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	69da      	ldr	r2, [r3, #28]
 8004d0e:	f012 0f10 	tst.w	r2, #16
 8004d12:	d001      	beq.n	8004d18 <UART_RxISR_8BIT_FIFOEN+0x170>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d14:	2210      	movs	r2, #16
 8004d16:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d18:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8004d1c:	4620      	mov	r0, r4
 8004d1e:	f7ff fcc4 	bl	80046aa <HAL_UARTEx_RxEventCallback>
 8004d22:	e762      	b.n	8004bea <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8004d24:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004d28:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f43f af4e 	beq.w	8004bcc <UART_RxISR_8BIT_FIFOEN+0x24>
 8004d30:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8004d34:	429a      	cmp	r2, r3
 8004d36:	f67f af49 	bls.w	8004bcc <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004d3a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3c:	f102 0308 	add.w	r3, r2, #8
 8004d40:	e853 3f00 	ldrex	r3, [r3]
 8004d44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d48:	3208      	adds	r2, #8
 8004d4a:	e842 3100 	strex	r1, r3, [r2]
 8004d4e:	2900      	cmp	r1, #0
 8004d50:	d1f3      	bne.n	8004d3a <UART_RxISR_8BIT_FIFOEN+0x192>
      huart->RxISR = UART_RxISR_8BIT;
 8004d52:	4b07      	ldr	r3, [pc, #28]	; (8004d70 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8004d54:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004d56:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d58:	e852 3f00 	ldrex	r3, [r2]
 8004d5c:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d60:	e842 3100 	strex	r1, r3, [r2]
 8004d64:	2900      	cmp	r1, #0
 8004d66:	d1f6      	bne.n	8004d56 <UART_RxISR_8BIT_FIFOEN+0x1ae>
 8004d68:	e730      	b.n	8004bcc <UART_RxISR_8BIT_FIFOEN+0x24>
 8004d6a:	bf00      	nop
 8004d6c:	40008000 	.word	0x40008000
 8004d70:	080049f5 	.word	0x080049f5

08004d74 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004d78:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004d7c:	6803      	ldr	r3, [r0, #0]
 8004d7e:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004d80:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004d84:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d88:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8004d8c:	2a22      	cmp	r2, #34	; 0x22
 8004d8e:	d005      	beq.n	8004d9c <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d90:	699a      	ldr	r2, [r3, #24]
 8004d92:	f042 0208 	orr.w	r2, r2, #8
 8004d96:	619a      	str	r2, [r3, #24]
  }
}
 8004d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d9c:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8004d9e:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004da2:	e008      	b.n	8004db6 <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004da4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d14b      	bne.n	8004e44 <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 8004dac:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d04d      	beq.n	8004e52 <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004db6:	2f00      	cmp	r7, #0
 8004db8:	f000 8099 	beq.w	8004eee <UART_RxISR_16BIT_FIFOEN+0x17a>
 8004dbc:	f015 0f20 	tst.w	r5, #32
 8004dc0:	f000 8095 	beq.w	8004eee <UART_RxISR_16BIT_FIFOEN+0x17a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004dc8:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8004dca:	4033      	ands	r3, r6
 8004dcc:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8004dce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dd0:	3302      	adds	r3, #2
 8004dd2:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8004dd4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004de2:	6823      	ldr	r3, [r4, #0]
 8004de4:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004de6:	f015 0f07 	tst.w	r5, #7
 8004dea:	d0df      	beq.n	8004dac <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004dec:	f015 0f01 	tst.w	r5, #1
 8004df0:	d009      	beq.n	8004e06 <UART_RxISR_16BIT_FIFOEN+0x92>
 8004df2:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004df6:	d006      	beq.n	8004e06 <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004df8:	2201      	movs	r2, #1
 8004dfa:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004dfc:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004e00:	4313      	orrs	r3, r2
 8004e02:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e06:	f015 0f02 	tst.w	r5, #2
 8004e0a:	d00b      	beq.n	8004e24 <UART_RxISR_16BIT_FIFOEN+0xb0>
 8004e0c:	f018 0f01 	tst.w	r8, #1
 8004e10:	d008      	beq.n	8004e24 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	2202      	movs	r2, #2
 8004e16:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e18:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004e1c:	f043 0304 	orr.w	r3, r3, #4
 8004e20:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e24:	f015 0f04 	tst.w	r5, #4
 8004e28:	d0bc      	beq.n	8004da4 <UART_RxISR_16BIT_FIFOEN+0x30>
 8004e2a:	f018 0f01 	tst.w	r8, #1
 8004e2e:	d0b9      	beq.n	8004da4 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e30:	6823      	ldr	r3, [r4, #0]
 8004e32:	2204      	movs	r2, #4
 8004e34:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e36:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004e3a:	f043 0302 	orr.w	r3, r3, #2
 8004e3e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8004e42:	e7af      	b.n	8004da4 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8004e44:	4620      	mov	r0, r4
 8004e46:	f7ff fbf9 	bl	800463c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8004e50:	e7ac      	b.n	8004dac <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e52:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e54:	e852 3f00 	ldrex	r3, [r2]
 8004e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5c:	e842 3100 	strex	r1, r3, [r2]
 8004e60:	2900      	cmp	r1, #0
 8004e62:	d1f6      	bne.n	8004e52 <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e64:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e66:	f102 0308 	add.w	r3, r2, #8
 8004e6a:	e853 3f00 	ldrex	r3, [r3]
 8004e6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e72:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e76:	3208      	adds	r2, #8
 8004e78:	e842 3100 	strex	r1, r3, [r2]
 8004e7c:	2900      	cmp	r1, #0
 8004e7e:	d1f1      	bne.n	8004e64 <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 8004e80:	2320      	movs	r3, #32
 8004e82:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 8004e86:	2300      	movs	r3, #0
 8004e88:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e8a:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	4a29      	ldr	r2, [pc, #164]	; (8004f34 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d003      	beq.n	8004e9c <UART_RxISR_16BIT_FIFOEN+0x128>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8004e9a:	d106      	bne.n	8004eaa <UART_RxISR_16BIT_FIFOEN+0x136>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e9c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d00d      	beq.n	8004ebe <UART_RxISR_16BIT_FIFOEN+0x14a>
          HAL_UART_RxCpltCallback(huart);
 8004ea2:	4620      	mov	r0, r4
 8004ea4:	f7fc fa5a 	bl	800135c <HAL_UART_RxCpltCallback>
 8004ea8:	e785      	b.n	8004db6 <UART_RxISR_16BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004eaa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eac:	e852 3f00 	ldrex	r3, [r2]
 8004eb0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb4:	e842 3100 	strex	r1, r3, [r2]
 8004eb8:	2900      	cmp	r1, #0
 8004eba:	d1f6      	bne.n	8004eaa <UART_RxISR_16BIT_FIFOEN+0x136>
 8004ebc:	e7ee      	b.n	8004e9c <UART_RxISR_16BIT_FIFOEN+0x128>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ec2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec4:	e852 3f00 	ldrex	r3, [r2]
 8004ec8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ecc:	e842 3100 	strex	r1, r3, [r2]
 8004ed0:	2900      	cmp	r1, #0
 8004ed2:	d1f6      	bne.n	8004ec2 <UART_RxISR_16BIT_FIFOEN+0x14e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ed4:	6823      	ldr	r3, [r4, #0]
 8004ed6:	69da      	ldr	r2, [r3, #28]
 8004ed8:	f012 0f10 	tst.w	r2, #16
 8004edc:	d001      	beq.n	8004ee2 <UART_RxISR_16BIT_FIFOEN+0x16e>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ede:	2210      	movs	r2, #16
 8004ee0:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ee2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8004ee6:	4620      	mov	r0, r4
 8004ee8:	f7ff fbdf 	bl	80046aa <HAL_UARTEx_RxEventCallback>
 8004eec:	e763      	b.n	8004db6 <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8004eee:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004ef2:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f43f af4f 	beq.w	8004d98 <UART_RxISR_16BIT_FIFOEN+0x24>
 8004efa:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8004efe:	429a      	cmp	r2, r3
 8004f00:	f67f af4a 	bls.w	8004d98 <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004f04:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f06:	f102 0308 	add.w	r3, r2, #8
 8004f0a:	e853 3f00 	ldrex	r3, [r3]
 8004f0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f12:	3208      	adds	r2, #8
 8004f14:	e842 3100 	strex	r1, r3, [r2]
 8004f18:	2900      	cmp	r1, #0
 8004f1a:	d1f3      	bne.n	8004f04 <UART_RxISR_16BIT_FIFOEN+0x190>
      huart->RxISR = UART_RxISR_16BIT;
 8004f1c:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8004f1e:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004f20:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f22:	e852 3f00 	ldrex	r3, [r2]
 8004f26:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2a:	e842 3100 	strex	r1, r3, [r2]
 8004f2e:	2900      	cmp	r1, #0
 8004f30:	d1f6      	bne.n	8004f20 <UART_RxISR_16BIT_FIFOEN+0x1ac>
 8004f32:	e731      	b.n	8004d98 <UART_RxISR_16BIT_FIFOEN+0x24>
 8004f34:	40008000 	.word	0x40008000
 8004f38:	08004ad1 	.word	0x08004ad1

08004f3c <UART_SetConfig>:
{
 8004f3c:	b570      	push	{r4, r5, r6, lr}
 8004f3e:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f40:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f42:	6883      	ldr	r3, [r0, #8]
 8004f44:	6902      	ldr	r2, [r0, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	6942      	ldr	r2, [r0, #20]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	69c2      	ldr	r2, [r0, #28]
 8004f4e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f50:	6808      	ldr	r0, [r1, #0]
 8004f52:	4a9d      	ldr	r2, [pc, #628]	; (80051c8 <UART_SetConfig+0x28c>)
 8004f54:	4002      	ands	r2, r0
 8004f56:	431a      	orrs	r2, r3
 8004f58:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f5a:	6822      	ldr	r2, [r4, #0]
 8004f5c:	6853      	ldr	r3, [r2, #4]
 8004f5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004f62:	68e1      	ldr	r1, [r4, #12]
 8004f64:	430b      	orrs	r3, r1
 8004f66:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f68:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f6a:	6822      	ldr	r2, [r4, #0]
 8004f6c:	4b97      	ldr	r3, [pc, #604]	; (80051cc <UART_SetConfig+0x290>)
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d001      	beq.n	8004f76 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8004f72:	6a23      	ldr	r3, [r4, #32]
 8004f74:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f76:	6893      	ldr	r3, [r2, #8]
 8004f78:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004f7c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004f80:	430b      	orrs	r3, r1
 8004f82:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004f84:	6822      	ldr	r2, [r4, #0]
 8004f86:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004f88:	f023 030f 	bic.w	r3, r3, #15
 8004f8c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004f8e:	430b      	orrs	r3, r1
 8004f90:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	4a8e      	ldr	r2, [pc, #568]	; (80051d0 <UART_SetConfig+0x294>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d01c      	beq.n	8004fd4 <UART_SetConfig+0x98>
 8004f9a:	4a8e      	ldr	r2, [pc, #568]	; (80051d4 <UART_SetConfig+0x298>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d031      	beq.n	8005004 <UART_SetConfig+0xc8>
 8004fa0:	4a8a      	ldr	r2, [pc, #552]	; (80051cc <UART_SetConfig+0x290>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d04b      	beq.n	800503e <UART_SetConfig+0x102>
 8004fa6:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fa8:	4988      	ldr	r1, [pc, #544]	; (80051cc <UART_SetConfig+0x290>)
 8004faa:	428b      	cmp	r3, r1
 8004fac:	d068      	beq.n	8005080 <UART_SetConfig+0x144>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fae:	69e0      	ldr	r0, [r4, #28]
 8004fb0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004fb4:	f000 80a5 	beq.w	8005102 <UART_SetConfig+0x1c6>
    switch (clocksource)
 8004fb8:	2a08      	cmp	r2, #8
 8004fba:	f200 811f 	bhi.w	80051fc <UART_SetConfig+0x2c0>
 8004fbe:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004fc2:	00d3      	.short	0x00d3
 8004fc4:	00d100f5 	.word	0x00d100f5
 8004fc8:	00f8011d 	.word	0x00f8011d
 8004fcc:	011d011d 	.word	0x011d011d
 8004fd0:	00fb011d 	.word	0x00fb011d
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004fd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004fd8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004fdc:	f002 0203 	and.w	r2, r2, #3
 8004fe0:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fe4:	f5a2 3240 	sub.w	r2, r2, #196608	; 0x30000
 8004fe8:	2a03      	cmp	r2, #3
 8004fea:	d809      	bhi.n	8005000 <UART_SetConfig+0xc4>
 8004fec:	e8df f002 	tbb	[pc, r2]
 8004ff0:	063c0402 	.word	0x063c0402
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	e7d7      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8004ff8:	2204      	movs	r2, #4
 8004ffa:	e7d5      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8004ffc:	2208      	movs	r2, #8
 8004ffe:	e7d3      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8005000:	2210      	movs	r2, #16
 8005002:	e7d1      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8005004:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005008:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800500c:	f002 020c 	and.w	r2, r2, #12
 8005010:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 8005014:	f5a2 2240 	sub.w	r2, r2, #786432	; 0xc0000
 8005018:	2a0c      	cmp	r2, #12
 800501a:	d80e      	bhi.n	800503a <UART_SetConfig+0xfe>
 800501c:	e8df f002 	tbb	[pc, r2]
 8005020:	0d0d0d07 	.word	0x0d0d0d07
 8005024:	0d0d0d09 	.word	0x0d0d0d09
 8005028:	0d0d0d26 	.word	0x0d0d0d26
 800502c:	0b          	.byte	0x0b
 800502d:	00          	.byte	0x00
 800502e:	2200      	movs	r2, #0
 8005030:	e7ba      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8005032:	2204      	movs	r2, #4
 8005034:	e7b8      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8005036:	2208      	movs	r2, #8
 8005038:	e7b6      	b.n	8004fa8 <UART_SetConfig+0x6c>
 800503a:	2210      	movs	r2, #16
 800503c:	e7b4      	b.n	8004fa8 <UART_SetConfig+0x6c>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800503e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005042:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005046:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800504a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800504e:	d00f      	beq.n	8005070 <UART_SetConfig+0x134>
 8005050:	d805      	bhi.n	800505e <UART_SetConfig+0x122>
 8005052:	b17a      	cbz	r2, 8005074 <UART_SetConfig+0x138>
 8005054:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005058:	d10e      	bne.n	8005078 <UART_SetConfig+0x13c>
 800505a:	2204      	movs	r2, #4
 800505c:	e7a4      	b.n	8004fa8 <UART_SetConfig+0x6c>
 800505e:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8005062:	d10b      	bne.n	800507c <UART_SetConfig+0x140>
 8005064:	2208      	movs	r2, #8
 8005066:	e79f      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8005068:	2202      	movs	r2, #2
 800506a:	e79d      	b.n	8004fa8 <UART_SetConfig+0x6c>
 800506c:	2202      	movs	r2, #2
 800506e:	e79b      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8005070:	2202      	movs	r2, #2
 8005072:	e799      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8005074:	2200      	movs	r2, #0
 8005076:	e797      	b.n	8004fa8 <UART_SetConfig+0x6c>
 8005078:	2210      	movs	r2, #16
 800507a:	e795      	b.n	8004fa8 <UART_SetConfig+0x6c>
 800507c:	2210      	movs	r2, #16
 800507e:	e793      	b.n	8004fa8 <UART_SetConfig+0x6c>
    switch (clocksource)
 8005080:	2a08      	cmp	r2, #8
 8005082:	f200 809c 	bhi.w	80051be <UART_SetConfig+0x282>
 8005086:	e8df f002 	tbb	[pc, r2]
 800508a:	9a08      	.short	0x9a08
 800508c:	9a379a3a 	.word	0x9a379a3a
 8005090:	9a9a      	.short	0x9a9a
 8005092:	05          	.byte	0x05
 8005093:	00          	.byte	0x00
 8005094:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005098:	e004      	b.n	80050a4 <UART_SetConfig+0x168>
        pclk = HAL_RCC_GetPCLK1Freq();
 800509a:	f7fe faab 	bl	80035f4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800509e:	2800      	cmp	r0, #0
 80050a0:	f000 808f 	beq.w	80051c2 <UART_SetConfig+0x286>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80050a4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80050a6:	4b4c      	ldr	r3, [pc, #304]	; (80051d8 <UART_SetConfig+0x29c>)
 80050a8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80050ac:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050b0:	6865      	ldr	r5, [r4, #4]
 80050b2:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80050b6:	4299      	cmp	r1, r3
 80050b8:	f200 8094 	bhi.w	80051e4 <UART_SetConfig+0x2a8>
 80050bc:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80050c0:	f200 8092 	bhi.w	80051e8 <UART_SetConfig+0x2ac>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050c4:	2600      	movs	r6, #0
 80050c6:	4633      	mov	r3, r6
 80050c8:	4631      	mov	r1, r6
 80050ca:	f7fb fa45 	bl	8000558 <__aeabi_uldivmod>
 80050ce:	0209      	lsls	r1, r1, #8
 80050d0:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80050d4:	0200      	lsls	r0, r0, #8
 80050d6:	086b      	lsrs	r3, r5, #1
 80050d8:	18c0      	adds	r0, r0, r3
 80050da:	462a      	mov	r2, r5
 80050dc:	4633      	mov	r3, r6
 80050de:	f141 0100 	adc.w	r1, r1, #0
 80050e2:	f7fb fa39 	bl	8000558 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80050e6:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80050ea:	4b3c      	ldr	r3, [pc, #240]	; (80051dc <UART_SetConfig+0x2a0>)
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d87d      	bhi.n	80051ec <UART_SetConfig+0x2b0>
          huart->Instance->BRR = usartdiv;
 80050f0:	6823      	ldr	r3, [r4, #0]
 80050f2:	60d8      	str	r0, [r3, #12]
 80050f4:	4630      	mov	r0, r6
 80050f6:	e050      	b.n	800519a <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetSysClockFreq();
 80050f8:	f7fd fd7e 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
        break;
 80050fc:	e7cf      	b.n	800509e <UART_SetConfig+0x162>
        pclk = (uint32_t) HSI_VALUE;
 80050fe:	4838      	ldr	r0, [pc, #224]	; (80051e0 <UART_SetConfig+0x2a4>)
 8005100:	e7d0      	b.n	80050a4 <UART_SetConfig+0x168>
    switch (clocksource)
 8005102:	2a08      	cmp	r2, #8
 8005104:	d874      	bhi.n	80051f0 <UART_SetConfig+0x2b4>
 8005106:	e8df f002 	tbb	[pc, r2]
 800510a:	2707      	.short	0x2707
 800510c:	732a7305 	.word	0x732a7305
 8005110:	7373      	.short	0x7373
 8005112:	0b          	.byte	0x0b
 8005113:	00          	.byte	0x00
 8005114:	4832      	ldr	r0, [pc, #200]	; (80051e0 <UART_SetConfig+0x2a4>)
 8005116:	e003      	b.n	8005120 <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005118:	f7fe fa6c 	bl	80035f4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800511c:	2800      	cmp	r0, #0
 800511e:	d069      	beq.n	80051f4 <UART_SetConfig+0x2b8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005120:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005122:	4b2d      	ldr	r3, [pc, #180]	; (80051d8 <UART_SetConfig+0x29c>)
 8005124:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005128:	fbb0 f0f3 	udiv	r0, r0, r3
 800512c:	6862      	ldr	r2, [r4, #4]
 800512e:	0853      	lsrs	r3, r2, #1
 8005130:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8005134:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005138:	f1a3 0110 	sub.w	r1, r3, #16
 800513c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005140:	4291      	cmp	r1, r2
 8005142:	d859      	bhi.n	80051f8 <UART_SetConfig+0x2bc>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005144:	b29a      	uxth	r2, r3
 8005146:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800514a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800514e:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8005150:	6822      	ldr	r2, [r4, #0]
 8005152:	60d3      	str	r3, [r2, #12]
 8005154:	2000      	movs	r0, #0
 8005156:	e020      	b.n	800519a <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005158:	f7fe fa5c 	bl	8003614 <HAL_RCC_GetPCLK2Freq>
        break;
 800515c:	e7de      	b.n	800511c <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetSysClockFreq();
 800515e:	f7fd fd4b 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
        break;
 8005162:	e7db      	b.n	800511c <UART_SetConfig+0x1e0>
    switch (clocksource)
 8005164:	481e      	ldr	r0, [pc, #120]	; (80051e0 <UART_SetConfig+0x2a4>)
 8005166:	e003      	b.n	8005170 <UART_SetConfig+0x234>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005168:	f7fe fa44 	bl	80035f4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800516c:	2800      	cmp	r0, #0
 800516e:	d047      	beq.n	8005200 <UART_SetConfig+0x2c4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005170:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005172:	4b19      	ldr	r3, [pc, #100]	; (80051d8 <UART_SetConfig+0x29c>)
 8005174:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005178:	fbb0 f0f3 	udiv	r0, r0, r3
 800517c:	6863      	ldr	r3, [r4, #4]
 800517e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005182:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005186:	f1a0 0210 	sub.w	r2, r0, #16
 800518a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800518e:	429a      	cmp	r2, r3
 8005190:	d838      	bhi.n	8005204 <UART_SetConfig+0x2c8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005192:	6823      	ldr	r3, [r4, #0]
 8005194:	b280      	uxth	r0, r0
 8005196:	60d8      	str	r0, [r3, #12]
 8005198:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 800519a:	2301      	movs	r3, #1
 800519c:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80051a0:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80051a4:	2300      	movs	r3, #0
 80051a6:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 80051a8:	67a3      	str	r3, [r4, #120]	; 0x78
}
 80051aa:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 80051ac:	f7fe fa32 	bl	8003614 <HAL_RCC_GetPCLK2Freq>
        break;
 80051b0:	e7dc      	b.n	800516c <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetSysClockFreq();
 80051b2:	f7fd fd21 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
        break;
 80051b6:	e7d9      	b.n	800516c <UART_SetConfig+0x230>
        pclk = (uint32_t) LSE_VALUE;
 80051b8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80051bc:	e7d8      	b.n	8005170 <UART_SetConfig+0x234>
    switch (clocksource)
 80051be:	2001      	movs	r0, #1
 80051c0:	e7eb      	b.n	800519a <UART_SetConfig+0x25e>
 80051c2:	2000      	movs	r0, #0
 80051c4:	e7e9      	b.n	800519a <UART_SetConfig+0x25e>
 80051c6:	bf00      	nop
 80051c8:	cfff69f3 	.word	0xcfff69f3
 80051cc:	40008000 	.word	0x40008000
 80051d0:	40013800 	.word	0x40013800
 80051d4:	40004400 	.word	0x40004400
 80051d8:	08008e08 	.word	0x08008e08
 80051dc:	000ffcff 	.word	0x000ffcff
 80051e0:	00f42400 	.word	0x00f42400
        ret = HAL_ERROR;
 80051e4:	2001      	movs	r0, #1
 80051e6:	e7d8      	b.n	800519a <UART_SetConfig+0x25e>
 80051e8:	2001      	movs	r0, #1
 80051ea:	e7d6      	b.n	800519a <UART_SetConfig+0x25e>
          ret = HAL_ERROR;
 80051ec:	2001      	movs	r0, #1
 80051ee:	e7d4      	b.n	800519a <UART_SetConfig+0x25e>
    switch (clocksource)
 80051f0:	2001      	movs	r0, #1
 80051f2:	e7d2      	b.n	800519a <UART_SetConfig+0x25e>
 80051f4:	2000      	movs	r0, #0
 80051f6:	e7d0      	b.n	800519a <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 80051f8:	2001      	movs	r0, #1
 80051fa:	e7ce      	b.n	800519a <UART_SetConfig+0x25e>
    switch (clocksource)
 80051fc:	2001      	movs	r0, #1
 80051fe:	e7cc      	b.n	800519a <UART_SetConfig+0x25e>
 8005200:	2000      	movs	r0, #0
 8005202:	e7ca      	b.n	800519a <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8005204:	2001      	movs	r0, #1
 8005206:	e7c8      	b.n	800519a <UART_SetConfig+0x25e>

08005208 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005208:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800520a:	f013 0f01 	tst.w	r3, #1
 800520e:	d006      	beq.n	800521e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005210:	6802      	ldr	r2, [r0, #0]
 8005212:	6853      	ldr	r3, [r2, #4]
 8005214:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005218:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800521a:	430b      	orrs	r3, r1
 800521c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800521e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005220:	f013 0f02 	tst.w	r3, #2
 8005224:	d006      	beq.n	8005234 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005226:	6802      	ldr	r2, [r0, #0]
 8005228:	6853      	ldr	r3, [r2, #4]
 800522a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800522e:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8005230:	430b      	orrs	r3, r1
 8005232:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005234:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005236:	f013 0f04 	tst.w	r3, #4
 800523a:	d006      	beq.n	800524a <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800523c:	6802      	ldr	r2, [r0, #0]
 800523e:	6853      	ldr	r3, [r2, #4]
 8005240:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005244:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8005246:	430b      	orrs	r3, r1
 8005248:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800524a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800524c:	f013 0f08 	tst.w	r3, #8
 8005250:	d006      	beq.n	8005260 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005252:	6802      	ldr	r2, [r0, #0]
 8005254:	6853      	ldr	r3, [r2, #4]
 8005256:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800525a:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800525c:	430b      	orrs	r3, r1
 800525e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005260:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005262:	f013 0f10 	tst.w	r3, #16
 8005266:	d006      	beq.n	8005276 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005268:	6802      	ldr	r2, [r0, #0]
 800526a:	6893      	ldr	r3, [r2, #8]
 800526c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005270:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8005272:	430b      	orrs	r3, r1
 8005274:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005276:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005278:	f013 0f20 	tst.w	r3, #32
 800527c:	d006      	beq.n	800528c <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800527e:	6802      	ldr	r2, [r0, #0]
 8005280:	6893      	ldr	r3, [r2, #8]
 8005282:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005286:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005288:	430b      	orrs	r3, r1
 800528a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800528c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800528e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005292:	d00a      	beq.n	80052aa <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005294:	6802      	ldr	r2, [r0, #0]
 8005296:	6853      	ldr	r3, [r2, #4]
 8005298:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800529c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800529e:	430b      	orrs	r3, r1
 80052a0:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052a2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80052a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052a8:	d00b      	beq.n	80052c2 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052aa:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80052ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 80052b0:	d006      	beq.n	80052c0 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052b2:	6802      	ldr	r2, [r0, #0]
 80052b4:	6853      	ldr	r3, [r2, #4]
 80052b6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80052ba:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80052bc:	430b      	orrs	r3, r1
 80052be:	6053      	str	r3, [r2, #4]
}
 80052c0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052c2:	6802      	ldr	r2, [r0, #0]
 80052c4:	6853      	ldr	r3, [r2, #4]
 80052c6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80052ca:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80052cc:	430b      	orrs	r3, r1
 80052ce:	6053      	str	r3, [r2, #4]
 80052d0:	e7eb      	b.n	80052aa <UART_AdvFeatureConfig+0xa2>

080052d2 <UART_WaitOnFlagUntilTimeout>:
{
 80052d2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052d6:	4605      	mov	r5, r0
 80052d8:	460f      	mov	r7, r1
 80052da:	4616      	mov	r6, r2
 80052dc:	4699      	mov	r9, r3
 80052de:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052e2:	682b      	ldr	r3, [r5, #0]
 80052e4:	69dc      	ldr	r4, [r3, #28]
 80052e6:	ea37 0404 	bics.w	r4, r7, r4
 80052ea:	bf0c      	ite	eq
 80052ec:	2401      	moveq	r4, #1
 80052ee:	2400      	movne	r4, #0
 80052f0:	42b4      	cmp	r4, r6
 80052f2:	d157      	bne.n	80053a4 <UART_WaitOnFlagUntilTimeout+0xd2>
    if (Timeout != HAL_MAX_DELAY)
 80052f4:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80052f8:	d0f3      	beq.n	80052e2 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052fa:	f7fb fd51 	bl	8000da0 <HAL_GetTick>
 80052fe:	eba0 0009 	sub.w	r0, r0, r9
 8005302:	4540      	cmp	r0, r8
 8005304:	d82f      	bhi.n	8005366 <UART_WaitOnFlagUntilTimeout+0x94>
 8005306:	f1b8 0f00 	cmp.w	r8, #0
 800530a:	d02c      	beq.n	8005366 <UART_WaitOnFlagUntilTimeout+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800530c:	682b      	ldr	r3, [r5, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	f012 0f04 	tst.w	r2, #4
 8005314:	d0e5      	beq.n	80052e2 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005316:	69da      	ldr	r2, [r3, #28]
 8005318:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800531c:	d0e1      	beq.n	80052e2 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800531e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005322:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005324:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005326:	e852 3f00 	ldrex	r3, [r2]
 800532a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800532e:	e842 3100 	strex	r1, r3, [r2]
 8005332:	2900      	cmp	r1, #0
 8005334:	d1f6      	bne.n	8005324 <UART_WaitOnFlagUntilTimeout+0x52>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005336:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005338:	f102 0308 	add.w	r3, r2, #8
 800533c:	e853 3f00 	ldrex	r3, [r3]
 8005340:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005344:	3208      	adds	r2, #8
 8005346:	e842 3100 	strex	r1, r3, [r2]
 800534a:	2900      	cmp	r1, #0
 800534c:	d1f3      	bne.n	8005336 <UART_WaitOnFlagUntilTimeout+0x64>
          huart->gState = HAL_UART_STATE_READY;
 800534e:	2320      	movs	r3, #32
 8005350:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8005354:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005358:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 800535c:	2300      	movs	r3, #0
 800535e:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_TIMEOUT;
 8005362:	2003      	movs	r0, #3
 8005364:	e01f      	b.n	80053a6 <UART_WaitOnFlagUntilTimeout+0xd4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005366:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005368:	e852 3f00 	ldrex	r3, [r2]
 800536c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005370:	e842 3100 	strex	r1, r3, [r2]
 8005374:	2900      	cmp	r1, #0
 8005376:	d1f6      	bne.n	8005366 <UART_WaitOnFlagUntilTimeout+0x94>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005378:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537a:	f102 0308 	add.w	r3, r2, #8
 800537e:	e853 3f00 	ldrex	r3, [r3]
 8005382:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005386:	3208      	adds	r2, #8
 8005388:	e842 3100 	strex	r1, r3, [r2]
 800538c:	2900      	cmp	r1, #0
 800538e:	d1f3      	bne.n	8005378 <UART_WaitOnFlagUntilTimeout+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 8005390:	2320      	movs	r3, #32
 8005392:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8005396:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
        __HAL_UNLOCK(huart);
 800539a:	2300      	movs	r3, #0
 800539c:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
        return HAL_TIMEOUT;
 80053a0:	2003      	movs	r0, #3
 80053a2:	e000      	b.n	80053a6 <UART_WaitOnFlagUntilTimeout+0xd4>
  return HAL_OK;
 80053a4:	2000      	movs	r0, #0
}
 80053a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080053aa <UART_CheckIdleState>:
{
 80053aa:	b530      	push	{r4, r5, lr}
 80053ac:	b083      	sub	sp, #12
 80053ae:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053b0:	2300      	movs	r3, #0
 80053b2:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 80053b6:	f7fb fcf3 	bl	8000da0 <HAL_GetTick>
 80053ba:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053bc:	6822      	ldr	r2, [r4, #0]
 80053be:	6812      	ldr	r2, [r2, #0]
 80053c0:	f012 0f08 	tst.w	r2, #8
 80053c4:	d110      	bne.n	80053e8 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053c6:	6823      	ldr	r3, [r4, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f013 0f04 	tst.w	r3, #4
 80053ce:	d119      	bne.n	8005404 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 80053d0:	2320      	movs	r3, #32
 80053d2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80053d6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053da:	2000      	movs	r0, #0
 80053dc:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053de:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 80053e0:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 80053e4:	b003      	add	sp, #12
 80053e6:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	4603      	mov	r3, r0
 80053f0:	2200      	movs	r2, #0
 80053f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80053f6:	4620      	mov	r0, r4
 80053f8:	f7ff ff6b 	bl	80052d2 <UART_WaitOnFlagUntilTimeout>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	d0e2      	beq.n	80053c6 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8005400:	2003      	movs	r0, #3
 8005402:	e7ef      	b.n	80053e4 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005404:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	462b      	mov	r3, r5
 800540c:	2200      	movs	r2, #0
 800540e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005412:	4620      	mov	r0, r4
 8005414:	f7ff ff5d 	bl	80052d2 <UART_WaitOnFlagUntilTimeout>
 8005418:	2800      	cmp	r0, #0
 800541a:	d0d9      	beq.n	80053d0 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 800541c:	2003      	movs	r0, #3
 800541e:	e7e1      	b.n	80053e4 <UART_CheckIdleState+0x3a>

08005420 <HAL_UART_Init>:
  if (huart == NULL)
 8005420:	b378      	cbz	r0, 8005482 <HAL_UART_Init+0x62>
{
 8005422:	b510      	push	{r4, lr}
 8005424:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005426:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800542a:	b30b      	cbz	r3, 8005470 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800542c:	2324      	movs	r3, #36	; 0x24
 800542e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8005432:	6822      	ldr	r2, [r4, #0]
 8005434:	6813      	ldr	r3, [r2, #0]
 8005436:	f023 0301 	bic.w	r3, r3, #1
 800543a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800543c:	4620      	mov	r0, r4
 800543e:	f7ff fd7d 	bl	8004f3c <UART_SetConfig>
 8005442:	2801      	cmp	r0, #1
 8005444:	d013      	beq.n	800546e <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005446:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005448:	b9bb      	cbnz	r3, 800547a <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800544a:	6822      	ldr	r2, [r4, #0]
 800544c:	6853      	ldr	r3, [r2, #4]
 800544e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005452:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005454:	6822      	ldr	r2, [r4, #0]
 8005456:	6893      	ldr	r3, [r2, #8]
 8005458:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800545c:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800545e:	6822      	ldr	r2, [r4, #0]
 8005460:	6813      	ldr	r3, [r2, #0]
 8005462:	f043 0301 	orr.w	r3, r3, #1
 8005466:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8005468:	4620      	mov	r0, r4
 800546a:	f7ff ff9e 	bl	80053aa <UART_CheckIdleState>
}
 800546e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8005470:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 8005474:	f7fb fe5e 	bl	8001134 <HAL_UART_MspInit>
 8005478:	e7d8      	b.n	800542c <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800547a:	4620      	mov	r0, r4
 800547c:	f7ff fec4 	bl	8005208 <UART_AdvFeatureConfig>
 8005480:	e7e3      	b.n	800544a <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8005482:	2001      	movs	r0, #1
}
 8005484:	4770      	bx	lr
	...

08005488 <UART_Start_Receive_IT>:
{
 8005488:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 800548a:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize  = Size;
 800548c:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8005490:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8005494:	2300      	movs	r3, #0
 8005496:	6743      	str	r3, [r0, #116]	; 0x74
  UART_MASK_COMPUTATION(huart);
 8005498:	6883      	ldr	r3, [r0, #8]
 800549a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800549e:	d006      	beq.n	80054ae <UART_Start_Receive_IT+0x26>
 80054a0:	b9a3      	cbnz	r3, 80054cc <UART_Start_Receive_IT+0x44>
 80054a2:	6903      	ldr	r3, [r0, #16]
 80054a4:	b973      	cbnz	r3, 80054c4 <UART_Start_Receive_IT+0x3c>
 80054a6:	23ff      	movs	r3, #255	; 0xff
 80054a8:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80054ac:	e014      	b.n	80054d8 <UART_Start_Receive_IT+0x50>
 80054ae:	6903      	ldr	r3, [r0, #16]
 80054b0:	b923      	cbnz	r3, 80054bc <UART_Start_Receive_IT+0x34>
 80054b2:	f240 13ff 	movw	r3, #511	; 0x1ff
 80054b6:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80054ba:	e00d      	b.n	80054d8 <UART_Start_Receive_IT+0x50>
 80054bc:	23ff      	movs	r3, #255	; 0xff
 80054be:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80054c2:	e009      	b.n	80054d8 <UART_Start_Receive_IT+0x50>
 80054c4:	237f      	movs	r3, #127	; 0x7f
 80054c6:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80054ca:	e005      	b.n	80054d8 <UART_Start_Receive_IT+0x50>
 80054cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054d0:	d02d      	beq.n	800552e <UART_Start_Receive_IT+0xa6>
 80054d2:	2300      	movs	r3, #0
 80054d4:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d8:	2300      	movs	r3, #0
 80054da:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80054de:	2322      	movs	r3, #34	; 0x22
 80054e0:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e4:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e6:	f101 0308 	add.w	r3, r1, #8
 80054ea:	e853 3f00 	ldrex	r3, [r3]
 80054ee:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f2:	3108      	adds	r1, #8
 80054f4:	e841 3400 	strex	r4, r3, [r1]
 80054f8:	2c00      	cmp	r4, #0
 80054fa:	d1f3      	bne.n	80054e4 <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80054fc:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80054fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005502:	d01e      	beq.n	8005542 <UART_Start_Receive_IT+0xba>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005504:	6883      	ldr	r3, [r0, #8]
 8005506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800550a:	d042      	beq.n	8005592 <UART_Start_Receive_IT+0x10a>
      huart->RxISR = UART_RxISR_8BIT;
 800550c:	4b29      	ldr	r3, [pc, #164]	; (80055b4 <UART_Start_Receive_IT+0x12c>)
 800550e:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005510:	6903      	ldr	r3, [r0, #16]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d043      	beq.n	800559e <UART_Start_Receive_IT+0x116>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005516:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005518:	e852 3f00 	ldrex	r3, [r2]
 800551c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005520:	e842 3100 	strex	r1, r3, [r2]
 8005524:	2900      	cmp	r1, #0
 8005526:	d1f6      	bne.n	8005516 <UART_Start_Receive_IT+0x8e>
}
 8005528:	2000      	movs	r0, #0
 800552a:	bc10      	pop	{r4}
 800552c:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 800552e:	6903      	ldr	r3, [r0, #16]
 8005530:	b91b      	cbnz	r3, 800553a <UART_Start_Receive_IT+0xb2>
 8005532:	237f      	movs	r3, #127	; 0x7f
 8005534:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8005538:	e7ce      	b.n	80054d8 <UART_Start_Receive_IT+0x50>
 800553a:	233f      	movs	r3, #63	; 0x3f
 800553c:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8005540:	e7ca      	b.n	80054d8 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005542:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8005546:	4293      	cmp	r3, r2
 8005548:	d8dc      	bhi.n	8005504 <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800554a:	6883      	ldr	r3, [r0, #8]
 800554c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005550:	d019      	beq.n	8005586 <UART_Start_Receive_IT+0xfe>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005552:	4b19      	ldr	r3, [pc, #100]	; (80055b8 <UART_Start_Receive_IT+0x130>)
 8005554:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005556:	6903      	ldr	r3, [r0, #16]
 8005558:	b143      	cbz	r3, 800556c <UART_Start_Receive_IT+0xe4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800555a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555c:	e852 3f00 	ldrex	r3, [r2]
 8005560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005564:	e842 3100 	strex	r1, r3, [r2]
 8005568:	2900      	cmp	r1, #0
 800556a:	d1f6      	bne.n	800555a <UART_Start_Receive_IT+0xd2>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800556c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556e:	f102 0308 	add.w	r3, r2, #8
 8005572:	e853 3f00 	ldrex	r3, [r3]
 8005576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557a:	3208      	adds	r2, #8
 800557c:	e842 3100 	strex	r1, r3, [r2]
 8005580:	2900      	cmp	r1, #0
 8005582:	d1f3      	bne.n	800556c <UART_Start_Receive_IT+0xe4>
 8005584:	e7d0      	b.n	8005528 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005586:	6903      	ldr	r3, [r0, #16]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1e2      	bne.n	8005552 <UART_Start_Receive_IT+0xca>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800558c:	4b0b      	ldr	r3, [pc, #44]	; (80055bc <UART_Start_Receive_IT+0x134>)
 800558e:	6743      	str	r3, [r0, #116]	; 0x74
 8005590:	e7e1      	b.n	8005556 <UART_Start_Receive_IT+0xce>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005592:	6903      	ldr	r3, [r0, #16]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1b9      	bne.n	800550c <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 8005598:	4b09      	ldr	r3, [pc, #36]	; (80055c0 <UART_Start_Receive_IT+0x138>)
 800559a:	6743      	str	r3, [r0, #116]	; 0x74
 800559c:	e7b8      	b.n	8005510 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800559e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a0:	e852 3f00 	ldrex	r3, [r2]
 80055a4:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a8:	e842 3100 	strex	r1, r3, [r2]
 80055ac:	2900      	cmp	r1, #0
 80055ae:	d1f6      	bne.n	800559e <UART_Start_Receive_IT+0x116>
 80055b0:	e7ba      	b.n	8005528 <UART_Start_Receive_IT+0xa0>
 80055b2:	bf00      	nop
 80055b4:	080049f5 	.word	0x080049f5
 80055b8:	08004ba9 	.word	0x08004ba9
 80055bc:	08004d75 	.word	0x08004d75
 80055c0:	08004ad1 	.word	0x08004ad1

080055c4 <HAL_UART_Receive_IT>:
{
 80055c4:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80055c6:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 80055ca:	2b20      	cmp	r3, #32
 80055cc:	d117      	bne.n	80055fe <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 80055ce:	b1c1      	cbz	r1, 8005602 <HAL_UART_Receive_IT+0x3e>
 80055d0:	b1ca      	cbz	r2, 8005606 <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d2:	2300      	movs	r3, #0
 80055d4:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80055d6:	6803      	ldr	r3, [r0, #0]
 80055d8:	4c0c      	ldr	r4, [pc, #48]	; (800560c <HAL_UART_Receive_IT+0x48>)
 80055da:	42a3      	cmp	r3, r4
 80055dc:	d00c      	beq.n	80055f8 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80055e4:	d008      	beq.n	80055f8 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80055e6:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e8:	e854 3f00 	ldrex	r3, [r4]
 80055ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f0:	e844 3500 	strex	r5, r3, [r4]
 80055f4:	2d00      	cmp	r5, #0
 80055f6:	d1f6      	bne.n	80055e6 <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 80055f8:	f7ff ff46 	bl	8005488 <UART_Start_Receive_IT>
 80055fc:	e000      	b.n	8005600 <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 80055fe:	2002      	movs	r0, #2
}
 8005600:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8005602:	2001      	movs	r0, #1
 8005604:	e7fc      	b.n	8005600 <HAL_UART_Receive_IT+0x3c>
 8005606:	2001      	movs	r0, #1
 8005608:	e7fa      	b.n	8005600 <HAL_UART_Receive_IT+0x3c>
 800560a:	bf00      	nop
 800560c:	40008000 	.word	0x40008000

08005610 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8005610:	b082      	sub	sp, #8
 8005612:	ab02      	add	r3, sp, #8
 8005614:	e903 0006 	stmdb	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8005618:	6802      	ldr	r2, [r0, #0]
 800561a:	6853      	ldr	r3, [r2, #4]
 800561c:	f023 0310 	bic.w	r3, r3, #16
 8005620:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8005624:	430b      	orrs	r3, r1
 8005626:	6053      	str	r3, [r2, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8005628:	6802      	ldr	r2, [r0, #0]
 800562a:	6853      	ldr	r3, [r2, #4]
 800562c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005630:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8005634:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005638:	6053      	str	r3, [r2, #4]
}
 800563a:	b002      	add	sp, #8
 800563c:	4770      	bx	lr
	...

08005640 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005640:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8005642:	b92b      	cbnz	r3, 8005650 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8005644:	2301      	movs	r3, #1
 8005646:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800564a:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 800564e:	4770      	bx	lr
{
 8005650:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005652:	6803      	ldr	r3, [r0, #0]
 8005654:	689a      	ldr	r2, [r3, #8]
 8005656:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800565a:	6899      	ldr	r1, [r3, #8]
 800565c:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800565e:	4d09      	ldr	r5, [pc, #36]	; (8005684 <UARTEx_SetNbDataToProcess+0x44>)
 8005660:	5c6b      	ldrb	r3, [r5, r1]
 8005662:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005664:	4c08      	ldr	r4, [pc, #32]	; (8005688 <UARTEx_SetNbDataToProcess+0x48>)
 8005666:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005668:	fb93 f3f1 	sdiv	r3, r3, r1
 800566c:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005670:	5cab      	ldrb	r3, [r5, r2]
 8005672:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005674:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005676:	fb93 f3f2 	sdiv	r3, r3, r2
 800567a:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 800567e:	bc30      	pop	{r4, r5}
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	08008e28 	.word	0x08008e28
 8005688:	08008e20 	.word	0x08008e20

0800568c <HAL_UARTEx_WakeupCallback>:
}
 800568c:	4770      	bx	lr

0800568e <HAL_UARTEx_RxFifoFullCallback>:
}
 800568e:	4770      	bx	lr

08005690 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8005690:	4770      	bx	lr

08005692 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 8005692:	b510      	push	{r4, lr}
 8005694:	b084      	sub	sp, #16
 8005696:	ab04      	add	r3, sp, #16
 8005698:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 800569c:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d035      	beq.n	8005710 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7e>
 80056a4:	4604      	mov	r4, r0
 80056a6:	2301      	movs	r3, #1
 80056a8:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80056ac:	2324      	movs	r3, #36	; 0x24
 80056ae:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 80056b2:	6802      	ldr	r2, [r0, #0]
 80056b4:	6813      	ldr	r3, [r2, #0]
 80056b6:	f023 0301 	bic.w	r3, r3, #1
 80056ba:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 80056bc:	6801      	ldr	r1, [r0, #0]
 80056be:	688b      	ldr	r3, [r1, #8]
 80056c0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80056c4:	9a02      	ldr	r2, [sp, #8]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	608b      	str	r3, [r1, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 80056ca:	b1aa      	cbz	r2, 80056f8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  __HAL_UART_ENABLE(huart);
 80056cc:	6822      	ldr	r2, [r4, #0]
 80056ce:	6813      	ldr	r3, [r2, #0]
 80056d0:	f043 0301 	orr.w	r3, r3, #1
 80056d4:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 80056d6:	f7fb fb63 	bl	8000da0 <HAL_GetTick>
 80056da:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056dc:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80056e0:	9200      	str	r2, [sp, #0]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80056e8:	4620      	mov	r0, r4
 80056ea:	f7ff fdf2 	bl	80052d2 <UART_WaitOnFlagUntilTimeout>
 80056ee:	b948      	cbnz	r0, 8005704 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x72>
    huart->gState = HAL_UART_STATE_READY;
 80056f0:	2320      	movs	r3, #32
 80056f2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80056f6:	e006      	b.n	8005706 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x74>
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 80056f8:	ab04      	add	r3, sp, #16
 80056fa:	e913 0006 	ldmdb	r3, {r1, r2}
 80056fe:	f7ff ff87 	bl	8005610 <UARTEx_Wakeup_AddressConfig>
 8005702:	e7e3      	b.n	80056cc <HAL_UARTEx_StopModeWakeUpSourceConfig+0x3a>
    status = HAL_TIMEOUT;
 8005704:	2003      	movs	r0, #3
  __HAL_UNLOCK(huart);
 8005706:	2300      	movs	r3, #0
 8005708:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 800570c:	b004      	add	sp, #16
 800570e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8005710:	2002      	movs	r0, #2
 8005712:	e7fb      	b.n	800570c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>

08005714 <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 8005714:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8005718:	2b01      	cmp	r3, #1
 800571a:	d010      	beq.n	800573e <HAL_UARTEx_EnableStopMode+0x2a>
 800571c:	2301      	movs	r3, #1
 800571e:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8005722:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005724:	e852 3f00 	ldrex	r3, [r2]
 8005728:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572c:	e842 3100 	strex	r1, r3, [r2]
 8005730:	2900      	cmp	r1, #0
 8005732:	d1f6      	bne.n	8005722 <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 8005734:	2300      	movs	r3, #0
 8005736:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 800573a:	4618      	mov	r0, r3
 800573c:	4770      	bx	lr
  __HAL_LOCK(huart);
 800573e:	2002      	movs	r0, #2
}
 8005740:	4770      	bx	lr

08005742 <HAL_UARTEx_EnableFifoMode>:
  __HAL_LOCK(huart);
 8005742:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8005746:	2b01      	cmp	r3, #1
 8005748:	d01d      	beq.n	8005786 <HAL_UARTEx_EnableFifoMode+0x44>
{
 800574a:	b510      	push	{r4, lr}
 800574c:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800574e:	2301      	movs	r3, #1
 8005750:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005754:	2324      	movs	r3, #36	; 0x24
 8005756:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800575a:	6802      	ldr	r2, [r0, #0]
 800575c:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800575e:	6811      	ldr	r1, [r2, #0]
 8005760:	f021 0101 	bic.w	r1, r1, #1
 8005764:	6011      	str	r1, [r2, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005766:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800576a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800576e:	6642      	str	r2, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005770:	6802      	ldr	r2, [r0, #0]
 8005772:	6013      	str	r3, [r2, #0]
  UARTEx_SetNbDataToProcess(huart);
 8005774:	f7ff ff64 	bl	8005640 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8005778:	2320      	movs	r3, #32
 800577a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800577e:	2000      	movs	r0, #0
 8005780:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8005784:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8005786:	2002      	movs	r0, #2
}
 8005788:	4770      	bx	lr

0800578a <HAL_UARTEx_SetTxFifoThreshold>:
{
 800578a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800578c:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8005790:	2b01      	cmp	r3, #1
 8005792:	d01d      	beq.n	80057d0 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8005794:	4604      	mov	r4, r0
 8005796:	2301      	movs	r3, #1
 8005798:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800579c:	2324      	movs	r3, #36	; 0x24
 800579e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057a2:	6803      	ldr	r3, [r0, #0]
 80057a4:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	f022 0201 	bic.w	r2, r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057ae:	6802      	ldr	r2, [r0, #0]
 80057b0:	6893      	ldr	r3, [r2, #8]
 80057b2:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80057b6:	4319      	orrs	r1, r3
 80057b8:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80057ba:	f7ff ff41 	bl	8005640 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057be:	6823      	ldr	r3, [r4, #0]
 80057c0:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80057c2:	2320      	movs	r3, #32
 80057c4:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 80057c8:	2000      	movs	r0, #0
 80057ca:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 80057ce:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80057d0:	2002      	movs	r0, #2
 80057d2:	e7fc      	b.n	80057ce <HAL_UARTEx_SetTxFifoThreshold+0x44>

080057d4 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80057d4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80057d6:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d01d      	beq.n	800581a <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80057de:	4604      	mov	r4, r0
 80057e0:	2301      	movs	r3, #1
 80057e2:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80057e6:	2324      	movs	r3, #36	; 0x24
 80057e8:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057ec:	6803      	ldr	r3, [r0, #0]
 80057ee:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	f022 0201 	bic.w	r2, r2, #1
 80057f6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80057f8:	6802      	ldr	r2, [r0, #0]
 80057fa:	6893      	ldr	r3, [r2, #8]
 80057fc:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8005800:	4319      	orrs	r1, r3
 8005802:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005804:	f7ff ff1c 	bl	8005640 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005808:	6823      	ldr	r3, [r4, #0]
 800580a:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800580c:	2320      	movs	r3, #32
 800580e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8005812:	2000      	movs	r0, #0
 8005814:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8005818:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800581a:	2002      	movs	r0, #2
 800581c:	e7fc      	b.n	8005818 <HAL_UARTEx_SetRxFifoThreshold+0x44>

0800581e <RadioCheckRfFrequency>:
}

static bool RadioCheckRfFrequency( uint32_t frequency )
{
    return true;
}
 800581e:	2001      	movs	r0, #1
 8005820:	4770      	bx	lr
	...

08005824 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 8005824:	280a      	cmp	r0, #10
 8005826:	d807      	bhi.n	8005838 <RadioGetLoRaBandwidthInHz+0x14>
 8005828:	e8df f000 	tbb	[pc, r0]
 800582c:	17110b20 	.word	0x17110b20
 8005830:	061e1c1a 	.word	0x061e1c1a
 8005834:	0e08      	.short	0x0e08
 8005836:	14          	.byte	0x14
 8005837:	00          	.byte	0x00
 8005838:	2000      	movs	r0, #0
 800583a:	4770      	bx	lr
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
        break;
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800583c:	f642 00b1 	movw	r0, #10417	; 0x28b1
        break;
 8005840:	4770      	bx	lr
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8005842:	f643 5009 	movw	r0, #15625	; 0x3d09
        break;
 8005846:	4770      	bx	lr
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8005848:	f245 1061 	movw	r0, #20833	; 0x5161
        break;
 800584c:	4770      	bx	lr
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 800584e:	f647 2012 	movw	r0, #31250	; 0x7a12
        break;
 8005852:	4770      	bx	lr
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8005854:	f24a 20c3 	movw	r0, #41667	; 0xa2c3
        break;
 8005858:	4770      	bx	lr
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 800585a:	f24f 4024 	movw	r0, #62500	; 0xf424
        break;
 800585e:	4770      	bx	lr
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8005860:	4804      	ldr	r0, [pc, #16]	; (8005874 <RadioGetLoRaBandwidthInHz+0x50>)
        break;
 8005862:	4770      	bx	lr
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8005864:	4804      	ldr	r0, [pc, #16]	; (8005878 <RadioGetLoRaBandwidthInHz+0x54>)
        break;
 8005866:	4770      	bx	lr
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8005868:	4804      	ldr	r0, [pc, #16]	; (800587c <RadioGetLoRaBandwidthInHz+0x58>)
        break;
 800586a:	4770      	bx	lr
        bandwidthInHz = 7812UL;
 800586c:	f641 6084 	movw	r0, #7812	; 0x1e84
    }

    return bandwidthInHz;
}
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	0001e848 	.word	0x0001e848
 8005878:	0003d090 	.word	0x0003d090
 800587c:	0007a120 	.word	0x0007a120

08005880 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8005880:	f89d 1004 	ldrb.w	r1, [sp, #4]
    return ( preambleLen << 3 ) +
 8005884:	00d2      	lsls	r2, r2, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8005886:	b953      	cbnz	r3, 800589e <RadioGetGfskTimeOnAirNumerator+0x1e>
 8005888:	2308      	movs	r3, #8
    return ( preambleLen << 3 ) +
 800588a:	441a      	add	r2, r3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800588c:	3218      	adds	r2, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800588e:	b141      	cbz	r1, 80058a2 <RadioGetGfskTimeOnAirNumerator+0x22>
 8005890:	2302      	movs	r3, #2
 8005892:	f89d 0000 	ldrb.w	r0, [sp]
 8005896:	4418      	add	r0, r3
}
 8005898:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800589c:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800589e:	2300      	movs	r3, #0
 80058a0:	e7f3      	b.n	800588a <RadioGetGfskTimeOnAirNumerator+0xa>
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80058a2:	2300      	movs	r3, #0
 80058a4:	e7f5      	b.n	8005892 <RadioGetGfskTimeOnAirNumerator+0x12>

080058a6 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80058a6:	b570      	push	{r4, r5, r6, lr}
 80058a8:	f89d 4010 	ldrb.w	r4, [sp, #16]
 80058ac:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 80058b0:	3204      	adds	r2, #4
    bool    lowDatareOptimize = false;

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80058b2:	f1a1 0c05 	sub.w	ip, r1, #5
 80058b6:	f1bc 0f01 	cmp.w	ip, #1
 80058ba:	d931      	bls.n	8005920 <RadioGetLoRaTimeOnAirNumerator+0x7a>
        {
            preambleLen = 12;
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80058bc:	b918      	cbnz	r0, 80058c6 <RadioGetLoRaTimeOnAirNumerator+0x20>
 80058be:	f1a1 060b 	sub.w	r6, r1, #11
 80058c2:	2e01      	cmp	r6, #1
 80058c4:	d934      	bls.n	8005930 <RadioGetLoRaTimeOnAirNumerator+0x8a>
 80058c6:	2801      	cmp	r0, #1
 80058c8:	d02e      	beq.n	8005928 <RadioGetLoRaTimeOnAirNumerator+0x82>
    bool    lowDatareOptimize = false;
 80058ca:	2600      	movs	r6, #0
    {
        lowDatareOptimize = true;
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80058cc:	f89d c014 	ldrb.w	ip, [sp, #20]
 80058d0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
                            ( crcOn ? 16 : 0 ) -
 80058d4:	b385      	cbz	r5, 8005938 <RadioGetLoRaTimeOnAirNumerator+0x92>
 80058d6:	2010      	movs	r0, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80058d8:	4484      	add	ip, r0
                            ( 4 * datarate ) +
 80058da:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 80058dc:	ebac 0c81 	sub.w	ip, ip, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 80058e0:	b364      	cbz	r4, 800593c <RadioGetLoRaTimeOnAirNumerator+0x96>
 80058e2:	f04f 0e00 	mov.w	lr, #0
                            ( 4 * datarate ) +
 80058e6:	44f4      	add	ip, lr

    if( datarate <= 6 )
 80058e8:	2906      	cmp	r1, #6
 80058ea:	d904      	bls.n	80058f6 <RadioGetLoRaTimeOnAirNumerator+0x50>
    {
        ceilDenominator = 4 * datarate;
    }
    else
    {
        ceilNumerator += 8;
 80058ec:	f10c 0c08 	add.w	ip, ip, #8

        if( lowDatareOptimize == true )
 80058f0:	b10e      	cbz	r6, 80058f6 <RadioGetLoRaTimeOnAirNumerator+0x50>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 80058f2:	1e88      	subs	r0, r1, #2
 80058f4:	0080      	lsls	r0, r0, #2
        {
            ceilDenominator = 4 * datarate;
        }
    }

    if( ceilNumerator < 0 )
 80058f6:	f1bc 0f00 	cmp.w	ip, #0
 80058fa:	db22      	blt.n	8005942 <RadioGetLoRaTimeOnAirNumerator+0x9c>
        ceilNumerator = 0;
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80058fc:	4484      	add	ip, r0
 80058fe:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8005902:	fb9c fcf0 	sdiv	ip, ip, r0
 8005906:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 800590a:	f103 000c 	add.w	r0, r3, #12

    if( datarate <= 6 )
 800590e:	2906      	cmp	r1, #6
 8005910:	d801      	bhi.n	8005916 <RadioGetLoRaTimeOnAirNumerator+0x70>
    {
        intermediate += 2;
 8005912:	f103 000e 	add.w	r0, r3, #14
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8005916:	0080      	lsls	r0, r0, #2
 8005918:	3001      	adds	r0, #1
 800591a:	3902      	subs	r1, #2
}
 800591c:	4088      	lsls	r0, r1
 800591e:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 8005920:	2b0b      	cmp	r3, #11
 8005922:	d8cb      	bhi.n	80058bc <RadioGetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 8005924:	230c      	movs	r3, #12
 8005926:	e7c9      	b.n	80058bc <RadioGetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8005928:	290c      	cmp	r1, #12
 800592a:	d003      	beq.n	8005934 <RadioGetLoRaTimeOnAirNumerator+0x8e>
    bool    lowDatareOptimize = false;
 800592c:	2600      	movs	r6, #0
 800592e:	e7cd      	b.n	80058cc <RadioGetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 8005930:	2601      	movs	r6, #1
 8005932:	e7cb      	b.n	80058cc <RadioGetLoRaTimeOnAirNumerator+0x26>
 8005934:	2601      	movs	r6, #1
 8005936:	e7c9      	b.n	80058cc <RadioGetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 8005938:	2000      	movs	r0, #0
 800593a:	e7cd      	b.n	80058d8 <RadioGetLoRaTimeOnAirNumerator+0x32>
                            ( fixLen ? 0 : 20 );
 800593c:	f04f 0e14 	mov.w	lr, #20
 8005940:	e7d1      	b.n	80058e6 <RadioGetLoRaTimeOnAirNumerator+0x40>
        ceilNumerator = 0;
 8005942:	f04f 0c00 	mov.w	ip, #0
 8005946:	e7d9      	b.n	80058fc <RadioGetLoRaTimeOnAirNumerator+0x56>

08005948 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8005948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800594a:	b085      	sub	sp, #20
 800594c:	460e      	mov	r6, r1
 800594e:	4615      	mov	r5, r2
 8005950:	4619      	mov	r1, r3
 8005952:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 8005956:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 800595a:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 800595e:	f89d c034 	ldrb.w	ip, [sp, #52]	; 0x34
    uint32_t numerator = 0;
    uint32_t denominator = 1;

    switch( modem )
 8005962:	b148      	cbz	r0, 8005978 <RadioTimeOnAir+0x30>
 8005964:	2801      	cmp	r0, #1
 8005966:	d012      	beq.n	800598e <RadioTimeOnAir+0x46>
 8005968:	2501      	movs	r5, #1
 800596a:	2400      	movs	r4, #0
        break;
    default:
        break;
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 800596c:	442c      	add	r4, r5
 800596e:	1e60      	subs	r0, r4, #1
}
 8005970:	fbb0 f0f5 	udiv	r0, r0, r5
 8005974:	b005      	add	sp, #20
 8005976:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8005978:	f8cd c004 	str.w	ip, [sp, #4]
 800597c:	9700      	str	r7, [sp, #0]
 800597e:	4628      	mov	r0, r5
 8005980:	f7ff ff7e 	bl	8005880 <RadioGetGfskTimeOnAirNumerator>
 8005984:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005988:	fb03 f400 	mul.w	r4, r3, r0
        break;
 800598c:	e7ee      	b.n	800596c <RadioTimeOnAir+0x24>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800598e:	f8cd c008 	str.w	ip, [sp, #8]
 8005992:	9701      	str	r7, [sp, #4]
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	4613      	mov	r3, r2
 8005998:	460a      	mov	r2, r1
 800599a:	4629      	mov	r1, r5
 800599c:	4630      	mov	r0, r6
 800599e:	f7ff ff82 	bl	80058a6 <RadioGetLoRaTimeOnAirNumerator>
 80059a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80059a6:	fb03 f400 	mul.w	r4, r3, r0
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 80059aa:	4b03      	ldr	r3, [pc, #12]	; (80059b8 <RadioTimeOnAir+0x70>)
 80059ac:	5d98      	ldrb	r0, [r3, r6]
 80059ae:	f7ff ff39 	bl	8005824 <RadioGetLoRaBandwidthInHz>
 80059b2:	4605      	mov	r5, r0
        break;
 80059b4:	e7da      	b.n	800596c <RadioTimeOnAir+0x24>
 80059b6:	bf00      	nop
 80059b8:	08008e9c 	.word	0x08008e9c

080059bc <RadioOnTxTimeoutProcess>:
{
    RADIO_RX_TIMEOUT_PROCESS();
}

static void RadioOnTxTimeoutProcess( void )
{
 80059bc:	b508      	push	{r3, lr}
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80059be:	4b05      	ldr	r3, [pc, #20]	; (80059d4 <RadioOnTxTimeoutProcess+0x18>)
 80059c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059c4:	629a      	str	r2, [r3, #40]	; 0x28
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80059c6:	4b04      	ldr	r3, [pc, #16]	; (80059d8 <RadioOnTxTimeoutProcess+0x1c>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	b113      	cbz	r3, 80059d2 <RadioOnTxTimeoutProcess+0x16>
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	b103      	cbz	r3, 80059d2 <RadioOnTxTimeoutProcess+0x16>
    {
        RadioEvents->TxTimeout( );
 80059d0:	4798      	blx	r3
    }
}
 80059d2:	bd08      	pop	{r3, pc}
 80059d4:	48000400 	.word	0x48000400
 80059d8:	20000544 	.word	0x20000544

080059dc <RadioOnTxTimeoutIrq>:
{
 80059dc:	b508      	push	{r3, lr}
    RADIO_TX_TIMEOUT_PROCESS();
 80059de:	f7ff ffed 	bl	80059bc <RadioOnTxTimeoutProcess>
}
 80059e2:	bd08      	pop	{r3, pc}

080059e4 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 80059e4:	b508      	push	{r3, lr}
 80059e6:	4b05      	ldr	r3, [pc, #20]	; (80059fc <RadioOnRxTimeoutProcess+0x18>)
 80059e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80059ec:	629a      	str	r2, [r3, #40]	; 0x28
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80059ee:	4b04      	ldr	r3, [pc, #16]	; (8005a00 <RadioOnRxTimeoutProcess+0x1c>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	b113      	cbz	r3, 80059fa <RadioOnRxTimeoutProcess+0x16>
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	b103      	cbz	r3, 80059fa <RadioOnRxTimeoutProcess+0x16>
    {
        RadioEvents->RxTimeout( );
 80059f8:	4798      	blx	r3
    }
}
 80059fa:	bd08      	pop	{r3, pc}
 80059fc:	48000400 	.word	0x48000400
 8005a00:	20000544 	.word	0x20000544

08005a04 <RadioOnRxTimeoutIrq>:
{
 8005a04:	b508      	push	{r3, lr}
    RADIO_RX_TIMEOUT_PROCESS();
 8005a06:	f7ff ffed 	bl	80059e4 <RadioOnRxTimeoutProcess>
}
 8005a0a:	bd08      	pop	{r3, pc}

08005a0c <payload_integration>:
    SUBGRF_SetTxContinuousWave( );
}

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8005a0c:	b570      	push	{r4, r5, r6, lr}
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;

    for( i = 0; i < size; i++ )
 8005a0e:	2300      	movs	r3, #0
 8005a10:	e005      	b.n	8005a1e <payload_integration+0x12>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8005a12:	5ccc      	ldrb	r4, [r1, r3]
 8005a14:	43e4      	mvns	r4, r4
 8005a16:	54cc      	strb	r4, [r1, r3]
        /* init outBuffer */
        outBuffer[i] = 0;
 8005a18:	2400      	movs	r4, #0
 8005a1a:	54c4      	strb	r4, [r0, r3]
    for( i = 0; i < size; i++ )
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	dcf7      	bgt.n	8005a12 <payload_integration+0x6>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 8005a22:	2300      	movs	r3, #0
    uint8_t prevInt = 0;
 8005a24:	461c      	mov	r4, r3
 8005a26:	e011      	b.n	8005a4c <payload_integration+0x40>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
        index_byte = i / 8;
 8005a28:	f103 0c07 	add.w	ip, r3, #7
 8005a2c:	e022      	b.n	8005a74 <payload_integration+0x68>
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
        index_byte_out = ( i + 1 ) / 8;
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8005a2e:	b2ed      	uxtb	r5, r5
 8005a30:	5d4d      	ldrb	r5, [r1, r5]
 8005a32:	fa45 f50e 	asr.w	r5, r5, lr
 8005a36:	f005 0501 	and.w	r5, r5, #1
        /* integration */
        prevInt ^= currBit;
 8005a3a:	406c      	eors	r4, r5
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8005a3c:	f3c6 05c7 	ubfx	r5, r6, #3, #8
 8005a40:	fa04 fc0c 	lsl.w	ip, r4, ip
 8005a44:	5d46      	ldrb	r6, [r0, r5]
 8005a46:	ea46 060c 	orr.w	r6, r6, ip
 8005a4a:	5546      	strb	r6, [r0, r5]
    for( i = 0; i < ( size * 8 ); i++ )
 8005a4c:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8005a50:	da26      	bge.n	8005aa0 <payload_integration+0x94>
        index_bit = 7 - ( i % 8 );
 8005a52:	425d      	negs	r5, r3
 8005a54:	f003 0c07 	and.w	ip, r3, #7
 8005a58:	f005 0507 	and.w	r5, r5, #7
 8005a5c:	bf58      	it	pl
 8005a5e:	f1c5 0c00 	rsbpl	ip, r5, #0
 8005a62:	fa5f fe8c 	uxtb.w	lr, ip
 8005a66:	f1ce 0e07 	rsb	lr, lr, #7
 8005a6a:	fa5f fe8e 	uxtb.w	lr, lr
        index_byte = i / 8;
 8005a6e:	469c      	mov	ip, r3
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	dbd9      	blt.n	8005a28 <payload_integration+0x1c>
 8005a74:	ea4f 05ec 	mov.w	r5, ip, asr #3
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8005a78:	3301      	adds	r3, #1
 8005a7a:	425e      	negs	r6, r3
 8005a7c:	f003 0c07 	and.w	ip, r3, #7
 8005a80:	f006 0607 	and.w	r6, r6, #7
 8005a84:	bf58      	it	pl
 8005a86:	f1c6 0c00 	rsbpl	ip, r6, #0
 8005a8a:	fa5f fc8c 	uxtb.w	ip, ip
 8005a8e:	f1cc 0c07 	rsb	ip, ip, #7
 8005a92:	fa5f fc8c 	uxtb.w	ip, ip
        index_byte_out = ( i + 1 ) / 8;
 8005a96:	461e      	mov	r6, r3
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	dac8      	bge.n	8005a2e <payload_integration+0x22>
 8005a9c:	1dde      	adds	r6, r3, #7
 8005a9e:	e7c6      	b.n	8005a2e <payload_integration+0x22>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8005aa0:	01a3      	lsls	r3, r4, #6
 8005aa2:	ea43 13c4 	orr.w	r3, r3, r4, lsl #7
 8005aa6:	b25b      	sxtb	r3, r3
 8005aa8:	b91c      	cbnz	r4, 8005ab2 <payload_integration+0xa6>
 8005aaa:	2120      	movs	r1, #32
 8005aac:	430b      	orrs	r3, r1
 8005aae:	5483      	strb	r3, [r0, r2]
}
 8005ab0:	bd70      	pop	{r4, r5, r6, pc}
    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8005ab2:	2100      	movs	r1, #0
 8005ab4:	e7fa      	b.n	8005aac <payload_integration+0xa0>

08005ab6 <RadioLrFhssSetCfg>:
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
}
 8005ab6:	2001      	movs	r0, #1
 8005ab8:	4770      	bx	lr

08005aba <RadioLrFhssGetTimeOnAirInMs>:

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
#endif /* RADIO_LR_FHSS_IS_ON */
 8005aba:	2001      	movs	r0, #1
 8005abc:	4770      	bx	lr
	...

08005ac0 <RadioSetMaxPayloadLength>:
{
 8005ac0:	b508      	push	{r3, lr}
    if( modem == MODEM_LORA )
 8005ac2:	2801      	cmp	r0, #1
 8005ac4:	d004      	beq.n	8005ad0 <RadioSetMaxPayloadLength+0x10>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8005ac6:	4b0a      	ldr	r3, [pc, #40]	; (8005af0 <RadioSetMaxPayloadLength+0x30>)
 8005ac8:	7d5b      	ldrb	r3, [r3, #21]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d008      	beq.n	8005ae0 <RadioSetMaxPayloadLength+0x20>
}
 8005ace:	bd08      	pop	{r3, pc}
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8005ad0:	4b08      	ldr	r3, [pc, #32]	; (8005af4 <RadioSetMaxPayloadLength+0x34>)
 8005ad2:	7019      	strb	r1, [r3, #0]
 8005ad4:	4806      	ldr	r0, [pc, #24]	; (8005af0 <RadioSetMaxPayloadLength+0x30>)
 8005ad6:	77c1      	strb	r1, [r0, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005ad8:	300e      	adds	r0, #14
 8005ada:	f001 fe3b 	bl	8007754 <SUBGRF_SetPacketParams>
 8005ade:	e7f6      	b.n	8005ace <RadioSetMaxPayloadLength+0xe>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8005ae0:	4b04      	ldr	r3, [pc, #16]	; (8005af4 <RadioSetMaxPayloadLength+0x34>)
 8005ae2:	7019      	strb	r1, [r3, #0]
 8005ae4:	4802      	ldr	r0, [pc, #8]	; (8005af0 <RadioSetMaxPayloadLength+0x30>)
 8005ae6:	7581      	strb	r1, [r0, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005ae8:	300e      	adds	r0, #14
 8005aea:	f001 fe33 	bl	8007754 <SUBGRF_SetPacketParams>
}
 8005aee:	e7ee      	b.n	8005ace <RadioSetMaxPayloadLength+0xe>
 8005af0:	20000560 	.word	0x20000560
 8005af4:	20000010 	.word	0x20000010

08005af8 <RadioRead>:
{
 8005af8:	b508      	push	{r3, lr}
    return SUBGRF_ReadRegister( addr );
 8005afa:	f001 f9c9 	bl	8006e90 <SUBGRF_ReadRegister>
}
 8005afe:	bd08      	pop	{r3, pc}

08005b00 <RadioWrite>:
{
 8005b00:	b508      	push	{r3, lr}
    SUBGRF_WriteRegister( addr, data );
 8005b02:	f001 f9b5 	bl	8006e70 <SUBGRF_WriteRegister>
}
 8005b06:	bd08      	pop	{r3, pc}

08005b08 <RadioTxCw>:
{
 8005b08:	b510      	push	{r4, lr}
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8005b0a:	f001 ff4d 	bl	80079a8 <SUBGRF_SetRfTxPower>
 8005b0e:	4604      	mov	r4, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8005b10:	210e      	movs	r1, #14
 8005b12:	f640 101f 	movw	r0, #2335	; 0x91f
 8005b16:	f001 f9ab 	bl	8006e70 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	4620      	mov	r0, r4
 8005b1e:	f001 ff2f 	bl	8007980 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8005b22:	f001 fb75 	bl	8007210 <SUBGRF_SetTxContinuousWave>
}
 8005b26:	bd10      	pop	{r4, pc}

08005b28 <RadioTxPrbs>:
{
 8005b28:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8005b2a:	2101      	movs	r1, #1
 8005b2c:	4b07      	ldr	r3, [pc, #28]	; (8005b4c <RadioTxPrbs+0x24>)
 8005b2e:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 8005b32:	f001 ff25 	bl	8007980 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 8005b36:	212d      	movs	r1, #45	; 0x2d
 8005b38:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8005b3c:	f7ff ffe0 	bl	8005b00 <RadioWrite>
    SUBGRF_SetTxInfinitePreamble( );
 8005b40:	f001 fb6d 	bl	800721e <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8005b44:	4802      	ldr	r0, [pc, #8]	; (8005b50 <RadioTxPrbs+0x28>)
 8005b46:	f001 faa3 	bl	8007090 <SUBGRF_SetTx>
}
 8005b4a:	bd08      	pop	{r3, pc}
 8005b4c:	20000560 	.word	0x20000560
 8005b50:	000fffff 	.word	0x000fffff

08005b54 <RadioSetRxDutyCycle>:
{
 8005b54:	b570      	push	{r4, r5, r6, lr}
 8005b56:	4604      	mov	r4, r0
 8005b58:	460d      	mov	r5, r1
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8005b5a:	eb01 0340 	add.w	r3, r1, r0, lsl #1
 8005b5e:	4e09      	ldr	r6, [pc, #36]	; (8005b84 <RadioSetRxDutyCycle+0x30>)
 8005b60:	65b3      	str	r3, [r6, #88]	; 0x58
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8005b62:	2300      	movs	r3, #0
 8005b64:	461a      	mov	r2, r3
 8005b66:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005b6a:	4608      	mov	r0, r1
 8005b6c:	f001 fc23 	bl	80073b6 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8005b70:	2100      	movs	r1, #0
 8005b72:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 8005b76:	f001 ff03 	bl	8007980 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8005b7a:	4629      	mov	r1, r5
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	f001 fb17 	bl	80071b0 <SUBGRF_SetRxDutyCycle>
}
 8005b82:	bd70      	pop	{r4, r5, r6, pc}
 8005b84:	20000560 	.word	0x20000560

08005b88 <RadioRxBoosted>:
{
 8005b88:	b538      	push	{r3, r4, r5, lr}
 8005b8a:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init() )
 8005b8c:	f001 ffea 	bl	8007b64 <RFW_Is_Init>
 8005b90:	2801      	cmp	r0, #1
 8005b92:	d019      	beq.n	8005bc8 <RadioRxBoosted+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8005b94:	2300      	movs	r3, #0
 8005b96:	461a      	mov	r2, r3
 8005b98:	f240 2162 	movw	r1, #610	; 0x262
 8005b9c:	4608      	mov	r0, r1
 8005b9e:	f001 fc0a 	bl	80073b6 <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 8005ba2:	b9a4      	cbnz	r4, 8005bce <RadioRxBoosted+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8005ba4:	4c11      	ldr	r4, [pc, #68]	; (8005bec <RadioRxBoosted+0x64>)
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005baa:	4b11      	ldr	r3, [pc, #68]	; (8005bf0 <RadioRxBoosted+0x68>)
 8005bac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005bb0:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8005bb2:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 8005bb6:	f001 fee3 	bl	8007980 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8005bba:	7863      	ldrb	r3, [r4, #1]
 8005bbc:	b183      	cbz	r3, 8005be0 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8005bbe:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8005bc2:	f001 fad7 	bl	8007174 <SUBGRF_SetRxBoosted>
}
 8005bc6:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit();
 8005bc8:	f001 ffd4 	bl	8007b74 <RFW_ReceiveInit>
 8005bcc:	e7e9      	b.n	8005ba2 <RadioRxBoosted+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8005bce:	4d09      	ldr	r5, [pc, #36]	; (8005bf4 <RadioRxBoosted+0x6c>)
 8005bd0:	4621      	mov	r1, r4
 8005bd2:	4628      	mov	r0, r5
 8005bd4:	f002 fbfc 	bl	80083d0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8005bd8:	4628      	mov	r0, r5
 8005bda:	f002 fbb3 	bl	8008344 <UTIL_TIMER_Start>
 8005bde:	e7e1      	b.n	8005ba4 <RadioRxBoosted+0x1c>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8005be0:	4b02      	ldr	r3, [pc, #8]	; (8005bec <RadioRxBoosted+0x64>)
 8005be2:	6898      	ldr	r0, [r3, #8]
 8005be4:	0180      	lsls	r0, r0, #6
 8005be6:	f001 fac5 	bl	8007174 <SUBGRF_SetRxBoosted>
}
 8005bea:	e7ec      	b.n	8005bc6 <RadioRxBoosted+0x3e>
 8005bec:	20000560 	.word	0x20000560
 8005bf0:	48000400 	.word	0x48000400
 8005bf4:	20000548 	.word	0x20000548

08005bf8 <RadioStandby>:
{
 8005bf8:	b508      	push	{r3, lr}
    SUBGRF_SetStandby( STDBY_RC );
 8005bfa:	2000      	movs	r0, #0
 8005bfc:	f001 fa2e 	bl	800705c <SUBGRF_SetStandby>
}
 8005c00:	bd08      	pop	{r3, pc}

08005c02 <RadioGetStatus>:
{
 8005c02:	b508      	push	{r3, lr}
    switch( SUBGRF_GetOperatingMode( ) )
 8005c04:	f001 f928 	bl	8006e58 <SUBGRF_GetOperatingMode>
 8005c08:	2805      	cmp	r0, #5
 8005c0a:	d007      	beq.n	8005c1c <RadioGetStatus+0x1a>
 8005c0c:	2807      	cmp	r0, #7
 8005c0e:	d007      	beq.n	8005c20 <RadioGetStatus+0x1e>
 8005c10:	2804      	cmp	r0, #4
 8005c12:	d001      	beq.n	8005c18 <RadioGetStatus+0x16>
            return RF_IDLE;
 8005c14:	2000      	movs	r0, #0
}
 8005c16:	bd08      	pop	{r3, pc}
    switch( SUBGRF_GetOperatingMode( ) )
 8005c18:	2002      	movs	r0, #2
 8005c1a:	e7fc      	b.n	8005c16 <RadioGetStatus+0x14>
            return RF_RX_RUNNING;
 8005c1c:	2001      	movs	r0, #1
 8005c1e:	e7fa      	b.n	8005c16 <RadioGetStatus+0x14>
            return RF_CAD;
 8005c20:	2003      	movs	r0, #3
 8005c22:	e7f8      	b.n	8005c16 <RadioGetStatus+0x14>

08005c24 <RadioIrqProcess>:
{
 8005c24:	b530      	push	{r4, r5, lr}
 8005c26:	b083      	sub	sp, #12
    uint8_t size = 0;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	f88d 3007 	strb.w	r3, [sp, #7]
    int32_t cfo = 0;
 8005c2e:	9300      	str	r3, [sp, #0]
    switch( SubgRf.RadioIrq )
 8005c30:	4ba5      	ldr	r3, [pc, #660]	; (8005ec8 <RadioIrqProcess+0x2a4>)
 8005c32:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8005c36:	2b20      	cmp	r3, #32
 8005c38:	d829      	bhi.n	8005c8e <RadioIrqProcess+0x6a>
 8005c3a:	b21a      	sxth	r2, r3
 8005c3c:	2a00      	cmp	r2, #0
 8005c3e:	f000 8140 	beq.w	8005ec2 <RadioIrqProcess+0x29e>
 8005c42:	3b01      	subs	r3, #1
 8005c44:	2b1f      	cmp	r3, #31
 8005c46:	f200 813c 	bhi.w	8005ec2 <RadioIrqProcess+0x29e>
 8005c4a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005c4e:	0063      	.short	0x0063
 8005c50:	013a007f 	.word	0x013a007f
 8005c54:	013a00f7 	.word	0x013a00f7
 8005c58:	013a013a 	.word	0x013a013a
 8005c5c:	013a0127 	.word	0x013a0127
 8005c60:	013a013a 	.word	0x013a013a
 8005c64:	013a013a 	.word	0x013a013a
 8005c68:	013a013a 	.word	0x013a013a
 8005c6c:	013a0134 	.word	0x013a0134
 8005c70:	013a013a 	.word	0x013a013a
 8005c74:	013a013a 	.word	0x013a013a
 8005c78:	013a013a 	.word	0x013a013a
 8005c7c:	013a013a 	.word	0x013a013a
 8005c80:	013a013a 	.word	0x013a013a
 8005c84:	013a013a 	.word	0x013a013a
 8005c88:	013a013a 	.word	0x013a013a
 8005c8c:	0155      	.short	0x0155
 8005c8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c92:	f000 80b3 	beq.w	8005dfc <RadioIrqProcess+0x1d8>
 8005c96:	d928      	bls.n	8005cea <RadioIrqProcess+0xc6>
 8005c98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c9c:	f040 8111 	bne.w	8005ec2 <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8005ca0:	4b8a      	ldr	r3, [pc, #552]	; (8005ecc <RadioIrqProcess+0x2a8>)
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	2002      	movs	r0, #2
 8005ca8:	f002 f842 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8005cac:	f001 f8d4 	bl	8006e58 <SUBGRF_GetOperatingMode>
 8005cb0:	2804      	cmp	r0, #4
 8005cb2:	f000 80b0 	beq.w	8005e16 <RadioIrqProcess+0x1f2>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8005cb6:	f001 f8cf 	bl	8006e58 <SUBGRF_GetOperatingMode>
 8005cba:	2805      	cmp	r0, #5
 8005cbc:	f040 8101 	bne.w	8005ec2 <RadioIrqProcess+0x29e>
  WRITE_REG(GPIOx->BRR, PinMask);
 8005cc0:	4b83      	ldr	r3, [pc, #524]	; (8005ed0 <RadioIrqProcess+0x2ac>)
 8005cc2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005cc6:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &RxTimeoutTimer );
 8005cc8:	4882      	ldr	r0, [pc, #520]	; (8005ed4 <RadioIrqProcess+0x2b0>)
 8005cca:	f002 fae1 	bl	8008290 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8005cce:	2000      	movs	r0, #0
 8005cd0:	f001 f9c4 	bl	800705c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005cd4:	4b80      	ldr	r3, [pc, #512]	; (8005ed8 <RadioIrqProcess+0x2b4>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f000 80f2 	beq.w	8005ec2 <RadioIrqProcess+0x29e>
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f000 80ee 	beq.w	8005ec2 <RadioIrqProcess+0x29e>
                RadioEvents->RxTimeout( );
 8005ce6:	4798      	blx	r3
 8005ce8:	e0eb      	b.n	8005ec2 <RadioIrqProcess+0x29e>
    switch( SubgRf.RadioIrq )
 8005cea:	2b40      	cmp	r3, #64	; 0x40
 8005cec:	f000 811d 	beq.w	8005f2a <RadioIrqProcess+0x306>
 8005cf0:	2b80      	cmp	r3, #128	; 0x80
 8005cf2:	f040 80e6 	bne.w	8005ec2 <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	f001 f9b0 	bl	800705c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005cfc:	4b76      	ldr	r3, [pc, #472]	; (8005ed8 <RadioIrqProcess+0x2b4>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f000 80de 	beq.w	8005ec2 <RadioIrqProcess+0x29e>
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	f000 80da 	beq.w	8005ec2 <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( false );
 8005d0e:	2000      	movs	r0, #0
 8005d10:	4798      	blx	r3
 8005d12:	e0d6      	b.n	8005ec2 <RadioIrqProcess+0x29e>
 8005d14:	4b6e      	ldr	r3, [pc, #440]	; (8005ed0 <RadioIrqProcess+0x2ac>)
 8005d16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005d1a:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &TxTimeoutTimer );
 8005d1c:	486f      	ldr	r0, [pc, #444]	; (8005edc <RadioIrqProcess+0x2b8>)
 8005d1e:	f002 fab7 	bl	8008290 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8005d22:	2000      	movs	r0, #0
 8005d24:	f001 f99a 	bl	800705c <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8005d28:	f001 ff1e 	bl	8007b68 <RFW_Is_LongPacketModeEnabled>
 8005d2c:	2801      	cmp	r0, #1
 8005d2e:	d00a      	beq.n	8005d46 <RadioIrqProcess+0x122>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8005d30:	4b69      	ldr	r3, [pc, #420]	; (8005ed8 <RadioIrqProcess+0x2b4>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f000 80c4 	beq.w	8005ec2 <RadioIrqProcess+0x29e>
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	f000 80c0 	beq.w	8005ec2 <RadioIrqProcess+0x29e>
            RadioEvents->TxDone( );
 8005d42:	4798      	blx	r3
 8005d44:	e0bd      	b.n	8005ec2 <RadioIrqProcess+0x29e>
            RFW_DeInit_TxLongPacket( );
 8005d46:	f001 ff18 	bl	8007b7a <RFW_DeInit_TxLongPacket>
 8005d4a:	e7f1      	b.n	8005d30 <RadioIrqProcess+0x10c>
 8005d4c:	4b60      	ldr	r3, [pc, #384]	; (8005ed0 <RadioIrqProcess+0x2ac>)
 8005d4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005d52:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &RxTimeoutTimer );
 8005d54:	485f      	ldr	r0, [pc, #380]	; (8005ed4 <RadioIrqProcess+0x2b0>)
 8005d56:	f002 fa9b 	bl	8008290 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8005d5a:	4b5b      	ldr	r3, [pc, #364]	; (8005ec8 <RadioIrqProcess+0x2a4>)
 8005d5c:	785b      	ldrb	r3, [r3, #1]
 8005d5e:	b303      	cbz	r3, 8005da2 <RadioIrqProcess+0x17e>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8005d60:	22ff      	movs	r2, #255	; 0xff
 8005d62:	f10d 0107 	add.w	r1, sp, #7
 8005d66:	485e      	ldr	r0, [pc, #376]	; (8005ee0 <RadioIrqProcess+0x2bc>)
 8005d68:	f001 fdb4 	bl	80078d4 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8005d6c:	485d      	ldr	r0, [pc, #372]	; (8005ee4 <RadioIrqProcess+0x2c0>)
 8005d6e:	f001 fdcb 	bl	8007908 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8005d72:	4b59      	ldr	r3, [pc, #356]	; (8005ed8 <RadioIrqProcess+0x2b4>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	f000 80a3 	beq.w	8005ec2 <RadioIrqProcess+0x29e>
 8005d7c:	689c      	ldr	r4, [r3, #8]
 8005d7e:	2c00      	cmp	r4, #0
 8005d80:	f000 809f 	beq.w	8005ec2 <RadioIrqProcess+0x29e>
            switch( SubgRf.PacketStatus.packetType )
 8005d84:	4b50      	ldr	r3, [pc, #320]	; (8005ec8 <RadioIrqProcess+0x2a4>)
 8005d86:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d11d      	bne.n	8005dca <RadioIrqProcess+0x1a6>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8005d8e:	4a4e      	ldr	r2, [pc, #312]	; (8005ec8 <RadioIrqProcess+0x2a4>)
 8005d90:	f992 3031 	ldrsb.w	r3, [r2, #49]	; 0x31
 8005d94:	f992 2030 	ldrsb.w	r2, [r2, #48]	; 0x30
 8005d98:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005d9c:	4850      	ldr	r0, [pc, #320]	; (8005ee0 <RadioIrqProcess+0x2bc>)
 8005d9e:	47a0      	blx	r4
                break;
 8005da0:	e08f      	b.n	8005ec2 <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8005da2:	2000      	movs	r0, #0
 8005da4:	f001 f95a 	bl	800705c <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8005da8:	2100      	movs	r1, #0
 8005daa:	f640 1002 	movw	r0, #2306	; 0x902
 8005dae:	f001 f85f 	bl	8006e70 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8005db2:	f640 1044 	movw	r0, #2372	; 0x944
 8005db6:	f001 f86b 	bl	8006e90 <SUBGRF_ReadRegister>
 8005dba:	f040 0102 	orr.w	r1, r0, #2
 8005dbe:	b2c9      	uxtb	r1, r1
 8005dc0:	f640 1044 	movw	r0, #2372	; 0x944
 8005dc4:	f001 f854 	bl	8006e70 <SUBGRF_WriteRegister>
 8005dc8:	e7ca      	b.n	8005d60 <RadioIrqProcess+0x13c>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8005dca:	4c3f      	ldr	r4, [pc, #252]	; (8005ec8 <RadioIrqProcess+0x2a4>)
 8005dcc:	4669      	mov	r1, sp
 8005dce:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005dd0:	f001 fe7a 	bl	8007ac8 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8005dd4:	4b40      	ldr	r3, [pc, #256]	; (8005ed8 <RadioIrqProcess+0x2b4>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689d      	ldr	r5, [r3, #8]
 8005dda:	9b00      	ldr	r3, [sp, #0]
 8005ddc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005de0:	4a41      	ldr	r2, [pc, #260]	; (8005ee8 <RadioIrqProcess+0x2c4>)
 8005de2:	fb82 1203 	smull	r1, r2, r2, r3
 8005de6:	17db      	asrs	r3, r3, #31
 8005de8:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8005dec:	b25b      	sxtb	r3, r3
 8005dee:	f994 2029 	ldrsb.w	r2, [r4, #41]	; 0x29
 8005df2:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005df6:	483a      	ldr	r0, [pc, #232]	; (8005ee0 <RadioIrqProcess+0x2bc>)
 8005df8:	47a8      	blx	r5
                break;
 8005dfa:	e062      	b.n	8005ec2 <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	f001 f92d 	bl	800705c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005e02:	4b35      	ldr	r3, [pc, #212]	; (8005ed8 <RadioIrqProcess+0x2b4>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d05b      	beq.n	8005ec2 <RadioIrqProcess+0x29e>
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d058      	beq.n	8005ec2 <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( true );
 8005e10:	2001      	movs	r0, #1
 8005e12:	4798      	blx	r3
 8005e14:	e055      	b.n	8005ec2 <RadioIrqProcess+0x29e>
 8005e16:	4b2e      	ldr	r3, [pc, #184]	; (8005ed0 <RadioIrqProcess+0x2ac>)
 8005e18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e1c:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &TxTimeoutTimer );
 8005e1e:	482f      	ldr	r0, [pc, #188]	; (8005edc <RadioIrqProcess+0x2b8>)
 8005e20:	f002 fa36 	bl	8008290 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8005e24:	2000      	movs	r0, #0
 8005e26:	f001 f919 	bl	800705c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8005e2a:	4b2b      	ldr	r3, [pc, #172]	; (8005ed8 <RadioIrqProcess+0x2b4>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d047      	beq.n	8005ec2 <RadioIrqProcess+0x29e>
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d044      	beq.n	8005ec2 <RadioIrqProcess+0x29e>
                RadioEvents->TxTimeout( );
 8005e38:	4798      	blx	r3
 8005e3a:	e042      	b.n	8005ec2 <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8005e3c:	4b2b      	ldr	r3, [pc, #172]	; (8005eec <RadioIrqProcess+0x2c8>)
 8005e3e:	2201      	movs	r2, #1
 8005e40:	2100      	movs	r1, #0
 8005e42:	2002      	movs	r0, #2
 8005e44:	f001 ff74 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8005e48:	4b1f      	ldr	r3, [pc, #124]	; (8005ec8 <RadioIrqProcess+0x2a4>)
 8005e4a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8005e4c:	b3c9      	cbz	r1, 8005ec2 <RadioIrqProcess+0x29e>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 8005e4e:	f3c1 4107 	ubfx	r1, r1, #16, #8
 8005e52:	f640 1003 	movw	r0, #2307	; 0x903
 8005e56:	f7ff fe53 	bl	8005b00 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 8005e5a:	4c1b      	ldr	r4, [pc, #108]	; (8005ec8 <RadioIrqProcess+0x2a4>)
 8005e5c:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
 8005e60:	f640 1004 	movw	r0, #2308	; 0x904
 8005e64:	f7ff fe4c 	bl	8005b00 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 8005e68:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
 8005e6c:	f640 1005 	movw	r0, #2309	; 0x905
 8005e70:	f7ff fe46 	bl	8005b00 <RadioWrite>
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 8005e74:	f640 1002 	movw	r0, #2306	; 0x902
 8005e78:	f7ff fe3e 	bl	8005af8 <RadioRead>
 8005e7c:	f040 0101 	orr.w	r1, r0, #1
 8005e80:	b2c9      	uxtb	r1, r1
 8005e82:	f640 1002 	movw	r0, #2306	; 0x902
 8005e86:	f7ff fe3b 	bl	8005b00 <RadioWrite>
            SubgRf.RxDcPreambleDetectTimeout = 0;
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	65a2      	str	r2, [r4, #88]	; 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8005e8e:	4613      	mov	r3, r2
 8005e90:	f240 2162 	movw	r1, #610	; 0x262
 8005e94:	4608      	mov	r0, r1
 8005e96:	f001 fa8e 	bl	80073b6 <SUBGRF_SetDioIrqParams>
 8005e9a:	e012      	b.n	8005ec2 <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8005e9c:	4b14      	ldr	r3, [pc, #80]	; (8005ef0 <RadioIrqProcess+0x2cc>)
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	2100      	movs	r1, #0
 8005ea2:	2002      	movs	r0, #2
 8005ea4:	f001 ff44 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8005ea8:	f001 fe5c 	bl	8007b64 <RFW_Is_Init>
 8005eac:	2801      	cmp	r0, #1
 8005eae:	d108      	bne.n	8005ec2 <RadioIrqProcess+0x29e>
            RFW_ReceivePayload( );
 8005eb0:	f001 fe64 	bl	8007b7c <RFW_ReceivePayload>
 8005eb4:	e005      	b.n	8005ec2 <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8005eb6:	4b0f      	ldr	r3, [pc, #60]	; (8005ef4 <RadioIrqProcess+0x2d0>)
 8005eb8:	2201      	movs	r2, #1
 8005eba:	2100      	movs	r1, #0
 8005ebc:	2002      	movs	r0, #2
 8005ebe:	f001 ff37 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
}
 8005ec2:	b003      	add	sp, #12
 8005ec4:	bd30      	pop	{r4, r5, pc}
 8005ec6:	bf00      	nop
 8005ec8:	20000560 	.word	0x20000560
 8005ecc:	08008e30 	.word	0x08008e30
 8005ed0:	48000400 	.word	0x48000400
 8005ed4:	20000548 	.word	0x20000548
 8005ed8:	20000544 	.word	0x20000544
 8005edc:	200005bc 	.word	0x200005bc
 8005ee0:	20000444 	.word	0x20000444
 8005ee4:	20000584 	.word	0x20000584
 8005ee8:	10624dd3 	.word	0x10624dd3
 8005eec:	08008e44 	.word	0x08008e44
 8005ef0:	08008e50 	.word	0x08008e50
 8005ef4:	08008e5c 	.word	0x08008e5c
        TimerStop( &RxTimeoutTimer );
 8005ef8:	4817      	ldr	r0, [pc, #92]	; (8005f58 <RadioIrqProcess+0x334>)
 8005efa:	f002 f9c9 	bl	8008290 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8005efe:	4b17      	ldr	r3, [pc, #92]	; (8005f5c <RadioIrqProcess+0x338>)
 8005f00:	785b      	ldrb	r3, [r3, #1]
 8005f02:	b173      	cbz	r3, 8005f22 <RadioIrqProcess+0x2fe>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005f04:	4b16      	ldr	r3, [pc, #88]	; (8005f60 <RadioIrqProcess+0x33c>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d0da      	beq.n	8005ec2 <RadioIrqProcess+0x29e>
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d0d7      	beq.n	8005ec2 <RadioIrqProcess+0x29e>
            RadioEvents->RxTimeout( );
 8005f12:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8005f14:	4b13      	ldr	r3, [pc, #76]	; (8005f64 <RadioIrqProcess+0x340>)
 8005f16:	2201      	movs	r2, #1
 8005f18:	2100      	movs	r1, #0
 8005f1a:	2002      	movs	r0, #2
 8005f1c:	f001 ff08 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
 8005f20:	e7cf      	b.n	8005ec2 <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8005f22:	2000      	movs	r0, #0
 8005f24:	f001 f89a 	bl	800705c <SUBGRF_SetStandby>
 8005f28:	e7ec      	b.n	8005f04 <RadioIrqProcess+0x2e0>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8005f2a:	4b0f      	ldr	r3, [pc, #60]	; (8005f68 <RadioIrqProcess+0x344>)
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	2100      	movs	r1, #0
 8005f30:	2002      	movs	r0, #2
 8005f32:	f001 fefd 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8005f36:	4b09      	ldr	r3, [pc, #36]	; (8005f5c <RadioIrqProcess+0x338>)
 8005f38:	785b      	ldrb	r3, [r3, #1]
 8005f3a:	b143      	cbz	r3, 8005f4e <RadioIrqProcess+0x32a>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8005f3c:	4b08      	ldr	r3, [pc, #32]	; (8005f60 <RadioIrqProcess+0x33c>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d0be      	beq.n	8005ec2 <RadioIrqProcess+0x29e>
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d0bb      	beq.n	8005ec2 <RadioIrqProcess+0x29e>
            RadioEvents->RxError( );
 8005f4a:	4798      	blx	r3
}
 8005f4c:	e7b9      	b.n	8005ec2 <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8005f4e:	2000      	movs	r0, #0
 8005f50:	f001 f884 	bl	800705c <SUBGRF_SetStandby>
 8005f54:	e7f2      	b.n	8005f3c <RadioIrqProcess+0x318>
 8005f56:	bf00      	nop
 8005f58:	20000548 	.word	0x20000548
 8005f5c:	20000560 	.word	0x20000560
 8005f60:	20000544 	.word	0x20000544
 8005f64:	08008e68 	.word	0x08008e68
 8005f68:	08008e74 	.word	0x08008e74

08005f6c <RadioOnDioIrq>:
{
 8005f6c:	b508      	push	{r3, lr}
    SubgRf.RadioIrq = radioIrq;
 8005f6e:	4b03      	ldr	r3, [pc, #12]	; (8005f7c <RadioOnDioIrq+0x10>)
 8005f70:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
    RADIO_IRQ_PROCESS();
 8005f74:	f7ff fe56 	bl	8005c24 <RadioIrqProcess>
}
 8005f78:	bd08      	pop	{r3, pc}
 8005f7a:	bf00      	nop
 8005f7c:	20000560 	.word	0x20000560

08005f80 <RadioGetWakeupTime>:
{
 8005f80:	b508      	push	{r3, lr}
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8005f82:	f001 fd28 	bl	80079d6 <SUBGRF_GetRadioWakeUpTime>
}
 8005f86:	3003      	adds	r0, #3
 8005f88:	bd08      	pop	{r3, pc}

08005f8a <RadioReadRegisters>:
{
 8005f8a:	b508      	push	{r3, lr}
    SUBGRF_ReadRegisters( addr, buffer, size );
 8005f8c:	f000 fffe 	bl	8006f8c <SUBGRF_ReadRegisters>
}
 8005f90:	bd08      	pop	{r3, pc}

08005f92 <RadioWriteRegisters>:
{
 8005f92:	b508      	push	{r3, lr}
    SUBGRF_WriteRegisters( addr, buffer, size );
 8005f94:	f000 ffb8 	bl	8006f08 <SUBGRF_WriteRegisters>
}
 8005f98:	bd08      	pop	{r3, pc}

08005f9a <RadioRssi>:
{
 8005f9a:	b508      	push	{r3, lr}
    return SUBGRF_GetRssiInst( );
 8005f9c:	f001 fc6a 	bl	8007874 <SUBGRF_GetRssiInst>
}
 8005fa0:	b200      	sxth	r0, r0
 8005fa2:	bd08      	pop	{r3, pc}

08005fa4 <RadioSetTxContinuousWave>:
{
 8005fa4:	b538      	push	{r3, r4, r5, lr}
 8005fa6:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 8005fa8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005fac:	fb03 f402 	mul.w	r4, r3, r2
    SUBGRF_SetRfFrequency( freq );
 8005fb0:	f001 fa74 	bl	800749c <SUBGRF_SetRfFrequency>
    antswitchpow = SUBGRF_SetRfTxPower( power );
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	f001 fcf7 	bl	80079a8 <SUBGRF_SetRfTxPower>
 8005fba:	4605      	mov	r5, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8005fbc:	210e      	movs	r1, #14
 8005fbe:	f640 101f 	movw	r0, #2335	; 0x91f
 8005fc2:	f000 ff55 	bl	8006e70 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	4628      	mov	r0, r5
 8005fca:	f001 fcd9 	bl	8007980 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8005fce:	f001 f91f 	bl	8007210 <SUBGRF_SetTxContinuousWave>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8005fd2:	4d04      	ldr	r5, [pc, #16]	; (8005fe4 <RadioSetTxContinuousWave+0x40>)
 8005fd4:	4621      	mov	r1, r4
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	f002 f9fa 	bl	80083d0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8005fdc:	4628      	mov	r0, r5
 8005fde:	f002 f9b1 	bl	8008344 <UTIL_TIMER_Start>
}
 8005fe2:	bd38      	pop	{r3, r4, r5, pc}
 8005fe4:	200005bc 	.word	0x200005bc

08005fe8 <RadioSetChannel>:
{
 8005fe8:	b508      	push	{r3, lr}
    SUBGRF_SetRfFrequency( freq );
 8005fea:	f001 fa57 	bl	800749c <SUBGRF_SetRfFrequency>
}
 8005fee:	bd08      	pop	{r3, pc}

08005ff0 <RadioStartCad>:
{
 8005ff0:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	4b07      	ldr	r3, [pc, #28]	; (8006014 <RadioStartCad+0x24>)
 8005ff6:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 8005ffa:	f001 fcc1 	bl	8007980 <SUBGRF_SetSwitch>
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8005ffe:	2300      	movs	r3, #0
 8006000:	461a      	mov	r2, r3
 8006002:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8006006:	4608      	mov	r0, r1
 8006008:	f001 f9d5 	bl	80073b6 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 800600c:	f001 f8f4 	bl	80071f8 <SUBGRF_SetCad>
}
 8006010:	bd08      	pop	{r3, pc}
 8006012:	bf00      	nop
 8006014:	20000560 	.word	0x20000560

08006018 <RadioRx>:
{
 8006018:	b538      	push	{r3, r4, r5, lr}
 800601a:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init( ) )
 800601c:	f001 fda2 	bl	8007b64 <RFW_Is_Init>
 8006020:	2801      	cmp	r0, #1
 8006022:	d019      	beq.n	8006058 <RadioRx+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8006024:	2300      	movs	r3, #0
 8006026:	461a      	mov	r2, r3
 8006028:	f240 2162 	movw	r1, #610	; 0x262
 800602c:	4608      	mov	r0, r1
 800602e:	f001 f9c2 	bl	80073b6 <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 8006032:	b9a4      	cbnz	r4, 800605e <RadioRx+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8006034:	4c11      	ldr	r4, [pc, #68]	; (800607c <RadioRx+0x64>)
 8006036:	2100      	movs	r1, #0
 8006038:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 800603a:	4b11      	ldr	r3, [pc, #68]	; (8006080 <RadioRx+0x68>)
 800603c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006040:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8006042:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 8006046:	f001 fc9b 	bl	8007980 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 800604a:	7863      	ldrb	r3, [r4, #1]
 800604c:	b183      	cbz	r3, 8006070 <RadioRx+0x58>
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800604e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8006052:	f001 f83f 	bl	80070d4 <SUBGRF_SetRx>
}
 8006056:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit( );
 8006058:	f001 fd8c 	bl	8007b74 <RFW_ReceiveInit>
 800605c:	e7e9      	b.n	8006032 <RadioRx+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 800605e:	4d09      	ldr	r5, [pc, #36]	; (8006084 <RadioRx+0x6c>)
 8006060:	4621      	mov	r1, r4
 8006062:	4628      	mov	r0, r5
 8006064:	f002 f9b4 	bl	80083d0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8006068:	4628      	mov	r0, r5
 800606a:	f002 f96b 	bl	8008344 <UTIL_TIMER_Start>
 800606e:	e7e1      	b.n	8006034 <RadioRx+0x1c>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8006070:	4b02      	ldr	r3, [pc, #8]	; (800607c <RadioRx+0x64>)
 8006072:	6898      	ldr	r0, [r3, #8]
 8006074:	0180      	lsls	r0, r0, #6
 8006076:	f001 f82d 	bl	80070d4 <SUBGRF_SetRx>
}
 800607a:	e7ec      	b.n	8006056 <RadioRx+0x3e>
 800607c:	20000560 	.word	0x20000560
 8006080:	48000400 	.word	0x48000400
 8006084:	20000548 	.word	0x20000548

08006088 <RadioSleep>:
{
 8006088:	b508      	push	{r3, lr}
    SUBGRF_SetSleep( params );
 800608a:	f04f 0004 	mov.w	r0, #4
 800608e:	f000 ffc5 	bl	800701c <SUBGRF_SetSleep>
    RADIO_DELAY_MS( 2 );
 8006092:	2002      	movs	r0, #2
 8006094:	f7fa fe90 	bl	8000db8 <HAL_Delay>
}
 8006098:	bd08      	pop	{r3, pc}
	...

0800609c <RadioSend>:
{
 800609c:	b570      	push	{r4, r5, r6, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	4605      	mov	r5, r0
 80060a2:	460c      	mov	r4, r1
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80060a4:	2300      	movs	r3, #0
 80060a6:	461a      	mov	r2, r3
 80060a8:	f240 2101 	movw	r1, #513	; 0x201
 80060ac:	4608      	mov	r0, r1
 80060ae:	f001 f982 	bl	80073b6 <SUBGRF_SetDioIrqParams>
 80060b2:	4b5e      	ldr	r3, [pc, #376]	; (800622c <RadioSend+0x190>)
 80060b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80060b8:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80060ba:	4e5d      	ldr	r6, [pc, #372]	; (8006230 <RadioSend+0x194>)
 80060bc:	2101      	movs	r1, #1
 80060be:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 80060c2:	f001 fc5d 	bl	8007980 <SUBGRF_SetSwitch>
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80060c6:	7833      	ldrb	r3, [r6, #0]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d103      	bne.n	80060d4 <RadioSend+0x38>
 80060cc:	f896 3051 	ldrb.w	r3, [r6, #81]	; 0x51
 80060d0:	2b06      	cmp	r3, #6
 80060d2:	d013      	beq.n	80060fc <RadioSend+0x60>
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 80060d4:	f640 0089 	movw	r0, #2185	; 0x889
 80060d8:	f000 feda 	bl	8006e90 <SUBGRF_ReadRegister>
 80060dc:	f040 0104 	orr.w	r1, r0, #4
 80060e0:	b2c9      	uxtb	r1, r1
 80060e2:	f640 0089 	movw	r0, #2185	; 0x889
 80060e6:	f000 fec3 	bl	8006e70 <SUBGRF_WriteRegister>
        switch( SubgRf.Modem )
 80060ea:	4b51      	ldr	r3, [pc, #324]	; (8006230 <RadioSend+0x194>)
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	2b04      	cmp	r3, #4
 80060f0:	d819      	bhi.n	8006126 <RadioSend+0x8a>
 80060f2:	e8df f003 	tbb	[pc, r3]
 80060f6:	0e24      	.short	0x0e24
 80060f8:	5024      	.short	0x5024
 80060fa:	5d          	.byte	0x5d
 80060fb:	00          	.byte	0x00
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80060fc:	f640 0089 	movw	r0, #2185	; 0x889
 8006100:	f000 fec6 	bl	8006e90 <SUBGRF_ReadRegister>
 8006104:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8006108:	f640 0089 	movw	r0, #2185	; 0x889
 800610c:	f000 feb0 	bl	8006e70 <SUBGRF_WriteRegister>
 8006110:	e7eb      	b.n	80060ea <RadioSend+0x4e>
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8006112:	4847      	ldr	r0, [pc, #284]	; (8006230 <RadioSend+0x194>)
 8006114:	77c4      	strb	r4, [r0, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006116:	300e      	adds	r0, #14
 8006118:	f001 fb1c 	bl	8007754 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800611c:	2200      	movs	r2, #0
 800611e:	4621      	mov	r1, r4
 8006120:	4628      	mov	r0, r5
 8006122:	f000 ffcf 	bl	80070c4 <SUBGRF_SendPayload>
        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8006126:	4c43      	ldr	r4, [pc, #268]	; (8006234 <RadioSend+0x198>)
 8006128:	4b41      	ldr	r3, [pc, #260]	; (8006230 <RadioSend+0x194>)
 800612a:	6859      	ldr	r1, [r3, #4]
 800612c:	4620      	mov	r0, r4
 800612e:	f002 f94f 	bl	80083d0 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8006132:	4620      	mov	r0, r4
 8006134:	f002 f906 	bl	8008344 <UTIL_TIMER_Start>
    return RADIO_STATUS_OK;
 8006138:	2000      	movs	r0, #0
}
 800613a:	b002      	add	sp, #8
 800613c:	bd70      	pop	{r4, r5, r6, pc}
            if ( 1UL == RFW_Is_Init( ) )
 800613e:	f001 fd11 	bl	8007b64 <RFW_Is_Init>
 8006142:	2801      	cmp	r0, #1
 8006144:	d00a      	beq.n	800615c <RadioSend+0xc0>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8006146:	483a      	ldr	r0, [pc, #232]	; (8006230 <RadioSend+0x194>)
 8006148:	7584      	strb	r4, [r0, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800614a:	300e      	adds	r0, #14
 800614c:	f001 fb02 	bl	8007754 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 8006150:	2200      	movs	r2, #0
 8006152:	4621      	mov	r1, r4
 8006154:	4628      	mov	r0, r5
 8006156:	f000 ffb5 	bl	80070c4 <SUBGRF_SendPayload>
 800615a:	e7e4      	b.n	8006126 <RadioSend+0x8a>
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 800615c:	f10d 0207 	add.w	r2, sp, #7
 8006160:	4621      	mov	r1, r4
 8006162:	4628      	mov	r0, r5
 8006164:	f001 fd03 	bl	8007b6e <RFW_TransmitInit>
 8006168:	b968      	cbnz	r0, 8006186 <RadioSend+0xea>
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 800616a:	4831      	ldr	r0, [pc, #196]	; (8006230 <RadioSend+0x194>)
 800616c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006170:	7583      	strb	r3, [r0, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006172:	300e      	adds	r0, #14
 8006174:	f001 faee 	bl	8007754 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 8006178:	2200      	movs	r2, #0
 800617a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800617e:	4628      	mov	r0, r5
 8006180:	f000 ffa0 	bl	80070c4 <SUBGRF_SendPayload>
 8006184:	e7cf      	b.n	8006126 <RadioSend+0x8a>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 8006186:	4b2c      	ldr	r3, [pc, #176]	; (8006238 <RadioSend+0x19c>)
 8006188:	2201      	movs	r2, #1
 800618a:	2100      	movs	r1, #0
 800618c:	2002      	movs	r0, #2
 800618e:	f001 fdcf 	bl	8007d30 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 8006192:	2003      	movs	r0, #3
 8006194:	e7d1      	b.n	800613a <RadioSend+0x9e>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8006196:	4826      	ldr	r0, [pc, #152]	; (8006230 <RadioSend+0x194>)
 8006198:	2302      	movs	r3, #2
 800619a:	7383      	strb	r3, [r0, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 800619c:	7684      	strb	r4, [r0, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800619e:	300e      	adds	r0, #14
 80061a0:	f001 fad8 	bl	8007754 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80061a4:	2200      	movs	r2, #0
 80061a6:	4621      	mov	r1, r4
 80061a8:	4628      	mov	r0, r5
 80061aa:	f000 ff8b 	bl	80070c4 <SUBGRF_SendPayload>
            break;
 80061ae:	e7ba      	b.n	8006126 <RadioSend+0x8a>
            payload_integration( RadioBuffer, buffer, size );
 80061b0:	4622      	mov	r2, r4
 80061b2:	4629      	mov	r1, r5
 80061b4:	4821      	ldr	r0, [pc, #132]	; (800623c <RadioSend+0x1a0>)
 80061b6:	f7ff fc29 	bl	8005a0c <payload_integration>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80061ba:	4e1d      	ldr	r6, [pc, #116]	; (8006230 <RadioSend+0x194>)
 80061bc:	2302      	movs	r3, #2
 80061be:	73b3      	strb	r3, [r6, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 80061c0:	1c65      	adds	r5, r4, #1
 80061c2:	b2ed      	uxtb	r5, r5
 80061c4:	76b5      	strb	r5, [r6, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80061c6:	f106 000e 	add.w	r0, r6, #14
 80061ca:	f001 fac3 	bl	8007754 <SUBGRF_SetPacketParams>
            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 80061ce:	2100      	movs	r1, #0
 80061d0:	20f1      	movs	r0, #241	; 0xf1
 80061d2:	f7ff fc95 	bl	8005b00 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 80061d6:	2100      	movs	r1, #0
 80061d8:	20f0      	movs	r0, #240	; 0xf0
 80061da:	f7ff fc91 	bl	8005b00 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 80061de:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 80061e0:	2b64      	cmp	r3, #100	; 0x64
 80061e2:	d019      	beq.n	8006218 <RadioSend+0x17c>
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 80061e4:	21e1      	movs	r1, #225	; 0xe1
 80061e6:	20f3      	movs	r0, #243	; 0xf3
 80061e8:	f7ff fc8a 	bl	8005b00 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 80061ec:	2104      	movs	r1, #4
 80061ee:	20f2      	movs	r0, #242	; 0xf2
 80061f0:	f7ff fc86 	bl	8005b00 <RadioWrite>
            uint16_t bitNum = ( size * 8 ) + 2;
 80061f4:	00e1      	lsls	r1, r4, #3
 80061f6:	1c8c      	adds	r4, r1, #2
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 80061f8:	0a09      	lsrs	r1, r1, #8
 80061fa:	20f4      	movs	r0, #244	; 0xf4
 80061fc:	f7ff fc80 	bl	8005b00 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8006200:	f004 01fe 	and.w	r1, r4, #254	; 0xfe
 8006204:	20f5      	movs	r0, #245	; 0xf5
 8006206:	f7ff fc7b 	bl	8005b00 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 800620a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800620e:	4629      	mov	r1, r5
 8006210:	480a      	ldr	r0, [pc, #40]	; (800623c <RadioSend+0x1a0>)
 8006212:	f000 ff57 	bl	80070c4 <SUBGRF_SendPayload>
            break;
 8006216:	e786      	b.n	8006126 <RadioSend+0x8a>
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8006218:	2170      	movs	r1, #112	; 0x70
 800621a:	20f3      	movs	r0, #243	; 0xf3
 800621c:	f7ff fc70 	bl	8005b00 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8006220:	211d      	movs	r1, #29
 8006222:	20f2      	movs	r0, #242	; 0xf2
 8006224:	f7ff fc6c 	bl	8005b00 <RadioWrite>
 8006228:	e7e4      	b.n	80061f4 <RadioSend+0x158>
 800622a:	bf00      	nop
 800622c:	48000400 	.word	0x48000400
 8006230:	20000560 	.word	0x20000560
 8006234:	200005bc 	.word	0x200005bc
 8006238:	08008e84 	.word	0x08008e84
 800623c:	20000444 	.word	0x20000444

08006240 <RadioRandom>:
{
 8006240:	b508      	push	{r3, lr}
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8006242:	2300      	movs	r3, #0
 8006244:	461a      	mov	r2, r3
 8006246:	4619      	mov	r1, r3
 8006248:	4618      	mov	r0, r3
 800624a:	f001 f8b4 	bl	80073b6 <SUBGRF_SetDioIrqParams>
    rnd = SUBGRF_GetRandom();
 800624e:	f000 ff5b 	bl	8007108 <SUBGRF_GetRandom>
}
 8006252:	bd08      	pop	{r3, pc}

08006254 <RadioSetModem>:
{
 8006254:	b510      	push	{r4, lr}
 8006256:	4604      	mov	r4, r0
    SubgRf.Modem = modem;
 8006258:	4b1c      	ldr	r3, [pc, #112]	; (80062cc <RadioSetModem+0x78>)
 800625a:	7018      	strb	r0, [r3, #0]
    RFW_SetRadioModem( modem );
 800625c:	f001 fc8f 	bl	8007b7e <RFW_SetRadioModem>
    switch( modem )
 8006260:	2c05      	cmp	r4, #5
 8006262:	d804      	bhi.n	800626e <RadioSetModem+0x1a>
 8006264:	e8df f004 	tbb	[pc, r4]
 8006268:	1d03110a 	.word	0x1d03110a
 800626c:	2b24      	.short	0x2b24
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 800626e:	2003      	movs	r0, #3
 8006270:	f001 f940 	bl	80074f4 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8006274:	4b15      	ldr	r3, [pc, #84]	; (80062cc <RadioSetModem+0x78>)
 8006276:	2200      	movs	r2, #0
 8006278:	735a      	strb	r2, [r3, #13]
}
 800627a:	bd10      	pop	{r4, pc}
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800627c:	2000      	movs	r0, #0
 800627e:	f001 f939 	bl	80074f4 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8006282:	4b12      	ldr	r3, [pc, #72]	; (80062cc <RadioSetModem+0x78>)
 8006284:	2200      	movs	r2, #0
 8006286:	735a      	strb	r2, [r3, #13]
        break;
 8006288:	e7f7      	b.n	800627a <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 800628a:	2001      	movs	r0, #1
 800628c:	f001 f932 	bl	80074f4 <SUBGRF_SetPacketType>
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8006290:	4b0e      	ldr	r3, [pc, #56]	; (80062cc <RadioSetModem+0x78>)
 8006292:	7b5a      	ldrb	r2, [r3, #13]
 8006294:	7b18      	ldrb	r0, [r3, #12]
 8006296:	4282      	cmp	r2, r0
 8006298:	d0ef      	beq.n	800627a <RadioSetModem+0x26>
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 800629a:	7358      	strb	r0, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 800629c:	f000 fade 	bl	800685c <RadioSetPublicNetwork>
 80062a0:	e7eb      	b.n	800627a <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80062a2:	2002      	movs	r0, #2
 80062a4:	f001 f926 	bl	80074f4 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 80062a8:	4b08      	ldr	r3, [pc, #32]	; (80062cc <RadioSetModem+0x78>)
 80062aa:	2200      	movs	r2, #0
 80062ac:	735a      	strb	r2, [r3, #13]
        break;
 80062ae:	e7e4      	b.n	800627a <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80062b0:	2002      	movs	r0, #2
 80062b2:	f001 f91f 	bl	80074f4 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 80062b6:	4b05      	ldr	r3, [pc, #20]	; (80062cc <RadioSetModem+0x78>)
 80062b8:	2200      	movs	r2, #0
 80062ba:	735a      	strb	r2, [r3, #13]
        break;
 80062bc:	e7dd      	b.n	800627a <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80062be:	2000      	movs	r0, #0
 80062c0:	f001 f918 	bl	80074f4 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 80062c4:	4b01      	ldr	r3, [pc, #4]	; (80062cc <RadioSetModem+0x78>)
 80062c6:	2200      	movs	r2, #0
 80062c8:	735a      	strb	r2, [r3, #13]
}
 80062ca:	e7d6      	b.n	800627a <RadioSetModem+0x26>
 80062cc:	20000560 	.word	0x20000560

080062d0 <RadioSetTxGenericConfig>:
{
 80062d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062d4:	b086      	sub	sp, #24
 80062d6:	4605      	mov	r5, r0
 80062d8:	460c      	mov	r4, r1
 80062da:	4617      	mov	r7, r2
 80062dc:	461e      	mov	r6, r3
    uint8_t syncword[8] = {0};
 80062de:	2100      	movs	r1, #0
 80062e0:	9104      	str	r1, [sp, #16]
 80062e2:	9105      	str	r1, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 80062e4:	f001 fc3d 	bl	8007b62 <RFW_DeInit>
    switch( modem )
 80062e8:	2d03      	cmp	r5, #3
 80062ea:	f200 8156 	bhi.w	800659a <RadioSetTxGenericConfig+0x2ca>
 80062ee:	e8df f015 	tbh	[pc, r5, lsl #1]
 80062f2:	007a      	.short	0x007a
 80062f4:	014000dd 	.word	0x014000dd
 80062f8:	0004      	.short	0x0004
        if( config->msk.SyncWordLength > 8 )
 80062fa:	7ca2      	ldrb	r2, [r4, #18]
 80062fc:	2a08      	cmp	r2, #8
 80062fe:	f200 8159 	bhi.w	80065b4 <RadioSetTxGenericConfig+0x2e4>
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 8006302:	68a1      	ldr	r1, [r4, #8]
 8006304:	a804      	add	r0, sp, #16
 8006306:	f001 fe29 	bl	8007f5c <UTIL_MEM_cpy_8>
        if( ( config->msk.BitRate == 0 ) )
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 8154 	beq.w	80065ba <RadioSetTxGenericConfig+0x2ea>
        else if( config->msk.BitRate <= 10000 )
 8006312:	f242 7210 	movw	r2, #10000	; 0x2710
 8006316:	4293      	cmp	r3, r2
 8006318:	d823      	bhi.n	8006362 <RadioSetTxGenericConfig+0x92>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 800631a:	4bae      	ldr	r3, [pc, #696]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 800631c:	2203      	movs	r2, #3
 800631e:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8006320:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8006324:	6822      	ldr	r2, [r4, #0]
 8006326:	63da      	str	r2, [r3, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8006328:	7ce2      	ldrb	r2, [r4, #19]
 800632a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            radio_modem = MODEM_MSK;
 800632e:	2502      	movs	r5, #2
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8006330:	6863      	ldr	r3, [r4, #4]
 8006332:	00da      	lsls	r2, r3, #3
 8006334:	4ba7      	ldr	r3, [pc, #668]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 8006336:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8006338:	2204      	movs	r2, #4
 800633a:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 800633c:	7ca2      	ldrb	r2, [r4, #18]
 800633e:	00d2      	lsls	r2, r2, #3
 8006340:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8006342:	2200      	movs	r2, #0
 8006344:	751a      	strb	r2, [r3, #20]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8006346:	7da3      	ldrb	r3, [r4, #22]
 8006348:	2b02      	cmp	r3, #2
 800634a:	d018      	beq.n	800637e <RadioSetTxGenericConfig+0xae>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800634c:	7d23      	ldrb	r3, [r4, #20]
 800634e:	2b02      	cmp	r3, #2
 8006350:	d015      	beq.n	800637e <RadioSetTxGenericConfig+0xae>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8006352:	7d62      	ldrb	r2, [r4, #21]
 8006354:	4b9f      	ldr	r3, [pc, #636]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 8006356:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8006358:	7da2      	ldrb	r2, [r4, #22]
 800635a:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 800635c:	7d22      	ldrb	r2, [r4, #20]
 800635e:	755a      	strb	r2, [r3, #21]
 8006360:	e026      	b.n	80063b0 <RadioSetTxGenericConfig+0xe0>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006362:	4b9c      	ldr	r3, [pc, #624]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 8006364:	2500      	movs	r5, #0
 8006366:	739d      	strb	r5, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006368:	f883 5038 	strb.w	r5, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800636c:	6822      	ldr	r2, [r4, #0]
 800636e:	63da      	str	r2, [r3, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8006370:	7ce2      	ldrb	r2, [r4, #19]
 8006372:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8006376:	6822      	ldr	r2, [r4, #0]
 8006378:	0892      	lsrs	r2, r2, #2
 800637a:	641a      	str	r2, [r3, #64]	; 0x40
 800637c:	e7d8      	b.n	8006330 <RadioSetTxGenericConfig+0x60>
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 800637e:	7d62      	ldrb	r2, [r4, #21]
 8006380:	f102 030f 	add.w	r3, r2, #15
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b01      	cmp	r3, #1
 8006388:	d901      	bls.n	800638e <RadioSetTxGenericConfig+0xbe>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800638a:	2a01      	cmp	r2, #1
 800638c:	d128      	bne.n	80063e0 <RadioSetTxGenericConfig+0x110>
            ConfigGeneric.TxConfig = config;
 800638e:	9401      	str	r4, [sp, #4]
            ConfigGeneric.rtx = CONFIG_TX;
 8006390:	2301      	movs	r3, #1
 8006392:	f88d 300c 	strb.w	r3, [sp, #12]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8006396:	4a90      	ldr	r2, [pc, #576]	; (80065d8 <RadioSetTxGenericConfig+0x308>)
 8006398:	4b90      	ldr	r3, [pc, #576]	; (80065dc <RadioSetTxGenericConfig+0x30c>)
 800639a:	6819      	ldr	r1, [r3, #0]
 800639c:	a801      	add	r0, sp, #4
 800639e:	f001 fbdd 	bl	8007b5c <RFW_Init>
 80063a2:	b9e8      	cbnz	r0, 80063e0 <RadioSetTxGenericConfig+0x110>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80063a4:	4b8b      	ldr	r3, [pc, #556]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 80063a6:	2200      	movs	r2, #0
 80063a8:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80063aa:	2101      	movs	r1, #1
 80063ac:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80063ae:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80063b0:	f7ff fc22 	bl	8005bf8 <RadioStandby>
        RadioSetModem( radio_modem );
 80063b4:	4628      	mov	r0, r5
 80063b6:	f7ff ff4d 	bl	8006254 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80063ba:	4d86      	ldr	r5, [pc, #536]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 80063bc:	f105 0038 	add.w	r0, r5, #56	; 0x38
 80063c0:	f001 f940 	bl	8007644 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80063c4:	f105 000e 	add.w	r0, r5, #14
 80063c8:	f001 f9c4 	bl	8007754 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80063cc:	a804      	add	r0, sp, #16
 80063ce:	f000 fdab 	bl	8006f28 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 80063d2:	8a20      	ldrh	r0, [r4, #16]
 80063d4:	f000 fd7f 	bl	8006ed6 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 80063d8:	89a0      	ldrh	r0, [r4, #12]
 80063da:	f000 fdc2 	bl	8006f62 <SUBGRF_SetCrcPolynomial>
        break;
 80063de:	e0dc      	b.n	800659a <RadioSetTxGenericConfig+0x2ca>
                return -1;
 80063e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063e4:	e0e3      	b.n	80065ae <RadioSetTxGenericConfig+0x2de>
        if( config->fsk.BitRate == 0 )
 80063e6:	6823      	ldr	r3, [r4, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	f000 80e9 	beq.w	80065c0 <RadioSetTxGenericConfig+0x2f0>
        if( config->fsk.SyncWordLength > 8 )
 80063ee:	7ca2      	ldrb	r2, [r4, #18]
 80063f0:	2a08      	cmp	r2, #8
 80063f2:	f200 80e8 	bhi.w	80065c6 <RadioSetTxGenericConfig+0x2f6>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 80063f6:	68a1      	ldr	r1, [r4, #8]
 80063f8:	a804      	add	r0, sp, #16
 80063fa:	f001 fdaf 	bl	8007f5c <UTIL_MEM_cpy_8>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80063fe:	4b75      	ldr	r3, [pc, #468]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8006406:	6821      	ldr	r1, [r4, #0]
 8006408:	63d9      	str	r1, [r3, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 800640a:	7ce1      	ldrb	r1, [r4, #19]
 800640c:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8006410:	69a1      	ldr	r1, [r4, #24]
 8006412:	6419      	str	r1, [r3, #64]	; 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006414:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8006416:	6861      	ldr	r1, [r4, #4]
 8006418:	00c9      	lsls	r1, r1, #3
 800641a:	8219      	strh	r1, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800641c:	2104      	movs	r1, #4
 800641e:	7499      	strb	r1, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8006420:	7ca1      	ldrb	r1, [r4, #18]
 8006422:	00c9      	lsls	r1, r1, #3
 8006424:	74d9      	strb	r1, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8006426:	751a      	strb	r2, [r3, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8006428:	7da3      	ldrb	r3, [r4, #22]
 800642a:	2b02      	cmp	r3, #2
 800642c:	d00a      	beq.n	8006444 <RadioSetTxGenericConfig+0x174>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800642e:	7d23      	ldrb	r3, [r4, #20]
 8006430:	2b02      	cmp	r3, #2
 8006432:	d007      	beq.n	8006444 <RadioSetTxGenericConfig+0x174>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8006434:	7d62      	ldrb	r2, [r4, #21]
 8006436:	4b67      	ldr	r3, [pc, #412]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 8006438:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 800643a:	7da2      	ldrb	r2, [r4, #22]
 800643c:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 800643e:	7d22      	ldrb	r2, [r4, #20]
 8006440:	755a      	strb	r2, [r3, #21]
 8006442:	e018      	b.n	8006476 <RadioSetTxGenericConfig+0x1a6>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8006444:	7d62      	ldrb	r2, [r4, #21]
 8006446:	f102 030f 	add.w	r3, r2, #15
 800644a:	b2db      	uxtb	r3, r3
 800644c:	2b01      	cmp	r3, #1
 800644e:	d901      	bls.n	8006454 <RadioSetTxGenericConfig+0x184>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8006450:	2a01      	cmp	r2, #1
 8006452:	d128      	bne.n	80064a6 <RadioSetTxGenericConfig+0x1d6>
            ConfigGeneric.rtx = CONFIG_TX;
 8006454:	2301      	movs	r3, #1
 8006456:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.TxConfig = config;
 800645a:	9401      	str	r4, [sp, #4]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800645c:	4a5e      	ldr	r2, [pc, #376]	; (80065d8 <RadioSetTxGenericConfig+0x308>)
 800645e:	4b5f      	ldr	r3, [pc, #380]	; (80065dc <RadioSetTxGenericConfig+0x30c>)
 8006460:	6819      	ldr	r1, [r3, #0]
 8006462:	a801      	add	r0, sp, #4
 8006464:	f001 fb7a 	bl	8007b5c <RFW_Init>
 8006468:	b9e8      	cbnz	r0, 80064a6 <RadioSetTxGenericConfig+0x1d6>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800646a:	4b5a      	ldr	r3, [pc, #360]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 800646c:	2200      	movs	r2, #0
 800646e:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8006470:	2101      	movs	r1, #1
 8006472:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8006474:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8006476:	f7ff fbbf 	bl	8005bf8 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 800647a:	2000      	movs	r0, #0
 800647c:	f7ff feea 	bl	8006254 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006480:	4d54      	ldr	r5, [pc, #336]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 8006482:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8006486:	f001 f8dd 	bl	8007644 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800648a:	f105 000e 	add.w	r0, r5, #14
 800648e:	f001 f961 	bl	8007754 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8006492:	a804      	add	r0, sp, #16
 8006494:	f000 fd48 	bl	8006f28 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8006498:	8a20      	ldrh	r0, [r4, #16]
 800649a:	f000 fd1c 	bl	8006ed6 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 800649e:	89a0      	ldrh	r0, [r4, #12]
 80064a0:	f000 fd5f 	bl	8006f62 <SUBGRF_SetCrcPolynomial>
        break;
 80064a4:	e079      	b.n	800659a <RadioSetTxGenericConfig+0x2ca>
                return -1;
 80064a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064aa:	e080      	b.n	80065ae <RadioSetTxGenericConfig+0x2de>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80064ac:	4b49      	ldr	r3, [pc, #292]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80064b4:	7822      	ldrb	r2, [r4, #0]
 80064b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 80064ba:	7862      	ldrb	r2, [r4, #1]
 80064bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 80064c0:	78a2      	ldrb	r2, [r4, #2]
 80064c2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 80064c6:	78e3      	ldrb	r3, [r4, #3]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d033      	beq.n	8006534 <RadioSetTxGenericConfig+0x264>
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d036      	beq.n	800653e <RadioSetTxGenericConfig+0x26e>
 80064d0:	b35b      	cbz	r3, 800652a <RadioSetTxGenericConfig+0x25a>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80064d2:	4d40      	ldr	r5, [pc, #256]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 80064d4:	f04f 0801 	mov.w	r8, #1
 80064d8:	f885 800e 	strb.w	r8, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80064dc:	88a3      	ldrh	r3, [r4, #4]
 80064de:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80064e0:	79a3      	ldrb	r3, [r4, #6]
 80064e2:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80064e4:	79e3      	ldrb	r3, [r4, #7]
 80064e6:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80064ea:	7a23      	ldrb	r3, [r4, #8]
 80064ec:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        RadioStandby( );
 80064f0:	f7ff fb82 	bl	8005bf8 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80064f4:	4640      	mov	r0, r8
 80064f6:	f7ff fead 	bl	8006254 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80064fa:	f105 0038 	add.w	r0, r5, #56	; 0x38
 80064fe:	f001 f8a1 	bl	8007644 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006502:	f105 000e 	add.w	r0, r5, #14
 8006506:	f001 f925 	bl	8007754 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 800650a:	f895 3051 	ldrb.w	r3, [r5, #81]	; 0x51
 800650e:	2b06      	cmp	r3, #6
 8006510:	d024      	beq.n	800655c <RadioSetTxGenericConfig+0x28c>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8006512:	f640 0089 	movw	r0, #2185	; 0x889
 8006516:	f000 fcbb 	bl	8006e90 <SUBGRF_ReadRegister>
 800651a:	f040 0104 	orr.w	r1, r0, #4
 800651e:	b2c9      	uxtb	r1, r1
 8006520:	f640 0089 	movw	r0, #2185	; 0x889
 8006524:	f000 fca4 	bl	8006e70 <SUBGRF_WriteRegister>
 8006528:	e037      	b.n	800659a <RadioSetTxGenericConfig+0x2ca>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800652a:	4b2a      	ldr	r3, [pc, #168]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006532:	e7ce      	b.n	80064d2 <RadioSetTxGenericConfig+0x202>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006534:	4b27      	ldr	r3, [pc, #156]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800653c:	e7c9      	b.n	80064d2 <RadioSetTxGenericConfig+0x202>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 800653e:	7823      	ldrb	r3, [r4, #0]
 8006540:	3b0b      	subs	r3, #11
 8006542:	b2db      	uxtb	r3, r3
 8006544:	2b01      	cmp	r3, #1
 8006546:	d904      	bls.n	8006552 <RadioSetTxGenericConfig+0x282>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006548:	4b22      	ldr	r3, [pc, #136]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8006550:	e7bf      	b.n	80064d2 <RadioSetTxGenericConfig+0x202>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006552:	4b20      	ldr	r3, [pc, #128]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 8006554:	2201      	movs	r2, #1
 8006556:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800655a:	e7ba      	b.n	80064d2 <RadioSetTxGenericConfig+0x202>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 800655c:	f640 0089 	movw	r0, #2185	; 0x889
 8006560:	f000 fc96 	bl	8006e90 <SUBGRF_ReadRegister>
 8006564:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8006568:	f640 0089 	movw	r0, #2185	; 0x889
 800656c:	f000 fc80 	bl	8006e70 <SUBGRF_WriteRegister>
 8006570:	e013      	b.n	800659a <RadioSetTxGenericConfig+0x2ca>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8006572:	6823      	ldr	r3, [r4, #0]
 8006574:	3b01      	subs	r3, #1
 8006576:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800657a:	d227      	bcs.n	80065cc <RadioSetTxGenericConfig+0x2fc>
        RadioSetModem( MODEM_BPSK );
 800657c:	2003      	movs	r0, #3
 800657e:	f7ff fe69 	bl	8006254 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8006582:	4814      	ldr	r0, [pc, #80]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 8006584:	2302      	movs	r3, #2
 8006586:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 800658a:	6823      	ldr	r3, [r4, #0]
 800658c:	6483      	str	r3, [r0, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800658e:	2316      	movs	r3, #22
 8006590:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006594:	3038      	adds	r0, #56	; 0x38
 8006596:	f001 f855 	bl	8007644 <SUBGRF_SetModulationParams>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800659a:	4638      	mov	r0, r7
 800659c:	f001 fa04 	bl	80079a8 <SUBGRF_SetRfTxPower>
 80065a0:	4c0c      	ldr	r4, [pc, #48]	; (80065d4 <RadioSetTxGenericConfig+0x304>)
 80065a2:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80065a6:	f001 fae1 	bl	8007b6c <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80065aa:	6066      	str	r6, [r4, #4]
    return 0;
 80065ac:	2000      	movs	r0, #0
}
 80065ae:	b006      	add	sp, #24
 80065b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return -1;
 80065b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065b8:	e7f9      	b.n	80065ae <RadioSetTxGenericConfig+0x2de>
            return -1;
 80065ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065be:	e7f6      	b.n	80065ae <RadioSetTxGenericConfig+0x2de>
            return -1;
 80065c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065c4:	e7f3      	b.n	80065ae <RadioSetTxGenericConfig+0x2de>
            return -1;
 80065c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065ca:	e7f0      	b.n	80065ae <RadioSetTxGenericConfig+0x2de>
            return -1;
 80065cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065d0:	e7ed      	b.n	80065ae <RadioSetTxGenericConfig+0x2de>
 80065d2:	bf00      	nop
 80065d4:	20000560 	.word	0x20000560
 80065d8:	200005bc 	.word	0x200005bc
 80065dc:	20000544 	.word	0x20000544

080065e0 <RadioSetRxGenericConfig>:
{
 80065e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065e4:	b086      	sub	sp, #24
 80065e6:	4606      	mov	r6, r0
 80065e8:	460c      	mov	r4, r1
 80065ea:	4615      	mov	r5, r2
 80065ec:	461f      	mov	r7, r3
    uint8_t syncword[8] = {0};
 80065ee:	2300      	movs	r3, #0
 80065f0:	9304      	str	r3, [sp, #16]
 80065f2:	9305      	str	r3, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 80065f4:	f001 fab5 	bl	8007b62 <RFW_DeInit>
    if( rxContinuous != 0 )
 80065f8:	b105      	cbz	r5, 80065fc <RadioSetRxGenericConfig+0x1c>
        symbTimeout = 0;
 80065fa:	2700      	movs	r7, #0
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 80065fc:	3d00      	subs	r5, #0
 80065fe:	bf18      	it	ne
 8006600:	2501      	movne	r5, #1
 8006602:	4b93      	ldr	r3, [pc, #588]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 8006604:	705d      	strb	r5, [r3, #1]
    switch( modem )
 8006606:	b136      	cbz	r6, 8006616 <RadioSetRxGenericConfig+0x36>
 8006608:	2e01      	cmp	r6, #1
 800660a:	f000 808f 	beq.w	800672c <RadioSetRxGenericConfig+0x14c>
 800660e:	2000      	movs	r0, #0
}
 8006610:	b006      	add	sp, #24
 8006612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8006616:	68a3      	ldr	r3, [r4, #8]
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 810d 	beq.w	8006838 <RadioSetRxGenericConfig+0x258>
 800661e:	68e3      	ldr	r3, [r4, #12]
 8006620:	2b00      	cmp	r3, #0
 8006622:	f000 810c 	beq.w	800683e <RadioSetRxGenericConfig+0x25e>
        if( config->fsk.SyncWordLength > 8 )
 8006626:	7fa2      	ldrb	r2, [r4, #30]
 8006628:	2a08      	cmp	r2, #8
 800662a:	f200 810b 	bhi.w	8006844 <RadioSetRxGenericConfig+0x264>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 800662e:	6921      	ldr	r1, [r4, #16]
 8006630:	a804      	add	r0, sp, #16
 8006632:	f001 fc93 	bl	8007f5c <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8006636:	6820      	ldr	r0, [r4, #0]
 8006638:	3800      	subs	r0, #0
 800663a:	bf18      	it	ne
 800663c:	2001      	movne	r0, #1
 800663e:	f000 fdf5 	bl	800722c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006642:	4d83      	ldr	r5, [pc, #524]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 8006644:	2600      	movs	r6, #0
 8006646:	f885 6038 	strb.w	r6, [r5, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800664a:	68a3      	ldr	r3, [r4, #8]
 800664c:	63eb      	str	r3, [r5, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 800664e:	f894 3020 	ldrb.w	r3, [r4, #32]
 8006652:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8006656:	6860      	ldr	r0, [r4, #4]
 8006658:	f001 fa1e 	bl	8007a98 <SUBGRF_GetFskBandwidthRegValue>
 800665c:	f885 0045 	strb.w	r0, [r5, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006660:	73ae      	strb	r6, [r5, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8006662:	68e3      	ldr	r3, [r4, #12]
 8006664:	00db      	lsls	r3, r3, #3
 8006666:	822b      	strh	r3, [r5, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 8006668:	7fe3      	ldrb	r3, [r4, #31]
 800666a:	74ab      	strb	r3, [r5, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 800666c:	7fa3      	ldrb	r3, [r4, #30]
 800666e:	00db      	lsls	r3, r3, #3
 8006670:	74eb      	strb	r3, [r5, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8006672:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8006676:	752b      	strb	r3, [r5, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8006678:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 800667c:	b973      	cbnz	r3, 800669c <RadioSetRxGenericConfig+0xbc>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 800667e:	6961      	ldr	r1, [r4, #20]
 8006680:	75a9      	strb	r1, [r5, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8006682:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8006686:	2a02      	cmp	r2, #2
 8006688:	d012      	beq.n	80066b0 <RadioSetRxGenericConfig+0xd0>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800668a:	2b02      	cmp	r3, #2
 800668c:	d010      	beq.n	80066b0 <RadioSetRxGenericConfig+0xd0>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800668e:	f894 0023 	ldrb.w	r0, [r4, #35]	; 0x23
 8006692:	496f      	ldr	r1, [pc, #444]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 8006694:	75c8      	strb	r0, [r1, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8006696:	760a      	strb	r2, [r1, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8006698:	754b      	strb	r3, [r1, #21]
 800669a:	e023      	b.n	80066e4 <RadioSetRxGenericConfig+0x104>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 800669c:	2b02      	cmp	r3, #2
 800669e:	d003      	beq.n	80066a8 <RadioSetRxGenericConfig+0xc8>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80066a0:	4a6b      	ldr	r2, [pc, #428]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 80066a2:	21ff      	movs	r1, #255	; 0xff
 80066a4:	7591      	strb	r1, [r2, #22]
 80066a6:	e7ec      	b.n	8006682 <RadioSetRxGenericConfig+0xa2>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80066a8:	4a69      	ldr	r2, [pc, #420]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 80066aa:	21ff      	movs	r1, #255	; 0xff
 80066ac:	7591      	strb	r1, [r2, #22]
 80066ae:	e7e8      	b.n	8006682 <RadioSetRxGenericConfig+0xa2>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80066b0:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 80066b4:	f102 030f 	add.w	r3, r2, #15
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d901      	bls.n	80066c2 <RadioSetRxGenericConfig+0xe2>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80066be:	2a01      	cmp	r2, #1
 80066c0:	d131      	bne.n	8006726 <RadioSetRxGenericConfig+0x146>
            ConfigGeneric.rtx = CONFIG_RX;
 80066c2:	2300      	movs	r3, #0
 80066c4:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.RxConfig = config;
 80066c8:	9402      	str	r4, [sp, #8]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 80066ca:	4a62      	ldr	r2, [pc, #392]	; (8006854 <RadioSetRxGenericConfig+0x274>)
 80066cc:	4b62      	ldr	r3, [pc, #392]	; (8006858 <RadioSetRxGenericConfig+0x278>)
 80066ce:	6819      	ldr	r1, [r3, #0]
 80066d0:	a801      	add	r0, sp, #4
 80066d2:	f001 fa43 	bl	8007b5c <RFW_Init>
 80066d6:	bb30      	cbnz	r0, 8006726 <RadioSetRxGenericConfig+0x146>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80066d8:	4b5d      	ldr	r3, [pc, #372]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 80066da:	2200      	movs	r2, #0
 80066dc:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80066de:	2101      	movs	r1, #1
 80066e0:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80066e2:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80066e4:	f7ff fa88 	bl	8005bf8 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80066e8:	2000      	movs	r0, #0
 80066ea:	f7ff fdb3 	bl	8006254 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80066ee:	4d58      	ldr	r5, [pc, #352]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 80066f0:	f105 0038 	add.w	r0, r5, #56	; 0x38
 80066f4:	f000 ffa6 	bl	8007644 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80066f8:	f105 000e 	add.w	r0, r5, #14
 80066fc:	f001 f82a 	bl	8007754 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8006700:	a804      	add	r0, sp, #16
 8006702:	f000 fc11 	bl	8006f28 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8006706:	8ba0      	ldrh	r0, [r4, #28]
 8006708:	f000 fbe5 	bl	8006ed6 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 800670c:	8b20      	ldrh	r0, [r4, #24]
 800670e:	f000 fc28 	bl	8006f62 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8006712:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8006716:	fb07 f303 	mul.w	r3, r7, r3
 800671a:	68a2      	ldr	r2, [r4, #8]
 800671c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006720:	60ab      	str	r3, [r5, #8]
    return status;
 8006722:	2000      	movs	r0, #0
        break;
 8006724:	e774      	b.n	8006610 <RadioSetRxGenericConfig+0x30>
                return -1;
 8006726:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800672a:	e771      	b.n	8006610 <RadioSetRxGenericConfig+0x30>
        if( config->lora.PreambleLen == 0 )
 800672c:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 808b 	beq.w	800684a <RadioSetRxGenericConfig+0x26a>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8006734:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8006738:	2b01      	cmp	r3, #1
 800673a:	d055      	beq.n	80067e8 <RadioSetRxGenericConfig+0x208>
            MaxPayloadLength = 0xFF;
 800673c:	f04f 08ff 	mov.w	r8, #255	; 0xff
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8006740:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006742:	3800      	subs	r0, #0
 8006744:	bf18      	it	ne
 8006746:	2001      	movne	r0, #1
 8006748:	f000 fd70 	bl	800722c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800674c:	b2f8      	uxtb	r0, r7
 800674e:	f000 fd7a 	bl	8007246 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006752:	4b3f      	ldr	r3, [pc, #252]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800675a:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 800675e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8006762:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8006766:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 800676a:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
 800676e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 8006772:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 8006776:	2b01      	cmp	r3, #1
 8006778:	d03e      	beq.n	80067f8 <RadioSetRxGenericConfig+0x218>
 800677a:	2b02      	cmp	r3, #2
 800677c:	d041      	beq.n	8006802 <RadioSetRxGenericConfig+0x222>
 800677e:	b3b3      	cbz	r3, 80067ee <RadioSetRxGenericConfig+0x20e>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8006780:	4d33      	ldr	r5, [pc, #204]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 8006782:	2601      	movs	r6, #1
 8006784:	73ae      	strb	r6, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8006786:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8006788:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800678a:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 800678e:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8006790:	f885 801f 	strb.w	r8, [r5, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8006794:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8006798:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 800679c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80067a0:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        RadioStandby( );
 80067a4:	f7ff fa28 	bl	8005bf8 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80067a8:	4630      	mov	r0, r6
 80067aa:	f7ff fd53 	bl	8006254 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80067ae:	f105 0038 	add.w	r0, r5, #56	; 0x38
 80067b2:	f000 ff47 	bl	8007644 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80067b6:	f105 000e 	add.w	r0, r5, #14
 80067ba:	f000 ffcb 	bl	8007754 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80067be:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 80067c2:	42b3      	cmp	r3, r6
 80067c4:	d02d      	beq.n	8006822 <RadioSetRxGenericConfig+0x242>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80067c6:	f240 7036 	movw	r0, #1846	; 0x736
 80067ca:	f000 fb61 	bl	8006e90 <SUBGRF_ReadRegister>
 80067ce:	f040 0104 	orr.w	r1, r0, #4
 80067d2:	b2c9      	uxtb	r1, r1
 80067d4:	f240 7036 	movw	r0, #1846	; 0x736
 80067d8:	f000 fb4a 	bl	8006e70 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 80067dc:	4b1c      	ldr	r3, [pc, #112]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 80067de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80067e2:	609a      	str	r2, [r3, #8]
    return status;
 80067e4:	2000      	movs	r0, #0
        break;
 80067e6:	e713      	b.n	8006610 <RadioSetRxGenericConfig+0x30>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 80067e8:	f894 8014 	ldrb.w	r8, [r4, #20]
 80067ec:	e7a8      	b.n	8006740 <RadioSetRxGenericConfig+0x160>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80067ee:	4b18      	ldr	r3, [pc, #96]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 80067f6:	e7c3      	b.n	8006780 <RadioSetRxGenericConfig+0x1a0>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80067f8:	4b15      	ldr	r3, [pc, #84]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006800:	e7be      	b.n	8006780 <RadioSetRxGenericConfig+0x1a0>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8006802:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8006806:	3b0b      	subs	r3, #11
 8006808:	b2db      	uxtb	r3, r3
 800680a:	2b01      	cmp	r3, #1
 800680c:	d904      	bls.n	8006818 <RadioSetRxGenericConfig+0x238>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800680e:	4b10      	ldr	r3, [pc, #64]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 8006810:	2200      	movs	r2, #0
 8006812:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8006816:	e7b3      	b.n	8006780 <RadioSetRxGenericConfig+0x1a0>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006818:	4b0d      	ldr	r3, [pc, #52]	; (8006850 <RadioSetRxGenericConfig+0x270>)
 800681a:	2201      	movs	r2, #1
 800681c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8006820:	e7ae      	b.n	8006780 <RadioSetRxGenericConfig+0x1a0>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8006822:	f240 7036 	movw	r0, #1846	; 0x736
 8006826:	f000 fb33 	bl	8006e90 <SUBGRF_ReadRegister>
 800682a:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 800682e:	f240 7036 	movw	r0, #1846	; 0x736
 8006832:	f000 fb1d 	bl	8006e70 <SUBGRF_WriteRegister>
 8006836:	e7d1      	b.n	80067dc <RadioSetRxGenericConfig+0x1fc>
            return -1;
 8006838:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800683c:	e6e8      	b.n	8006610 <RadioSetRxGenericConfig+0x30>
 800683e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006842:	e6e5      	b.n	8006610 <RadioSetRxGenericConfig+0x30>
            return -1;
 8006844:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006848:	e6e2      	b.n	8006610 <RadioSetRxGenericConfig+0x30>
            return -1;
 800684a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800684e:	e6df      	b.n	8006610 <RadioSetRxGenericConfig+0x30>
 8006850:	20000560 	.word	0x20000560
 8006854:	20000548 	.word	0x20000548
 8006858:	20000544 	.word	0x20000544

0800685c <RadioSetPublicNetwork>:
{
 800685c:	b510      	push	{r4, lr}
 800685e:	4604      	mov	r4, r0
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8006860:	4b0e      	ldr	r3, [pc, #56]	; (800689c <RadioSetPublicNetwork+0x40>)
 8006862:	7318      	strb	r0, [r3, #12]
 8006864:	7358      	strb	r0, [r3, #13]
    RadioSetModem( MODEM_LORA );
 8006866:	2001      	movs	r0, #1
 8006868:	f7ff fcf4 	bl	8006254 <RadioSetModem>
    if( enable == true )
 800686c:	b154      	cbz	r4, 8006884 <RadioSetPublicNetwork+0x28>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 800686e:	2134      	movs	r1, #52	; 0x34
 8006870:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8006874:	f000 fafc 	bl	8006e70 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8006878:	2144      	movs	r1, #68	; 0x44
 800687a:	f240 7041 	movw	r0, #1857	; 0x741
 800687e:	f000 faf7 	bl	8006e70 <SUBGRF_WriteRegister>
}
 8006882:	bd10      	pop	{r4, pc}
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8006884:	2114      	movs	r1, #20
 8006886:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800688a:	f000 faf1 	bl	8006e70 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800688e:	2124      	movs	r1, #36	; 0x24
 8006890:	f240 7041 	movw	r0, #1857	; 0x741
 8006894:	f000 faec 	bl	8006e70 <SUBGRF_WriteRegister>
}
 8006898:	e7f3      	b.n	8006882 <RadioSetPublicNetwork+0x26>
 800689a:	bf00      	nop
 800689c:	20000560 	.word	0x20000560

080068a0 <RadioSetTxConfig>:
{
 80068a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068a4:	b083      	sub	sp, #12
 80068a6:	4604      	mov	r4, r0
 80068a8:	460d      	mov	r5, r1
 80068aa:	4691      	mov	r9, r2
 80068ac:	461f      	mov	r7, r3
 80068ae:	f8bd 6038 	ldrh.w	r6, [sp, #56]	; 0x38
 80068b2:	f89d 803c 	ldrb.w	r8, [sp, #60]	; 0x3c
 80068b6:	f89d a040 	ldrb.w	sl, [sp, #64]	; 0x40
    RFW_DeInit();
 80068ba:	f001 f952 	bl	8007b62 <RFW_DeInit>
    switch( modem )
 80068be:	2c01      	cmp	r4, #1
 80068c0:	d05d      	beq.n	800697e <RadioSetTxConfig+0xde>
 80068c2:	2c04      	cmp	r4, #4
 80068c4:	f000 80aa 	beq.w	8006a1c <RadioSetTxConfig+0x17c>
 80068c8:	b19c      	cbz	r4, 80068f2 <RadioSetTxConfig+0x52>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80068ca:	4628      	mov	r0, r5
 80068cc:	f001 f86c 	bl	80079a8 <SUBGRF_SetRfTxPower>
 80068d0:	4c5a      	ldr	r4, [pc, #360]	; (8006a3c <RadioSetTxConfig+0x19c>)
 80068d2:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80068d6:	210e      	movs	r1, #14
 80068d8:	f640 101f 	movw	r0, #2335	; 0x91f
 80068dc:	f000 fac8 	bl	8006e70 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80068e0:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 80068e4:	f001 f942 	bl	8007b6c <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80068e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80068ea:	6063      	str	r3, [r4, #4]
}
 80068ec:	b003      	add	sp, #12
 80068ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80068f2:	4c52      	ldr	r4, [pc, #328]	; (8006a3c <RadioSetTxConfig+0x19c>)
 80068f4:	f04f 0b00 	mov.w	fp, #0
 80068f8:	f884 b038 	strb.w	fp, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80068fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068fe:	63e3      	str	r3, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8006900:	230b      	movs	r3, #11
 8006902:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8006906:	4638      	mov	r0, r7
 8006908:	f001 f8c6 	bl	8007a98 <SUBGRF_GetFskBandwidthRegValue>
 800690c:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8006910:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006914:	f884 b00e 	strb.w	fp, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8006918:	00f6      	lsls	r6, r6, #3
 800691a:	8226      	strh	r6, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800691c:	2304      	movs	r3, #4
 800691e:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8006920:	2318      	movs	r3, #24
 8006922:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8006924:	f884 b014 	strb.w	fp, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8006928:	f088 0801 	eor.w	r8, r8, #1
 800692c:	f884 8015 	strb.w	r8, [r4, #21]
            if( crcOn == true )
 8006930:	f1ba 0f00 	cmp.w	sl, #0
 8006934:	d01f      	beq.n	8006976 <RadioSetTxConfig+0xd6>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8006936:	22f2      	movs	r2, #242	; 0xf2
 8006938:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800693a:	4c40      	ldr	r4, [pc, #256]	; (8006a3c <RadioSetTxConfig+0x19c>)
 800693c:	2301      	movs	r3, #1
 800693e:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8006940:	f7ff f95a 	bl	8005bf8 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8006944:	2000      	movs	r0, #0
 8006946:	f7ff fc85 	bl	8006254 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800694a:	f104 0038 	add.w	r0, r4, #56	; 0x38
 800694e:	f000 fe79 	bl	8007644 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006952:	f104 000e 	add.w	r0, r4, #14
 8006956:	f000 fefd 	bl	8007754 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800695a:	4a39      	ldr	r2, [pc, #228]	; (8006a40 <RadioSetTxConfig+0x1a0>)
 800695c:	466b      	mov	r3, sp
 800695e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006962:	e883 0003 	stmia.w	r3, {r0, r1}
 8006966:	4618      	mov	r0, r3
 8006968:	f000 fade 	bl	8006f28 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800696c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006970:	f000 fab1 	bl	8006ed6 <SUBGRF_SetWhiteningSeed>
            break;
 8006974:	e7a9      	b.n	80068ca <RadioSetTxConfig+0x2a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8006976:	4b31      	ldr	r3, [pc, #196]	; (8006a3c <RadioSetTxConfig+0x19c>)
 8006978:	2201      	movs	r2, #1
 800697a:	75da      	strb	r2, [r3, #23]
 800697c:	e7dd      	b.n	800693a <RadioSetTxConfig+0x9a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800697e:	4a2f      	ldr	r2, [pc, #188]	; (8006a3c <RadioSetTxConfig+0x19c>)
 8006980:	2301      	movs	r3, #1
 8006982:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8006986:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006988:	b2db      	uxtb	r3, r3
 800698a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800698e:	492d      	ldr	r1, [pc, #180]	; (8006a44 <RadioSetTxConfig+0x1a4>)
 8006990:	5dc9      	ldrb	r1, [r1, r7]
 8006992:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8006996:	f89d 1034 	ldrb.w	r1, [sp, #52]	; 0x34
 800699a:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800699e:	b91f      	cbnz	r7, 80069a8 <RadioSetTxConfig+0x108>
 80069a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069a2:	3a0b      	subs	r2, #11
 80069a4:	2a01      	cmp	r2, #1
 80069a6:	d92b      	bls.n	8006a00 <RadioSetTxConfig+0x160>
 80069a8:	2f01      	cmp	r7, #1
 80069aa:	d026      	beq.n	80069fa <RadioSetTxConfig+0x15a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80069ac:	4a23      	ldr	r2, [pc, #140]	; (8006a3c <RadioSetTxConfig+0x19c>)
 80069ae:	2100      	movs	r1, #0
 80069b0:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80069b4:	4a21      	ldr	r2, [pc, #132]	; (8006a3c <RadioSetTxConfig+0x19c>)
 80069b6:	2101      	movs	r1, #1
 80069b8:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80069ba:	3b05      	subs	r3, #5
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	428b      	cmp	r3, r1
 80069c0:	d923      	bls.n	8006a0a <RadioSetTxConfig+0x16a>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80069c2:	4b1e      	ldr	r3, [pc, #120]	; (8006a3c <RadioSetTxConfig+0x19c>)
 80069c4:	839e      	strh	r6, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80069c6:	4c1d      	ldr	r4, [pc, #116]	; (8006a3c <RadioSetTxConfig+0x19c>)
 80069c8:	f884 801e 	strb.w	r8, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80069cc:	4b1e      	ldr	r3, [pc, #120]	; (8006a48 <RadioSetTxConfig+0x1a8>)
 80069ce:	781b      	ldrb	r3, [r3, #0]
 80069d0:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80069d2:	f884 a020 	strb.w	sl, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80069d6:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 80069da:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 80069de:	f7ff f90b 	bl	8005bf8 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80069e2:	2001      	movs	r0, #1
 80069e4:	f7ff fc36 	bl	8006254 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80069e8:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80069ec:	f000 fe2a 	bl	8007644 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80069f0:	f104 000e 	add.w	r0, r4, #14
 80069f4:	f000 feae 	bl	8007754 <SUBGRF_SetPacketParams>
            break;
 80069f8:	e767      	b.n	80068ca <RadioSetTxConfig+0x2a>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80069fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069fc:	2a0c      	cmp	r2, #12
 80069fe:	d1d5      	bne.n	80069ac <RadioSetTxConfig+0x10c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8006a00:	4a0e      	ldr	r2, [pc, #56]	; (8006a3c <RadioSetTxConfig+0x19c>)
 8006a02:	2101      	movs	r1, #1
 8006a04:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 8006a08:	e7d4      	b.n	80069b4 <RadioSetTxConfig+0x114>
                if( preambleLen < 12 )
 8006a0a:	2e0b      	cmp	r6, #11
 8006a0c:	d803      	bhi.n	8006a16 <RadioSetTxConfig+0x176>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8006a0e:	4613      	mov	r3, r2
 8006a10:	220c      	movs	r2, #12
 8006a12:	839a      	strh	r2, [r3, #28]
 8006a14:	e7d7      	b.n	80069c6 <RadioSetTxConfig+0x126>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8006a16:	4b09      	ldr	r3, [pc, #36]	; (8006a3c <RadioSetTxConfig+0x19c>)
 8006a18:	839e      	strh	r6, [r3, #28]
 8006a1a:	e7d4      	b.n	80069c6 <RadioSetTxConfig+0x126>
            RadioSetModem(MODEM_SIGFOX_TX);
 8006a1c:	2004      	movs	r0, #4
 8006a1e:	f7ff fc19 	bl	8006254 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8006a22:	4806      	ldr	r0, [pc, #24]	; (8006a3c <RadioSetTxConfig+0x19c>)
 8006a24:	2302      	movs	r3, #2
 8006a26:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8006a2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a2c:	6483      	str	r3, [r0, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8006a2e:	2316      	movs	r3, #22
 8006a30:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006a34:	3038      	adds	r0, #56	; 0x38
 8006a36:	f000 fe05 	bl	8007644 <SUBGRF_SetModulationParams>
            break;
 8006a3a:	e746      	b.n	80068ca <RadioSetTxConfig+0x2a>
 8006a3c:	20000560 	.word	0x20000560
 8006a40:	080087fc 	.word	0x080087fc
 8006a44:	08008e9c 	.word	0x08008e9c
 8006a48:	20000010 	.word	0x20000010

08006a4c <RadioSetRxConfig>:
{
 8006a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a50:	b087      	sub	sp, #28
 8006a52:	4604      	mov	r4, r0
 8006a54:	460e      	mov	r6, r1
 8006a56:	4615      	mov	r5, r2
 8006a58:	9301      	str	r3, [sp, #4]
 8006a5a:	f8bd 9044 	ldrh.w	r9, [sp, #68]	; 0x44
 8006a5e:	f8bd a048 	ldrh.w	sl, [sp, #72]	; 0x48
 8006a62:	f89d 704c 	ldrb.w	r7, [sp, #76]	; 0x4c
 8006a66:	f89d b054 	ldrb.w	fp, [sp, #84]	; 0x54
 8006a6a:	f89d 8064 	ldrb.w	r8, [sp, #100]	; 0x64
    SubgRf.RxContinuous = rxContinuous;
 8006a6e:	4bb0      	ldr	r3, [pc, #704]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006a70:	f883 8001 	strb.w	r8, [r3, #1]
    RFW_DeInit();
 8006a74:	f001 f875 	bl	8007b62 <RFW_DeInit>
    if( rxContinuous == true )
 8006a78:	f1b8 0f00 	cmp.w	r8, #0
 8006a7c:	d001      	beq.n	8006a82 <RadioSetRxConfig+0x36>
        symbTimeout = 0;
 8006a7e:	f04f 0a00 	mov.w	sl, #0
    if( fixLen == true )
 8006a82:	b16f      	cbz	r7, 8006aa0 <RadioSetRxConfig+0x54>
        MaxPayloadLength = payloadLen;
 8006a84:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 8006a88:	4baa      	ldr	r3, [pc, #680]	; (8006d34 <RadioSetRxConfig+0x2e8>)
 8006a8a:	701a      	strb	r2, [r3, #0]
    switch( modem )
 8006a8c:	2c01      	cmp	r4, #1
 8006a8e:	f000 80d2 	beq.w	8006c36 <RadioSetRxConfig+0x1ea>
 8006a92:	2c05      	cmp	r4, #5
 8006a94:	d008      	beq.n	8006aa8 <RadioSetRxConfig+0x5c>
 8006a96:	2c00      	cmp	r4, #0
 8006a98:	d07c      	beq.n	8006b94 <RadioSetRxConfig+0x148>
}
 8006a9a:	b007      	add	sp, #28
 8006a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        MaxPayloadLength = 0xFF;
 8006aa0:	4ba4      	ldr	r3, [pc, #656]	; (8006d34 <RadioSetRxConfig+0x2e8>)
 8006aa2:	22ff      	movs	r2, #255	; 0xff
 8006aa4:	701a      	strb	r2, [r3, #0]
 8006aa6:	e7f1      	b.n	8006a8c <RadioSetRxConfig+0x40>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8006aa8:	2001      	movs	r0, #1
 8006aaa:	f000 fbbf 	bl	800722c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006aae:	4ca0      	ldr	r4, [pc, #640]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006ab0:	2700      	movs	r7, #0
 8006ab2:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8006ab6:	63e5      	str	r5, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8006ab8:	2309      	movs	r3, #9
 8006aba:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8006abe:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006ac2:	6423      	str	r3, [r4, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	f000 ffe7 	bl	8007a98 <SUBGRF_GetFskBandwidthRegValue>
 8006aca:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006ace:	73a7      	strb	r7, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8006ad0:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 8006ad4:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8006ad8:	74a7      	strb	r7, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8006ada:	2310      	movs	r3, #16
 8006adc:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8006ade:	7527      	strb	r7, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8006ae0:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8006ae2:	4b94      	ldr	r3, [pc, #592]	; (8006d34 <RadioSetRxConfig+0x2e8>)
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	75a3      	strb	r3, [r4, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8006aec:	7627      	strb	r7, [r4, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8006aee:	2005      	movs	r0, #5
 8006af0:	f7ff fbb0 	bl	8006254 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006af4:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8006af8:	f000 fda4 	bl	8007644 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006afc:	f104 000e 	add.w	r0, r4, #14
 8006b00:	f000 fe28 	bl	8007754 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8006b04:	ab02      	add	r3, sp, #8
 8006b06:	4a8c      	ldr	r2, [pc, #560]	; (8006d38 <RadioSetRxConfig+0x2ec>)
 8006b08:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006b0c:	e883 0003 	stmia.w	r3, {r0, r1}
 8006b10:	4618      	mov	r0, r3
 8006b12:	f000 fa09 	bl	8006f28 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8006b16:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006b1a:	f000 f9dc 	bl	8006ed6 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8006b1e:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8006b22:	f7fe ffe9 	bl	8005af8 <RadioRead>
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8006b26:	f000 01ef 	and.w	r1, r0, #239	; 0xef
 8006b2a:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8006b2e:	f7fe ffe7 	bl	8005b00 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8006b32:	2104      	movs	r1, #4
 8006b34:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8006b38:	f7fe ffe2 	bl	8005b00 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8006b3c:	f640 009b 	movw	r0, #2203	; 0x89b
 8006b40:	f7fe ffda 	bl	8005af8 <RadioRead>
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8006b44:	f000 01e3 	and.w	r1, r0, #227	; 0xe3
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8006b48:	f041 0108 	orr.w	r1, r1, #8
 8006b4c:	f640 009b 	movw	r0, #2203	; 0x89b
 8006b50:	f7fe ffd6 	bl	8005b00 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8006b54:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8006b58:	f7fe ffce 	bl	8005af8 <RadioRead>
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8006b5c:	f000 01e7 	and.w	r1, r0, #231	; 0xe7
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8006b60:	f041 0118 	orr.w	r1, r1, #24
 8006b64:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8006b68:	f7fe ffca 	bl	8005b00 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 8006b6c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8006b70:	f7fe ffc2 	bl	8005af8 <RadioRead>
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8006b74:	f000 018f 	and.w	r1, r0, #143	; 0x8f
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8006b78:	f041 0150 	orr.w	r1, r1, #80	; 0x50
 8006b7c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8006b80:	f7fe ffbe 	bl	8005b00 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8006b84:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8006b88:	fb03 f30a 	mul.w	r3, r3, sl
 8006b8c:	fbb3 f3f5 	udiv	r3, r3, r5
 8006b90:	60a3      	str	r3, [r4, #8]
            break;
 8006b92:	e782      	b.n	8006a9a <RadioSetRxConfig+0x4e>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8006b94:	2000      	movs	r0, #0
 8006b96:	f000 fb49 	bl	800722c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006b9a:	4c65      	ldr	r4, [pc, #404]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006b9c:	f04f 0800 	mov.w	r8, #0
 8006ba0:	f884 8038 	strb.w	r8, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8006ba4:	63e5      	str	r5, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8006ba6:	230b      	movs	r3, #11
 8006ba8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8006bac:	4630      	mov	r0, r6
 8006bae:	f000 ff73 	bl	8007a98 <SUBGRF_GetFskBandwidthRegValue>
 8006bb2:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006bb6:	f884 800e 	strb.w	r8, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8006bba:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 8006bbe:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8006bc2:	2304      	movs	r3, #4
 8006bc4:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8006bc6:	2318      	movs	r3, #24
 8006bc8:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8006bca:	f884 8014 	strb.w	r8, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8006bce:	f087 0701 	eor.w	r7, r7, #1
 8006bd2:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8006bd4:	4b57      	ldr	r3, [pc, #348]	; (8006d34 <RadioSetRxConfig+0x2e8>)
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	75a3      	strb	r3, [r4, #22]
            if( crcOn == true )
 8006bda:	f1bb 0f00 	cmp.w	fp, #0
 8006bde:	d026      	beq.n	8006c2e <RadioSetRxConfig+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8006be0:	22f2      	movs	r2, #242	; 0xf2
 8006be2:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8006be4:	4c52      	ldr	r4, [pc, #328]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006be6:	2301      	movs	r3, #1
 8006be8:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8006bea:	f7ff f805 	bl	8005bf8 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8006bee:	2000      	movs	r0, #0
 8006bf0:	f7ff fb30 	bl	8006254 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006bf4:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8006bf8:	f000 fd24 	bl	8007644 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006bfc:	f104 000e 	add.w	r0, r4, #14
 8006c00:	f000 fda8 	bl	8007754 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8006c04:	4a4d      	ldr	r2, [pc, #308]	; (8006d3c <RadioSetRxConfig+0x2f0>)
 8006c06:	ab04      	add	r3, sp, #16
 8006c08:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006c0c:	e883 0003 	stmia.w	r3, {r0, r1}
 8006c10:	4618      	mov	r0, r3
 8006c12:	f000 f989 	bl	8006f28 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8006c16:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006c1a:	f000 f95c 	bl	8006ed6 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8006c1e:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8006c22:	fb03 f30a 	mul.w	r3, r3, sl
 8006c26:	fbb3 f3f5 	udiv	r3, r3, r5
 8006c2a:	60a3      	str	r3, [r4, #8]
            break;
 8006c2c:	e735      	b.n	8006a9a <RadioSetRxConfig+0x4e>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8006c2e:	4b40      	ldr	r3, [pc, #256]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006c30:	2201      	movs	r2, #1
 8006c32:	75da      	strb	r2, [r3, #23]
 8006c34:	e7d6      	b.n	8006be4 <RadioSetRxConfig+0x198>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8006c36:	2000      	movs	r0, #0
 8006c38:	f000 faf8 	bl	800722c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006c3c:	4a3c      	ldr	r2, [pc, #240]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006c3e:	2301      	movs	r3, #1
 8006c40:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8006c44:	b2eb      	uxtb	r3, r5
 8006c46:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8006c4a:	493d      	ldr	r1, [pc, #244]	; (8006d40 <RadioSetRxConfig+0x2f4>)
 8006c4c:	5d89      	ldrb	r1, [r1, r6]
 8006c4e:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8006c52:	9901      	ldr	r1, [sp, #4]
 8006c54:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8006c58:	b91e      	cbnz	r6, 8006c62 <RadioSetRxConfig+0x216>
 8006c5a:	f1a5 020b 	sub.w	r2, r5, #11
 8006c5e:	2a01      	cmp	r2, #1
 8006c60:	d94b      	bls.n	8006cfa <RadioSetRxConfig+0x2ae>
 8006c62:	2e01      	cmp	r6, #1
 8006c64:	d047      	beq.n	8006cf6 <RadioSetRxConfig+0x2aa>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8006c66:	4a32      	ldr	r2, [pc, #200]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006c68:	2100      	movs	r1, #0
 8006c6a:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8006c6e:	4a30      	ldr	r2, [pc, #192]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006c70:	2101      	movs	r1, #1
 8006c72:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8006c74:	3b05      	subs	r3, #5
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	428b      	cmp	r3, r1
 8006c7a:	d943      	bls.n	8006d04 <RadioSetRxConfig+0x2b8>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8006c7c:	4b2c      	ldr	r3, [pc, #176]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006c7e:	f8a3 901c 	strh.w	r9, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8006c82:	4c2b      	ldr	r4, [pc, #172]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006c84:	77a7      	strb	r7, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8006c86:	4b2b      	ldr	r3, [pc, #172]	; (8006d34 <RadioSetRxConfig+0x2e8>)
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8006c8c:	f884 b020 	strb.w	fp, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8006c90:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 8006c94:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 8006c98:	f7fe ffae 	bl	8005bf8 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8006c9c:	2001      	movs	r0, #1
 8006c9e:	f7ff fad9 	bl	8006254 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006ca2:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8006ca6:	f000 fccd 	bl	8007644 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006caa:	f104 000e 	add.w	r0, r4, #14
 8006cae:	f000 fd51 	bl	8007754 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8006cb2:	fa5f f08a 	uxtb.w	r0, sl
 8006cb6:	f000 fac6 	bl	8007246 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 8006cba:	f640 00a3 	movw	r0, #2211	; 0x8a3
 8006cbe:	f000 f8e7 	bl	8006e90 <SUBGRF_ReadRegister>
 8006cc2:	f000 0101 	and.w	r1, r0, #1
 8006cc6:	f640 00a3 	movw	r0, #2211	; 0x8a3
 8006cca:	f000 f8d1 	bl	8006e70 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8006cce:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d021      	beq.n	8006d1a <RadioSetRxConfig+0x2ce>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8006cd6:	f240 7036 	movw	r0, #1846	; 0x736
 8006cda:	f000 f8d9 	bl	8006e90 <SUBGRF_ReadRegister>
 8006cde:	f040 0104 	orr.w	r1, r0, #4
 8006ce2:	b2c9      	uxtb	r1, r1
 8006ce4:	f240 7036 	movw	r0, #1846	; 0x736
 8006ce8:	f000 f8c2 	bl	8006e70 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8006cec:	4b10      	ldr	r3, [pc, #64]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006cee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006cf2:	609a      	str	r2, [r3, #8]
}
 8006cf4:	e6d1      	b.n	8006a9a <RadioSetRxConfig+0x4e>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8006cf6:	2d0c      	cmp	r5, #12
 8006cf8:	d1b5      	bne.n	8006c66 <RadioSetRxConfig+0x21a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8006cfa:	4a0d      	ldr	r2, [pc, #52]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006cfc:	2101      	movs	r1, #1
 8006cfe:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 8006d02:	e7b4      	b.n	8006c6e <RadioSetRxConfig+0x222>
                if( preambleLen < 12 )
 8006d04:	f1b9 0f0b 	cmp.w	r9, #11
 8006d08:	d803      	bhi.n	8006d12 <RadioSetRxConfig+0x2c6>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	220c      	movs	r2, #12
 8006d0e:	839a      	strh	r2, [r3, #28]
 8006d10:	e7b7      	b.n	8006c82 <RadioSetRxConfig+0x236>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8006d12:	4b07      	ldr	r3, [pc, #28]	; (8006d30 <RadioSetRxConfig+0x2e4>)
 8006d14:	f8a3 901c 	strh.w	r9, [r3, #28]
 8006d18:	e7b3      	b.n	8006c82 <RadioSetRxConfig+0x236>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8006d1a:	f240 7036 	movw	r0, #1846	; 0x736
 8006d1e:	f000 f8b7 	bl	8006e90 <SUBGRF_ReadRegister>
 8006d22:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8006d26:	f240 7036 	movw	r0, #1846	; 0x736
 8006d2a:	f000 f8a1 	bl	8006e70 <SUBGRF_WriteRegister>
 8006d2e:	e7dd      	b.n	8006cec <RadioSetRxConfig+0x2a0>
 8006d30:	20000560 	.word	0x20000560
 8006d34:	20000010 	.word	0x20000010
 8006d38:	08008804 	.word	0x08008804
 8006d3c:	080087fc 	.word	0x080087fc
 8006d40:	08008e9c 	.word	0x08008e9c

08006d44 <RadioIsChannelFree>:
{
 8006d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d46:	b08b      	sub	sp, #44	; 0x2c
 8006d48:	4604      	mov	r4, r0
 8006d4a:	460f      	mov	r7, r1
 8006d4c:	4616      	mov	r6, r2
 8006d4e:	461d      	mov	r5, r3
    RadioStandby( );
 8006d50:	f7fe ff52 	bl	8005bf8 <RadioStandby>
    RadioSetModem( MODEM_FSK );
 8006d54:	2000      	movs	r0, #0
 8006d56:	f7ff fa7d 	bl	8006254 <RadioSetModem>
    RadioSetChannel( freq );
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	f7ff f944 	bl	8005fe8 <RadioSetChannel>
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8006d60:	2301      	movs	r3, #1
 8006d62:	9309      	str	r3, [sp, #36]	; 0x24
 8006d64:	2400      	movs	r4, #0
 8006d66:	9408      	str	r4, [sp, #32]
 8006d68:	9407      	str	r4, [sp, #28]
 8006d6a:	9406      	str	r4, [sp, #24]
 8006d6c:	9405      	str	r4, [sp, #20]
 8006d6e:	9404      	str	r4, [sp, #16]
 8006d70:	9403      	str	r4, [sp, #12]
 8006d72:	9402      	str	r4, [sp, #8]
 8006d74:	2303      	movs	r3, #3
 8006d76:	9301      	str	r3, [sp, #4]
 8006d78:	9700      	str	r7, [sp, #0]
 8006d7a:	4623      	mov	r3, r4
 8006d7c:	f44f 7216 	mov.w	r2, #600	; 0x258
 8006d80:	4639      	mov	r1, r7
 8006d82:	4620      	mov	r0, r4
 8006d84:	f7ff fe62 	bl	8006a4c <RadioSetRxConfig>
    RadioRx( 0 );
 8006d88:	4620      	mov	r0, r4
 8006d8a:	f7ff f945 	bl	8006018 <RadioRx>
    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8006d8e:	f7ff f8f7 	bl	8005f80 <RadioGetWakeupTime>
 8006d92:	f7fa f811 	bl	8000db8 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 8006d96:	f001 fa3b 	bl	8008210 <UTIL_TIMER_GetCurrentTime>
 8006d9a:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f001 fa41 	bl	8008224 <UTIL_TIMER_GetElapsedTime>
 8006da2:	42a8      	cmp	r0, r5
 8006da4:	d206      	bcs.n	8006db4 <RadioIsChannelFree+0x70>
        rssi = RadioRssi( MODEM_FSK );
 8006da6:	2000      	movs	r0, #0
 8006da8:	f7ff f8f7 	bl	8005f9a <RadioRssi>
        if( rssi > rssiThresh )
 8006dac:	42b0      	cmp	r0, r6
 8006dae:	ddf5      	ble.n	8006d9c <RadioIsChannelFree+0x58>
            status = false;
 8006db0:	2400      	movs	r4, #0
 8006db2:	e000      	b.n	8006db6 <RadioIsChannelFree+0x72>
    bool status = true;
 8006db4:	2401      	movs	r4, #1
    RadioStandby( );
 8006db6:	f7fe ff1f 	bl	8005bf8 <RadioStandby>
}
 8006dba:	4620      	mov	r0, r4
 8006dbc:	b00b      	add	sp, #44	; 0x2c
 8006dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006dc0 <RadioInit>:
{
 8006dc0:	b570      	push	{r4, r5, r6, lr}
 8006dc2:	b082      	sub	sp, #8
    RadioEvents = events;
 8006dc4:	4b1d      	ldr	r3, [pc, #116]	; (8006e3c <RadioInit+0x7c>)
 8006dc6:	6018      	str	r0, [r3, #0]
    SubgRf.RxContinuous = false;
 8006dc8:	4d1d      	ldr	r5, [pc, #116]	; (8006e40 <RadioInit+0x80>)
 8006dca:	2400      	movs	r4, #0
 8006dcc:	706c      	strb	r4, [r5, #1]
    SubgRf.TxTimeout = 0;
 8006dce:	606c      	str	r4, [r5, #4]
    SubgRf.RxTimeout = 0;
 8006dd0:	60ac      	str	r4, [r5, #8]
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8006dd2:	65ac      	str	r4, [r5, #88]	; 0x58
    SUBGRF_Init( RadioOnDioIrq );
 8006dd4:	481b      	ldr	r0, [pc, #108]	; (8006e44 <RadioInit+0x84>)
 8006dd6:	f000 fb27 	bl	8007428 <SUBGRF_Init>
    SubgRf.PublicNetwork.Current = false;
 8006dda:	736c      	strb	r4, [r5, #13]
    SubgRf.PublicNetwork.Previous = false;
 8006ddc:	732c      	strb	r4, [r5, #12]
    SUBGRF_SetRegulatorMode( );
 8006dde:	f000 fa53 	bl	8007288 <SUBGRF_SetRegulatorMode>
    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8006de2:	4621      	mov	r1, r4
 8006de4:	4620      	mov	r0, r4
 8006de6:	f000 fd27 	bl	8007838 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8006dea:	2204      	movs	r2, #4
 8006dec:	4621      	mov	r1, r4
 8006dee:	2001      	movs	r0, #1
 8006df0:	f000 fb9a 	bl	8007528 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8006df4:	4623      	mov	r3, r4
 8006df6:	4622      	mov	r2, r4
 8006df8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006dfc:	4608      	mov	r0, r1
 8006dfe:	f000 fada 	bl	80073b6 <SUBGRF_SetDioIrqParams>
    RadioSleep();
 8006e02:	f7ff f941 	bl	8006088 <RadioSleep>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8006e06:	4e10      	ldr	r6, [pc, #64]	; (8006e48 <RadioInit+0x88>)
 8006e08:	9400      	str	r4, [sp, #0]
 8006e0a:	4b10      	ldr	r3, [pc, #64]	; (8006e4c <RadioInit+0x8c>)
 8006e0c:	4622      	mov	r2, r4
 8006e0e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006e12:	4630      	mov	r0, r6
 8006e14:	f001 f9de 	bl	80081d4 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8006e18:	4d0d      	ldr	r5, [pc, #52]	; (8006e50 <RadioInit+0x90>)
 8006e1a:	9400      	str	r4, [sp, #0]
 8006e1c:	4b0d      	ldr	r3, [pc, #52]	; (8006e54 <RadioInit+0x94>)
 8006e1e:	4622      	mov	r2, r4
 8006e20:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006e24:	4628      	mov	r0, r5
 8006e26:	f001 f9d5 	bl	80081d4 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8006e2a:	4630      	mov	r0, r6
 8006e2c:	f001 fa30 	bl	8008290 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8006e30:	4628      	mov	r0, r5
 8006e32:	f001 fa2d 	bl	8008290 <UTIL_TIMER_Stop>
}
 8006e36:	b002      	add	sp, #8
 8006e38:	bd70      	pop	{r4, r5, r6, pc}
 8006e3a:	bf00      	nop
 8006e3c:	20000544 	.word	0x20000544
 8006e40:	20000560 	.word	0x20000560
 8006e44:	08005f6d 	.word	0x08005f6d
 8006e48:	200005bc 	.word	0x200005bc
 8006e4c:	080059dd 	.word	0x080059dd
 8006e50:	20000548 	.word	0x20000548
 8006e54:	08005a05 	.word	0x08005a05

08006e58 <SUBGRF_GetOperatingMode>:
}

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
    return OperatingMode;
}
 8006e58:	4b01      	ldr	r3, [pc, #4]	; (8006e60 <SUBGRF_GetOperatingMode+0x8>)
 8006e5a:	7818      	ldrb	r0, [r3, #0]
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	200005da 	.word	0x200005da

08006e64 <SUBGRF_GetPacketType>:
}

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
    return PacketType;
}
 8006e64:	4b01      	ldr	r3, [pc, #4]	; (8006e6c <SUBGRF_GetPacketType+0x8>)
 8006e66:	7818      	ldrb	r0, [r3, #0]
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	200005db 	.word	0x200005db

08006e70 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8006e70:	b500      	push	{lr}
 8006e72:	b083      	sub	sp, #12
 8006e74:	f88d 1007 	strb.w	r1, [sp, #7]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8006e78:	2301      	movs	r3, #1
 8006e7a:	f10d 0207 	add.w	r2, sp, #7
 8006e7e:	4601      	mov	r1, r0
 8006e80:	4802      	ldr	r0, [pc, #8]	; (8006e8c <SUBGRF_WriteRegister+0x1c>)
 8006e82:	f7fd f8c3 	bl	800400c <HAL_SUBGHZ_WriteRegisters>
}
 8006e86:	b003      	add	sp, #12
 8006e88:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e8c:	200000c8 	.word	0x200000c8

08006e90 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8006e90:	b500      	push	{lr}
 8006e92:	b083      	sub	sp, #12
 8006e94:	4601      	mov	r1, r0
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8006e96:	2301      	movs	r3, #1
 8006e98:	f10d 0207 	add.w	r2, sp, #7
 8006e9c:	4803      	ldr	r0, [pc, #12]	; (8006eac <SUBGRF_ReadRegister+0x1c>)
 8006e9e:	f7fd f905 	bl	80040ac <HAL_SUBGHZ_ReadRegisters>
    return data;
}
 8006ea2:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8006ea6:	b003      	add	sp, #12
 8006ea8:	f85d fb04 	ldr.w	pc, [sp], #4
 8006eac:	200000c8 	.word	0x200000c8

08006eb0 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
}

static void Radio_SMPS_Set(uint8_t level)
{
 8006eb0:	b510      	push	{r4, lr}
 8006eb2:	4604      	mov	r4, r0
  if ( 1U == RBI_IsDCDC() )
 8006eb4:	f7fa ff1e 	bl	8001cf4 <RBI_IsDCDC>
 8006eb8:	2801      	cmp	r0, #1
 8006eba:	d000      	beq.n	8006ebe <Radio_SMPS_Set+0xe>
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
    modReg&= (~SMPS_DRV_MASK);
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
  }
}
 8006ebc:	bd10      	pop	{r4, pc}
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8006ebe:	f640 1023 	movw	r0, #2339	; 0x923
 8006ec2:	f7ff ffe5 	bl	8006e90 <SUBGRF_ReadRegister>
    modReg&= (~SMPS_DRV_MASK);
 8006ec6:	f000 01f9 	and.w	r1, r0, #249	; 0xf9
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8006eca:	4321      	orrs	r1, r4
 8006ecc:	f640 1023 	movw	r0, #2339	; 0x923
 8006ed0:	f7ff ffce 	bl	8006e70 <SUBGRF_WriteRegister>
}
 8006ed4:	e7f2      	b.n	8006ebc <Radio_SMPS_Set+0xc>

08006ed6 <SUBGRF_SetWhiteningSeed>:
{
 8006ed6:	b510      	push	{r4, lr}
 8006ed8:	4604      	mov	r4, r0
    switch( SUBGRF_GetPacketType( ) )
 8006eda:	f7ff ffc3 	bl	8006e64 <SUBGRF_GetPacketType>
 8006ede:	b100      	cbz	r0, 8006ee2 <SUBGRF_SetWhiteningSeed+0xc>
}
 8006ee0:	bd10      	pop	{r4, pc}
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8006ee2:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8006ee6:	f7ff ffd3 	bl	8006e90 <SUBGRF_ReadRegister>
 8006eea:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8006eee:	f3c4 2100 	ubfx	r1, r4, #8, #1
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8006ef2:	4301      	orrs	r1, r0
 8006ef4:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8006ef8:	f7ff ffba 	bl	8006e70 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8006efc:	b2e1      	uxtb	r1, r4
 8006efe:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8006f02:	f7ff ffb5 	bl	8006e70 <SUBGRF_WriteRegister>
}
 8006f06:	e7eb      	b.n	8006ee0 <SUBGRF_SetWhiteningSeed+0xa>

08006f08 <SUBGRF_WriteRegisters>:
{
 8006f08:	b510      	push	{r4, lr}
 8006f0a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f0c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006f10:	b672      	cpsid	i
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8006f12:	460a      	mov	r2, r1
 8006f14:	4601      	mov	r1, r0
 8006f16:	4803      	ldr	r0, [pc, #12]	; (8006f24 <SUBGRF_WriteRegisters+0x1c>)
 8006f18:	f7fd f878 	bl	800400c <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f1c:	f384 8810 	msr	PRIMASK, r4
}
 8006f20:	bd10      	pop	{r4, pc}
 8006f22:	bf00      	nop
 8006f24:	200000c8 	.word	0x200000c8

08006f28 <SUBGRF_SetSyncWord>:
{
 8006f28:	b508      	push	{r3, lr}
 8006f2a:	4601      	mov	r1, r0
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8006f2c:	2208      	movs	r2, #8
 8006f2e:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8006f32:	f7ff ffe9 	bl	8006f08 <SUBGRF_WriteRegisters>
}
 8006f36:	2000      	movs	r0, #0
 8006f38:	bd08      	pop	{r3, pc}

08006f3a <SUBGRF_SetCrcSeed>:
{
 8006f3a:	b500      	push	{lr}
 8006f3c:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8006f3e:	0a03      	lsrs	r3, r0, #8
 8006f40:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8006f44:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 8006f48:	f7ff ff8c 	bl	8006e64 <SUBGRF_GetPacketType>
 8006f4c:	b110      	cbz	r0, 8006f54 <SUBGRF_SetCrcSeed+0x1a>
}
 8006f4e:	b003      	add	sp, #12
 8006f50:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8006f54:	2202      	movs	r2, #2
 8006f56:	a901      	add	r1, sp, #4
 8006f58:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8006f5c:	f7ff ffd4 	bl	8006f08 <SUBGRF_WriteRegisters>
}
 8006f60:	e7f5      	b.n	8006f4e <SUBGRF_SetCrcSeed+0x14>

08006f62 <SUBGRF_SetCrcPolynomial>:
{
 8006f62:	b500      	push	{lr}
 8006f64:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8006f66:	0a03      	lsrs	r3, r0, #8
 8006f68:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8006f6c:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 8006f70:	f7ff ff78 	bl	8006e64 <SUBGRF_GetPacketType>
 8006f74:	b110      	cbz	r0, 8006f7c <SUBGRF_SetCrcPolynomial+0x1a>
}
 8006f76:	b003      	add	sp, #12
 8006f78:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8006f7c:	2202      	movs	r2, #2
 8006f7e:	a901      	add	r1, sp, #4
 8006f80:	f240 60be 	movw	r0, #1726	; 0x6be
 8006f84:	f7ff ffc0 	bl	8006f08 <SUBGRF_WriteRegisters>
}
 8006f88:	e7f5      	b.n	8006f76 <SUBGRF_SetCrcPolynomial+0x14>
	...

08006f8c <SUBGRF_ReadRegisters>:
{
 8006f8c:	b510      	push	{r4, lr}
 8006f8e:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f90:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006f94:	b672      	cpsid	i
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8006f96:	460a      	mov	r2, r1
 8006f98:	4601      	mov	r1, r0
 8006f9a:	4803      	ldr	r0, [pc, #12]	; (8006fa8 <SUBGRF_ReadRegisters+0x1c>)
 8006f9c:	f7fd f886 	bl	80040ac <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fa0:	f384 8810 	msr	PRIMASK, r4
}
 8006fa4:	bd10      	pop	{r4, pc}
 8006fa6:	bf00      	nop
 8006fa8:	200000c8 	.word	0x200000c8

08006fac <SUBGRF_WriteBuffer>:
{
 8006fac:	b510      	push	{r4, lr}
 8006fae:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fb0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006fb4:	b672      	cpsid	i
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8006fb6:	460a      	mov	r2, r1
 8006fb8:	4601      	mov	r1, r0
 8006fba:	4803      	ldr	r0, [pc, #12]	; (8006fc8 <SUBGRF_WriteBuffer+0x1c>)
 8006fbc:	f7fd f9d4 	bl	8004368 <HAL_SUBGHZ_WriteBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fc0:	f384 8810 	msr	PRIMASK, r4
}
 8006fc4:	bd10      	pop	{r4, pc}
 8006fc6:	bf00      	nop
 8006fc8:	200000c8 	.word	0x200000c8

08006fcc <SUBGRF_SetPayload>:
{
 8006fcc:	b508      	push	{r3, lr}
 8006fce:	460a      	mov	r2, r1
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8006fd0:	4601      	mov	r1, r0
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	f7ff ffea 	bl	8006fac <SUBGRF_WriteBuffer>
}
 8006fd8:	bd08      	pop	{r3, pc}
	...

08006fdc <SUBGRF_ReadBuffer>:
{
 8006fdc:	b510      	push	{r4, lr}
 8006fde:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fe0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006fe4:	b672      	cpsid	i
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8006fe6:	460a      	mov	r2, r1
 8006fe8:	4601      	mov	r1, r0
 8006fea:	4803      	ldr	r0, [pc, #12]	; (8006ff8 <SUBGRF_ReadBuffer+0x1c>)
 8006fec:	f7fd fa06 	bl	80043fc <HAL_SUBGHZ_ReadBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ff0:	f384 8810 	msr	PRIMASK, r4
}
 8006ff4:	bd10      	pop	{r4, pc}
 8006ff6:	bf00      	nop
 8006ff8:	200000c8 	.word	0x200000c8

08006ffc <SUBGRF_WriteCommand>:
{
 8006ffc:	b510      	push	{r4, lr}
 8006ffe:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007000:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007004:	b672      	cpsid	i
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8007006:	460a      	mov	r2, r1
 8007008:	4601      	mov	r1, r0
 800700a:	4803      	ldr	r0, [pc, #12]	; (8007018 <SUBGRF_WriteCommand+0x1c>)
 800700c:	f7fd f8a2 	bl	8004154 <HAL_SUBGHZ_ExecSetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007010:	f384 8810 	msr	PRIMASK, r4
}
 8007014:	bd10      	pop	{r4, pc}
 8007016:	bf00      	nop
 8007018:	200000c8 	.word	0x200000c8

0800701c <SUBGRF_SetSleep>:
{
 800701c:	b510      	push	{r4, lr}
 800701e:	b082      	sub	sp, #8
 8007020:	4604      	mov	r4, r0
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8007022:	2000      	movs	r0, #0
 8007024:	f7fa fe5a 	bl	8001cdc <RBI_ConfigRFSwitch>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8007028:	2002      	movs	r0, #2
 800702a:	f7ff ff41 	bl	8006eb0 <Radio_SMPS_Set>
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800702e:	f004 0304 	and.w	r3, r4, #4
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8007032:	f004 0202 	and.w	r2, r4, #2
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8007036:	4313      	orrs	r3, r2
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8007038:	f004 0401 	and.w	r4, r4, #1
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800703c:	4323      	orrs	r3, r4
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800703e:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8007042:	2201      	movs	r2, #1
 8007044:	f10d 0107 	add.w	r1, sp, #7
 8007048:	2084      	movs	r0, #132	; 0x84
 800704a:	f7ff ffd7 	bl	8006ffc <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 800704e:	4b02      	ldr	r3, [pc, #8]	; (8007058 <SUBGRF_SetSleep+0x3c>)
 8007050:	2200      	movs	r2, #0
 8007052:	701a      	strb	r2, [r3, #0]
}
 8007054:	b002      	add	sp, #8
 8007056:	bd10      	pop	{r4, pc}
 8007058:	200005da 	.word	0x200005da

0800705c <SUBGRF_SetStandby>:
{
 800705c:	b500      	push	{lr}
 800705e:	b083      	sub	sp, #12
 8007060:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8007064:	2201      	movs	r2, #1
 8007066:	f10d 0107 	add.w	r1, sp, #7
 800706a:	2080      	movs	r0, #128	; 0x80
 800706c:	f7ff ffc6 	bl	8006ffc <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8007070:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007074:	b92b      	cbnz	r3, 8007082 <SUBGRF_SetStandby+0x26>
        OperatingMode = MODE_STDBY_RC;
 8007076:	4b05      	ldr	r3, [pc, #20]	; (800708c <SUBGRF_SetStandby+0x30>)
 8007078:	2201      	movs	r2, #1
 800707a:	701a      	strb	r2, [r3, #0]
}
 800707c:	b003      	add	sp, #12
 800707e:	f85d fb04 	ldr.w	pc, [sp], #4
        OperatingMode = MODE_STDBY_XOSC;
 8007082:	4b02      	ldr	r3, [pc, #8]	; (800708c <SUBGRF_SetStandby+0x30>)
 8007084:	2202      	movs	r2, #2
 8007086:	701a      	strb	r2, [r3, #0]
}
 8007088:	e7f8      	b.n	800707c <SUBGRF_SetStandby+0x20>
 800708a:	bf00      	nop
 800708c:	200005da 	.word	0x200005da

08007090 <SUBGRF_SetTx>:
{
 8007090:	b500      	push	{lr}
 8007092:	b083      	sub	sp, #12
    OperatingMode = MODE_TX;
 8007094:	4b0a      	ldr	r3, [pc, #40]	; (80070c0 <SUBGRF_SetTx+0x30>)
 8007096:	2204      	movs	r2, #4
 8007098:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800709a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800709e:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80070a2:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80070a6:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80070aa:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80070ae:	2203      	movs	r2, #3
 80070b0:	a901      	add	r1, sp, #4
 80070b2:	2083      	movs	r0, #131	; 0x83
 80070b4:	f7ff ffa2 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80070b8:	b003      	add	sp, #12
 80070ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80070be:	bf00      	nop
 80070c0:	200005da 	.word	0x200005da

080070c4 <SUBGRF_SendPayload>:
{
 80070c4:	b510      	push	{r4, lr}
 80070c6:	4614      	mov	r4, r2
    SUBGRF_SetPayload( payload, size );
 80070c8:	f7ff ff80 	bl	8006fcc <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80070cc:	4620      	mov	r0, r4
 80070ce:	f7ff ffdf 	bl	8007090 <SUBGRF_SetTx>
}
 80070d2:	bd10      	pop	{r4, pc}

080070d4 <SUBGRF_SetRx>:
{
 80070d4:	b500      	push	{lr}
 80070d6:	b083      	sub	sp, #12
    OperatingMode = MODE_RX;
 80070d8:	4b0a      	ldr	r3, [pc, #40]	; (8007104 <SUBGRF_SetRx+0x30>)
 80070da:	2205      	movs	r2, #5
 80070dc:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80070de:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80070e2:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80070e6:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80070ea:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80070ee:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80070f2:	2203      	movs	r2, #3
 80070f4:	a901      	add	r1, sp, #4
 80070f6:	2082      	movs	r0, #130	; 0x82
 80070f8:	f7ff ff80 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80070fc:	b003      	add	sp, #12
 80070fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8007102:	bf00      	nop
 8007104:	200005da 	.word	0x200005da

08007108 <SUBGRF_GetRandom>:
{
 8007108:	b570      	push	{r4, r5, r6, lr}
 800710a:	b082      	sub	sp, #8
    uint32_t number = 0;
 800710c:	2600      	movs	r6, #0
 800710e:	9601      	str	r6, [sp, #4]
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8007110:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8007114:	f7ff febc 	bl	8006e90 <SUBGRF_ReadRegister>
 8007118:	4605      	mov	r5, r0
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800711a:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
 800711e:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8007122:	f7ff fea5 	bl	8006e70 <SUBGRF_WriteRegister>
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8007126:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800712a:	f7ff feb1 	bl	8006e90 <SUBGRF_ReadRegister>
 800712e:	4604      	mov	r4, r0
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8007130:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8007134:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8007138:	f7ff fe9a 	bl	8006e70 <SUBGRF_WriteRegister>
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800713c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8007140:	f7ff ffc8 	bl	80070d4 <SUBGRF_SetRx>
    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8007144:	2204      	movs	r2, #4
 8007146:	eb0d 0102 	add.w	r1, sp, r2
 800714a:	f640 0019 	movw	r0, #2073	; 0x819
 800714e:	f7ff ff1d 	bl	8006f8c <SUBGRF_ReadRegisters>
    SUBGRF_SetStandby( STDBY_RC );
 8007152:	4630      	mov	r0, r6
 8007154:	f7ff ff82 	bl	800705c <SUBGRF_SetStandby>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8007158:	4629      	mov	r1, r5
 800715a:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800715e:	f7ff fe87 	bl	8006e70 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8007162:	4621      	mov	r1, r4
 8007164:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8007168:	f7ff fe82 	bl	8006e70 <SUBGRF_WriteRegister>
}
 800716c:	9801      	ldr	r0, [sp, #4]
 800716e:	b002      	add	sp, #8
 8007170:	bd70      	pop	{r4, r5, r6, pc}
	...

08007174 <SUBGRF_SetRxBoosted>:
{
 8007174:	b510      	push	{r4, lr}
 8007176:	b082      	sub	sp, #8
 8007178:	4604      	mov	r4, r0
    OperatingMode = MODE_RX;
 800717a:	4b0c      	ldr	r3, [pc, #48]	; (80071ac <SUBGRF_SetRxBoosted+0x38>)
 800717c:	2205      	movs	r2, #5
 800717e:	701a      	strb	r2, [r3, #0]
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8007180:	2197      	movs	r1, #151	; 0x97
 8007182:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8007186:	f7ff fe73 	bl	8006e70 <SUBGRF_WriteRegister>
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800718a:	f3c4 4307 	ubfx	r3, r4, #16, #8
 800718e:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8007192:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8007196:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800719a:	f88d 4006 	strb.w	r4, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800719e:	2203      	movs	r2, #3
 80071a0:	a901      	add	r1, sp, #4
 80071a2:	2082      	movs	r0, #130	; 0x82
 80071a4:	f7ff ff2a 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80071a8:	b002      	add	sp, #8
 80071aa:	bd10      	pop	{r4, pc}
 80071ac:	200005da 	.word	0x200005da

080071b0 <SUBGRF_SetRxDutyCycle>:
{
 80071b0:	b500      	push	{lr}
 80071b2:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 80071b4:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80071b8:	f88d 3000 	strb.w	r3, [sp]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 80071bc:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80071c0:	f88d 3001 	strb.w	r3, [sp, #1]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 80071c4:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 80071c8:	f3c1 4307 	ubfx	r3, r1, #16, #8
 80071cc:	f88d 3003 	strb.w	r3, [sp, #3]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 80071d0:	f3c1 2307 	ubfx	r3, r1, #8, #8
 80071d4:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 80071d8:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 80071dc:	2206      	movs	r2, #6
 80071de:	4669      	mov	r1, sp
 80071e0:	2094      	movs	r0, #148	; 0x94
 80071e2:	f7ff ff0b 	bl	8006ffc <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 80071e6:	4b03      	ldr	r3, [pc, #12]	; (80071f4 <SUBGRF_SetRxDutyCycle+0x44>)
 80071e8:	2206      	movs	r2, #6
 80071ea:	701a      	strb	r2, [r3, #0]
}
 80071ec:	b003      	add	sp, #12
 80071ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80071f2:	bf00      	nop
 80071f4:	200005da 	.word	0x200005da

080071f8 <SUBGRF_SetCad>:
{
 80071f8:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 80071fa:	2200      	movs	r2, #0
 80071fc:	4611      	mov	r1, r2
 80071fe:	20c5      	movs	r0, #197	; 0xc5
 8007200:	f7ff fefc 	bl	8006ffc <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8007204:	4b01      	ldr	r3, [pc, #4]	; (800720c <SUBGRF_SetCad+0x14>)
 8007206:	2207      	movs	r2, #7
 8007208:	701a      	strb	r2, [r3, #0]
}
 800720a:	bd08      	pop	{r3, pc}
 800720c:	200005da 	.word	0x200005da

08007210 <SUBGRF_SetTxContinuousWave>:
{
 8007210:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8007212:	2200      	movs	r2, #0
 8007214:	4611      	mov	r1, r2
 8007216:	20d1      	movs	r0, #209	; 0xd1
 8007218:	f7ff fef0 	bl	8006ffc <SUBGRF_WriteCommand>
}
 800721c:	bd08      	pop	{r3, pc}

0800721e <SUBGRF_SetTxInfinitePreamble>:
{
 800721e:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8007220:	2200      	movs	r2, #0
 8007222:	4611      	mov	r1, r2
 8007224:	20d2      	movs	r0, #210	; 0xd2
 8007226:	f7ff fee9 	bl	8006ffc <SUBGRF_WriteCommand>
}
 800722a:	bd08      	pop	{r3, pc}

0800722c <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
 800722c:	b500      	push	{lr}
 800722e:	b083      	sub	sp, #12
 8007230:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8007234:	2201      	movs	r2, #1
 8007236:	f10d 0107 	add.w	r1, sp, #7
 800723a:	209f      	movs	r0, #159	; 0x9f
 800723c:	f7ff fede 	bl	8006ffc <SUBGRF_WriteCommand>
}
 8007240:	b003      	add	sp, #12
 8007242:	f85d fb04 	ldr.w	pc, [sp], #4

08007246 <SUBGRF_SetLoRaSymbNumTimeout>:
{
 8007246:	b500      	push	{lr}
 8007248:	b083      	sub	sp, #12
 800724a:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800724e:	2201      	movs	r2, #1
 8007250:	f10d 0107 	add.w	r1, sp, #7
 8007254:	20a0      	movs	r0, #160	; 0xa0
 8007256:	f7ff fed1 	bl	8006ffc <SUBGRF_WriteCommand>
    if( symbNum >= 64 )
 800725a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800725e:	2b3f      	cmp	r3, #63	; 0x3f
 8007260:	d90f      	bls.n	8007282 <SUBGRF_SetLoRaSymbNumTimeout+0x3c>
        uint8_t mant = symbNum >> 1;
 8007262:	085b      	lsrs	r3, r3, #1
        uint8_t exp  = 0;
 8007264:	2200      	movs	r2, #0
        while( mant > 31 )
 8007266:	e002      	b.n	800726e <SUBGRF_SetLoRaSymbNumTimeout+0x28>
            mant >>= 2;
 8007268:	089b      	lsrs	r3, r3, #2
            exp++;
 800726a:	3201      	adds	r2, #1
 800726c:	b2d2      	uxtb	r2, r2
        while( mant > 31 )
 800726e:	2b1f      	cmp	r3, #31
 8007270:	d8fa      	bhi.n	8007268 <SUBGRF_SetLoRaSymbNumTimeout+0x22>
        reg = exp + ( mant << 3 );
 8007272:	00d9      	lsls	r1, r3, #3
 8007274:	b2c9      	uxtb	r1, r1
 8007276:	4411      	add	r1, r2
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8007278:	b2c9      	uxtb	r1, r1
 800727a:	f240 7006 	movw	r0, #1798	; 0x706
 800727e:	f7ff fdf7 	bl	8006e70 <SUBGRF_WriteRegister>
}
 8007282:	b003      	add	sp, #12
 8007284:	f85d fb04 	ldr.w	pc, [sp], #4

08007288 <SUBGRF_SetRegulatorMode>:
{
 8007288:	b500      	push	{lr}
 800728a:	b083      	sub	sp, #12
    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 800728c:	f7fa fd32 	bl	8001cf4 <RBI_IsDCDC>
 8007290:	2801      	cmp	r0, #1
 8007292:	d00b      	beq.n	80072ac <SUBGRF_SetRegulatorMode+0x24>
        mode = USE_LDO ;
 8007294:	2300      	movs	r3, #0
 8007296:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800729a:	2201      	movs	r2, #1
 800729c:	f10d 0107 	add.w	r1, sp, #7
 80072a0:	2096      	movs	r0, #150	; 0x96
 80072a2:	f7ff feab 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80072a6:	b003      	add	sp, #12
 80072a8:	f85d fb04 	ldr.w	pc, [sp], #4
        mode = USE_DCDC ;
 80072ac:	2301      	movs	r3, #1
 80072ae:	f88d 3007 	strb.w	r3, [sp, #7]
 80072b2:	e7f2      	b.n	800729a <SUBGRF_SetRegulatorMode+0x12>

080072b4 <SUBGRF_Calibrate>:
{
 80072b4:	b500      	push	{lr}
 80072b6:	b083      	sub	sp, #12
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80072b8:	f000 0340 	and.w	r3, r0, #64	; 0x40
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80072bc:	f000 0220 	and.w	r2, r0, #32
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80072c0:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80072c2:	f000 0210 	and.w	r2, r0, #16
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80072c6:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80072c8:	f000 0208 	and.w	r2, r0, #8
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80072cc:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80072ce:	f000 0204 	and.w	r2, r0, #4
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80072d2:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80072d4:	f000 0202 	and.w	r2, r0, #2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80072d8:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 80072da:	f000 0001 	and.w	r0, r0, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80072de:	4303      	orrs	r3, r0
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80072e0:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 80072e4:	2201      	movs	r2, #1
 80072e6:	f10d 0107 	add.w	r1, sp, #7
 80072ea:	2089      	movs	r0, #137	; 0x89
 80072ec:	f7ff fe86 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80072f0:	b003      	add	sp, #12
 80072f2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080072f8 <SUBGRF_CalibrateImage>:
{
 80072f8:	b500      	push	{lr}
 80072fa:	b083      	sub	sp, #12
    if( freq > 900000000 )
 80072fc:	4b1f      	ldr	r3, [pc, #124]	; (800737c <SUBGRF_CalibrateImage+0x84>)
 80072fe:	4298      	cmp	r0, r3
 8007300:	d90d      	bls.n	800731e <SUBGRF_CalibrateImage+0x26>
        calFreq[0] = 0xE1;
 8007302:	23e1      	movs	r3, #225	; 0xe1
 8007304:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xE9;
 8007308:	23e9      	movs	r3, #233	; 0xe9
 800730a:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800730e:	2202      	movs	r2, #2
 8007310:	a901      	add	r1, sp, #4
 8007312:	2098      	movs	r0, #152	; 0x98
 8007314:	f7ff fe72 	bl	8006ffc <SUBGRF_WriteCommand>
}
 8007318:	b003      	add	sp, #12
 800731a:	f85d fb04 	ldr.w	pc, [sp], #4
    else if( freq > 850000000 )
 800731e:	4b18      	ldr	r3, [pc, #96]	; (8007380 <SUBGRF_CalibrateImage+0x88>)
 8007320:	4298      	cmp	r0, r3
 8007322:	d906      	bls.n	8007332 <SUBGRF_CalibrateImage+0x3a>
        calFreq[0] = 0xD7;
 8007324:	23d7      	movs	r3, #215	; 0xd7
 8007326:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xDB;
 800732a:	23db      	movs	r3, #219	; 0xdb
 800732c:	f88d 3005 	strb.w	r3, [sp, #5]
 8007330:	e7ed      	b.n	800730e <SUBGRF_CalibrateImage+0x16>
    else if( freq > 770000000 )
 8007332:	4b14      	ldr	r3, [pc, #80]	; (8007384 <SUBGRF_CalibrateImage+0x8c>)
 8007334:	4298      	cmp	r0, r3
 8007336:	d906      	bls.n	8007346 <SUBGRF_CalibrateImage+0x4e>
        calFreq[0] = 0xC1;
 8007338:	23c1      	movs	r3, #193	; 0xc1
 800733a:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xC5;
 800733e:	23c5      	movs	r3, #197	; 0xc5
 8007340:	f88d 3005 	strb.w	r3, [sp, #5]
 8007344:	e7e3      	b.n	800730e <SUBGRF_CalibrateImage+0x16>
    else if( freq > 460000000 )
 8007346:	4b10      	ldr	r3, [pc, #64]	; (8007388 <SUBGRF_CalibrateImage+0x90>)
 8007348:	4298      	cmp	r0, r3
 800734a:	d906      	bls.n	800735a <SUBGRF_CalibrateImage+0x62>
        calFreq[0] = 0x75;
 800734c:	2375      	movs	r3, #117	; 0x75
 800734e:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x81;
 8007352:	2381      	movs	r3, #129	; 0x81
 8007354:	f88d 3005 	strb.w	r3, [sp, #5]
 8007358:	e7d9      	b.n	800730e <SUBGRF_CalibrateImage+0x16>
    else if( freq > 425000000 )
 800735a:	4b0c      	ldr	r3, [pc, #48]	; (800738c <SUBGRF_CalibrateImage+0x94>)
 800735c:	4298      	cmp	r0, r3
 800735e:	d906      	bls.n	800736e <SUBGRF_CalibrateImage+0x76>
        calFreq[0] = 0x6B;
 8007360:	236b      	movs	r3, #107	; 0x6b
 8007362:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x6F;
 8007366:	236f      	movs	r3, #111	; 0x6f
 8007368:	f88d 3005 	strb.w	r3, [sp, #5]
 800736c:	e7cf      	b.n	800730e <SUBGRF_CalibrateImage+0x16>
        calFreq[0] = 0x29;
 800736e:	2329      	movs	r3, #41	; 0x29
 8007370:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x2B ;
 8007374:	232b      	movs	r3, #43	; 0x2b
 8007376:	f88d 3005 	strb.w	r3, [sp, #5]
 800737a:	e7c8      	b.n	800730e <SUBGRF_CalibrateImage+0x16>
 800737c:	35a4e900 	.word	0x35a4e900
 8007380:	32a9f880 	.word	0x32a9f880
 8007384:	2de54480 	.word	0x2de54480
 8007388:	1b6b0b00 	.word	0x1b6b0b00
 800738c:	1954fc40 	.word	0x1954fc40

08007390 <SUBGRF_SetPaConfig>:
{
 8007390:	b500      	push	{lr}
 8007392:	b083      	sub	sp, #12
    buf[0] = paDutyCycle;
 8007394:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = hpMax;
 8007398:	f88d 1005 	strb.w	r1, [sp, #5]
    buf[2] = deviceSel;
 800739c:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[3] = paLut;
 80073a0:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 80073a4:	2204      	movs	r2, #4
 80073a6:	eb0d 0102 	add.w	r1, sp, r2
 80073aa:	2095      	movs	r0, #149	; 0x95
 80073ac:	f7ff fe26 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80073b0:	b003      	add	sp, #12
 80073b2:	f85d fb04 	ldr.w	pc, [sp], #4

080073b6 <SUBGRF_SetDioIrqParams>:
{
 80073b6:	b500      	push	{lr}
 80073b8:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80073ba:	ea4f 2c10 	mov.w	ip, r0, lsr #8
 80073be:	f88d c000 	strb.w	ip, [sp]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80073c2:	f88d 0001 	strb.w	r0, [sp, #1]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80073c6:	0a08      	lsrs	r0, r1, #8
 80073c8:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80073cc:	f88d 1003 	strb.w	r1, [sp, #3]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80073d0:	0a11      	lsrs	r1, r2, #8
 80073d2:	f88d 1004 	strb.w	r1, [sp, #4]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 80073d6:	f88d 2005 	strb.w	r2, [sp, #5]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 80073da:	0a1a      	lsrs	r2, r3, #8
 80073dc:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 80073e0:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 80073e4:	2208      	movs	r2, #8
 80073e6:	4669      	mov	r1, sp
 80073e8:	4610      	mov	r0, r2
 80073ea:	f7ff fe07 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80073ee:	b003      	add	sp, #12
 80073f0:	f85d fb04 	ldr.w	pc, [sp], #4

080073f4 <SUBGRF_SetTcxoMode>:
{
 80073f4:	b500      	push	{lr}
 80073f6:	b083      	sub	sp, #12
    buf[0] = tcxoVoltage & 0x07;
 80073f8:	f000 0007 	and.w	r0, r0, #7
 80073fc:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8007400:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8007404:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8007408:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800740c:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8007410:	f88d 1007 	strb.w	r1, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8007414:	2204      	movs	r2, #4
 8007416:	eb0d 0102 	add.w	r1, sp, r2
 800741a:	2097      	movs	r0, #151	; 0x97
 800741c:	f7ff fdee 	bl	8006ffc <SUBGRF_WriteCommand>
}
 8007420:	b003      	add	sp, #12
 8007422:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08007428 <SUBGRF_Init>:
{
 8007428:	b508      	push	{r3, lr}
    if ( dioIrq != NULL)
 800742a:	b108      	cbz	r0, 8007430 <SUBGRF_Init+0x8>
        RadioOnDioIrqCb = dioIrq;
 800742c:	4a18      	ldr	r2, [pc, #96]	; (8007490 <SUBGRF_Init+0x68>)
 800742e:	6010      	str	r0, [r2, #0]
    RADIO_INIT();
 8007430:	f7f9 fc36 	bl	8000ca0 <MX_SUBGHZ_Init>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8007434:	2002      	movs	r0, #2
 8007436:	f7ff fd3b 	bl	8006eb0 <Radio_SMPS_Set>
    ImageCalibrated = false;
 800743a:	2000      	movs	r0, #0
 800743c:	4b15      	ldr	r3, [pc, #84]	; (8007494 <SUBGRF_Init+0x6c>)
 800743e:	7018      	strb	r0, [r3, #0]
    SUBGRF_SetStandby( STDBY_RC );
 8007440:	f7ff fe0c 	bl	800705c <SUBGRF_SetStandby>
    if (1U == RBI_IsTCXO() )
 8007444:	f7fa fc52 	bl	8001cec <RBI_IsTCXO>
 8007448:	2801      	cmp	r0, #1
 800744a:	d014      	beq.n	8007476 <SUBGRF_Init+0x4e>
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800744c:	2120      	movs	r1, #32
 800744e:	f640 1011 	movw	r0, #2321	; 0x911
 8007452:	f7ff fd0d 	bl	8006e70 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8007456:	2120      	movs	r1, #32
 8007458:	f640 1012 	movw	r0, #2322	; 0x912
 800745c:	f7ff fd08 	bl	8006e70 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8007460:	210e      	movs	r1, #14
 8007462:	f640 101f 	movw	r0, #2335	; 0x91f
 8007466:	f7ff fd03 	bl	8006e70 <SUBGRF_WriteRegister>
    RBI_Init();
 800746a:	f7fa fc33 	bl	8001cd4 <RBI_Init>
    OperatingMode = MODE_STDBY_RC;
 800746e:	4b0a      	ldr	r3, [pc, #40]	; (8007498 <SUBGRF_Init+0x70>)
 8007470:	2201      	movs	r2, #1
 8007472:	701a      	strb	r2, [r3, #0]
}
 8007474:	bd08      	pop	{r3, pc}
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8007476:	2140      	movs	r1, #64	; 0x40
 8007478:	f7ff ffbc 	bl	80073f4 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800747c:	2100      	movs	r1, #0
 800747e:	f640 1011 	movw	r0, #2321	; 0x911
 8007482:	f7ff fcf5 	bl	8006e70 <SUBGRF_WriteRegister>
        SUBGRF_Calibrate( calibParam );
 8007486:	f04f 007f 	mov.w	r0, #127	; 0x7f
 800748a:	f7ff ff13 	bl	80072b4 <SUBGRF_Calibrate>
 800748e:	e7e7      	b.n	8007460 <SUBGRF_Init+0x38>
 8007490:	200005dc 	.word	0x200005dc
 8007494:	200005d8 	.word	0x200005d8
 8007498:	200005da 	.word	0x200005da

0800749c <SUBGRF_SetRfFrequency>:
{
 800749c:	b510      	push	{r4, lr}
 800749e:	b082      	sub	sp, #8
 80074a0:	4604      	mov	r4, r0
    if( ImageCalibrated == false )
 80074a2:	4b12      	ldr	r3, [pc, #72]	; (80074ec <SUBGRF_SetRfFrequency+0x50>)
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	b1d3      	cbz	r3, 80074de <SUBGRF_SetRfFrequency+0x42>
    SX_FREQ_TO_CHANNEL(chan, frequency);
 80074a8:	4a11      	ldr	r2, [pc, #68]	; (80074f0 <SUBGRF_SetRfFrequency+0x54>)
 80074aa:	2300      	movs	r3, #0
 80074ac:	0660      	lsls	r0, r4, #25
 80074ae:	09e1      	lsrs	r1, r4, #7
 80074b0:	f7f9 f852 	bl	8000558 <__aeabi_uldivmod>
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80074b4:	0e03      	lsrs	r3, r0, #24
 80074b6:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80074ba:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80074be:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80074c2:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80074c6:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80074ca:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80074ce:	2204      	movs	r2, #4
 80074d0:	eb0d 0102 	add.w	r1, sp, r2
 80074d4:	2086      	movs	r0, #134	; 0x86
 80074d6:	f7ff fd91 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80074da:	b002      	add	sp, #8
 80074dc:	bd10      	pop	{r4, pc}
        SUBGRF_CalibrateImage( frequency );
 80074de:	f7ff ff0b 	bl	80072f8 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 80074e2:	4b02      	ldr	r3, [pc, #8]	; (80074ec <SUBGRF_SetRfFrequency+0x50>)
 80074e4:	2201      	movs	r2, #1
 80074e6:	701a      	strb	r2, [r3, #0]
 80074e8:	e7de      	b.n	80074a8 <SUBGRF_SetRfFrequency+0xc>
 80074ea:	bf00      	nop
 80074ec:	200005d8 	.word	0x200005d8
 80074f0:	01e84800 	.word	0x01e84800

080074f4 <SUBGRF_SetPacketType>:
{
 80074f4:	b500      	push	{lr}
 80074f6:	b083      	sub	sp, #12
 80074f8:	f88d 0007 	strb.w	r0, [sp, #7]
    PacketType = packetType;
 80074fc:	b2c3      	uxtb	r3, r0
 80074fe:	4a09      	ldr	r2, [pc, #36]	; (8007524 <SUBGRF_SetPacketType+0x30>)
 8007500:	7013      	strb	r3, [r2, #0]
    if( packetType == PACKET_TYPE_GFSK )
 8007502:	b143      	cbz	r3, 8007516 <SUBGRF_SetPacketType+0x22>
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8007504:	2201      	movs	r2, #1
 8007506:	f10d 0107 	add.w	r1, sp, #7
 800750a:	208a      	movs	r0, #138	; 0x8a
 800750c:	f7ff fd76 	bl	8006ffc <SUBGRF_WriteCommand>
}
 8007510:	b003      	add	sp, #12
 8007512:	f85d fb04 	ldr.w	pc, [sp], #4
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8007516:	2100      	movs	r1, #0
 8007518:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800751c:	f7ff fca8 	bl	8006e70 <SUBGRF_WriteRegister>
 8007520:	e7f0      	b.n	8007504 <SUBGRF_SetPacketType+0x10>
 8007522:	bf00      	nop
 8007524:	200005db 	.word	0x200005db

08007528 <SUBGRF_SetTxParams>:
{
 8007528:	b570      	push	{r4, r5, r6, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	460c      	mov	r4, r1
 800752e:	4616      	mov	r6, r2
    if (paSelect == RFO_LP)
 8007530:	2801      	cmp	r0, #1
 8007532:	d035      	beq.n	80075a0 <SUBGRF_SetTxParams+0x78>
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8007534:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8007538:	f7ff fcaa 	bl	8006e90 <SUBGRF_ReadRegister>
 800753c:	f040 011e 	orr.w	r1, r0, #30
 8007540:	b2c9      	uxtb	r1, r1
 8007542:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8007546:	f7ff fc93 	bl	8006e70 <SUBGRF_WriteRegister>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800754a:	2001      	movs	r0, #1
 800754c:	f7fa fbd6 	bl	8001cfc <RBI_GetRFOMaxPowerConfig>
 8007550:	4605      	mov	r5, r0
        if (power > max_power)
 8007552:	4284      	cmp	r4, r0
 8007554:	dd00      	ble.n	8007558 <SUBGRF_SetTxParams+0x30>
            power = max_power;
 8007556:	b244      	sxtb	r4, r0
        if (max_power == 20)
 8007558:	2d14      	cmp	r5, #20
 800755a:	d054      	beq.n	8007606 <SUBGRF_SetTxParams+0xde>
        else if (max_power == 17)
 800755c:	2d11      	cmp	r5, #17
 800755e:	d05c      	beq.n	800761a <SUBGRF_SetTxParams+0xf2>
        else if (max_power == 14)
 8007560:	2d0e      	cmp	r5, #14
 8007562:	d064      	beq.n	800762e <SUBGRF_SetTxParams+0x106>
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8007564:	2301      	movs	r3, #1
 8007566:	2200      	movs	r2, #0
 8007568:	2107      	movs	r1, #7
 800756a:	2004      	movs	r0, #4
 800756c:	f7ff ff10 	bl	8007390 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8007570:	1b64      	subs	r4, r4, r5
 8007572:	3416      	adds	r4, #22
 8007574:	b265      	sxtb	r5, r4
        if (power < -9)
 8007576:	f115 0f09 	cmn.w	r5, #9
 800757a:	da01      	bge.n	8007580 <SUBGRF_SetTxParams+0x58>
            power = -9;
 800757c:	f06f 0508 	mvn.w	r5, #8
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8007580:	2138      	movs	r1, #56	; 0x38
 8007582:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8007586:	f7ff fc73 	bl	8006e70 <SUBGRF_WriteRegister>
    buf[0] = power;
 800758a:	f88d 5004 	strb.w	r5, [sp, #4]
    buf[1] = (uint8_t)rampTime;
 800758e:	f88d 6005 	strb.w	r6, [sp, #5]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8007592:	2202      	movs	r2, #2
 8007594:	a901      	add	r1, sp, #4
 8007596:	208e      	movs	r0, #142	; 0x8e
 8007598:	f7ff fd30 	bl	8006ffc <SUBGRF_WriteCommand>
}
 800759c:	b002      	add	sp, #8
 800759e:	bd70      	pop	{r4, r5, r6, pc}
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 80075a0:	2000      	movs	r0, #0
 80075a2:	f7fa fbab 	bl	8001cfc <RBI_GetRFOMaxPowerConfig>
 80075a6:	4605      	mov	r5, r0
        if (power >  max_power)
 80075a8:	4284      	cmp	r4, r0
 80075aa:	dd00      	ble.n	80075ae <SUBGRF_SetTxParams+0x86>
          power = max_power;
 80075ac:	b244      	sxtb	r4, r0
        if (max_power == 14)
 80075ae:	2d0e      	cmp	r5, #14
 80075b0:	d015      	beq.n	80075de <SUBGRF_SetTxParams+0xb6>
        else if (max_power == 10)
 80075b2:	2d0a      	cmp	r5, #10
 80075b4:	d01d      	beq.n	80075f2 <SUBGRF_SetTxParams+0xca>
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 80075b6:	2301      	movs	r3, #1
 80075b8:	461a      	mov	r2, r3
 80075ba:	2100      	movs	r1, #0
 80075bc:	2007      	movs	r0, #7
 80075be:	f7ff fee7 	bl	8007390 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80075c2:	1b65      	subs	r5, r4, r5
 80075c4:	350e      	adds	r5, #14
 80075c6:	b26d      	sxtb	r5, r5
        if (power < -17)
 80075c8:	f115 0f11 	cmn.w	r5, #17
 80075cc:	da01      	bge.n	80075d2 <SUBGRF_SetTxParams+0xaa>
            power = -17;
 80075ce:	f06f 0510 	mvn.w	r5, #16
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 80075d2:	2118      	movs	r1, #24
 80075d4:	f640 00e7 	movw	r0, #2279	; 0x8e7
 80075d8:	f7ff fc4a 	bl	8006e70 <SUBGRF_WriteRegister>
 80075dc:	e7d5      	b.n	800758a <SUBGRF_SetTxParams+0x62>
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 80075de:	2301      	movs	r3, #1
 80075e0:	461a      	mov	r2, r3
 80075e2:	2100      	movs	r1, #0
 80075e4:	2004      	movs	r0, #4
 80075e6:	f7ff fed3 	bl	8007390 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80075ea:	1b65      	subs	r5, r4, r5
 80075ec:	350e      	adds	r5, #14
 80075ee:	b26d      	sxtb	r5, r5
 80075f0:	e7ea      	b.n	80075c8 <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 80075f2:	2301      	movs	r3, #1
 80075f4:	461a      	mov	r2, r3
 80075f6:	2100      	movs	r1, #0
 80075f8:	4618      	mov	r0, r3
 80075fa:	f7ff fec9 	bl	8007390 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 80075fe:	1b65      	subs	r5, r4, r5
 8007600:	350d      	adds	r5, #13
 8007602:	b26d      	sxtb	r5, r5
 8007604:	e7e0      	b.n	80075c8 <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8007606:	2301      	movs	r3, #1
 8007608:	2200      	movs	r2, #0
 800760a:	2105      	movs	r1, #5
 800760c:	2003      	movs	r0, #3
 800760e:	f7ff febf 	bl	8007390 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8007612:	1b65      	subs	r5, r4, r5
 8007614:	3516      	adds	r5, #22
 8007616:	b26d      	sxtb	r5, r5
 8007618:	e7ad      	b.n	8007576 <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 800761a:	2301      	movs	r3, #1
 800761c:	2200      	movs	r2, #0
 800761e:	2103      	movs	r1, #3
 8007620:	2002      	movs	r0, #2
 8007622:	f7ff feb5 	bl	8007390 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8007626:	1b65      	subs	r5, r4, r5
 8007628:	3516      	adds	r5, #22
 800762a:	b26d      	sxtb	r5, r5
 800762c:	e7a3      	b.n	8007576 <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800762e:	2301      	movs	r3, #1
 8007630:	2200      	movs	r2, #0
 8007632:	2102      	movs	r1, #2
 8007634:	4608      	mov	r0, r1
 8007636:	f7ff feab 	bl	8007390 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800763a:	1b65      	subs	r5, r4, r5
 800763c:	350e      	adds	r5, #14
 800763e:	b26d      	sxtb	r5, r5
 8007640:	e799      	b.n	8007576 <SUBGRF_SetTxParams+0x4e>
	...

08007644 <SUBGRF_SetModulationParams>:
{
 8007644:	b510      	push	{r4, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	4604      	mov	r4, r0
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800764a:	4b3e      	ldr	r3, [pc, #248]	; (8007744 <SUBGRF_SetModulationParams+0x100>)
 800764c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007650:	ab02      	add	r3, sp, #8
 8007652:	e903 0003 	stmdb	r3, {r0, r1}
    if( PacketType != modulationParams->PacketType )
 8007656:	7820      	ldrb	r0, [r4, #0]
 8007658:	4b3b      	ldr	r3, [pc, #236]	; (8007748 <SUBGRF_SetModulationParams+0x104>)
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	4298      	cmp	r0, r3
 800765e:	d106      	bne.n	800766e <SUBGRF_SetModulationParams+0x2a>
    switch( modulationParams->PacketType )
 8007660:	7823      	ldrb	r3, [r4, #0]
 8007662:	2b03      	cmp	r3, #3
 8007664:	d82c      	bhi.n	80076c0 <SUBGRF_SetModulationParams+0x7c>
 8007666:	e8df f003 	tbb	[pc, r3]
 800766a:	4205      	.short	0x4205
 800766c:	542d      	.short	0x542d
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800766e:	f7ff ff41 	bl	80074f4 <SUBGRF_SetPacketType>
 8007672:	e7f5      	b.n	8007660 <SUBGRF_SetModulationParams+0x1c>
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8007674:	6862      	ldr	r2, [r4, #4]
 8007676:	4b35      	ldr	r3, [pc, #212]	; (800774c <SUBGRF_SetModulationParams+0x108>)
 8007678:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800767c:	0c1a      	lsrs	r2, r3, #16
 800767e:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8007682:	0a1a      	lsrs	r2, r3, #8
 8007684:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8007688:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800768c:	7b23      	ldrb	r3, [r4, #12]
 800768e:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8007692:	7b63      	ldrb	r3, [r4, #13]
 8007694:	f88d 3004 	strb.w	r3, [sp, #4]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8007698:	68a1      	ldr	r1, [r4, #8]
 800769a:	4a2d      	ldr	r2, [pc, #180]	; (8007750 <SUBGRF_SetModulationParams+0x10c>)
 800769c:	2300      	movs	r3, #0
 800769e:	0648      	lsls	r0, r1, #25
 80076a0:	09c9      	lsrs	r1, r1, #7
 80076a2:	f7f8 ff59 	bl	8000558 <__aeabi_uldivmod>
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 80076a6:	0c03      	lsrs	r3, r0, #16
 80076a8:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80076ac:	0a03      	lsrs	r3, r0, #8
 80076ae:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[7] = ( tempVal& 0xFF );
 80076b2:	f88d 0007 	strb.w	r0, [sp, #7]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80076b6:	2208      	movs	r2, #8
 80076b8:	4669      	mov	r1, sp
 80076ba:	208b      	movs	r0, #139	; 0x8b
 80076bc:	f7ff fc9e 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80076c0:	b002      	add	sp, #8
 80076c2:	bd10      	pop	{r4, pc}
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80076c4:	6922      	ldr	r2, [r4, #16]
 80076c6:	4b21      	ldr	r3, [pc, #132]	; (800774c <SUBGRF_SetModulationParams+0x108>)
 80076c8:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80076cc:	0c1a      	lsrs	r2, r3, #16
 80076ce:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80076d2:	0a1a      	lsrs	r2, r3, #8
 80076d4:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 80076d8:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80076dc:	7d23      	ldrb	r3, [r4, #20]
 80076de:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80076e2:	2204      	movs	r2, #4
 80076e4:	4669      	mov	r1, sp
 80076e6:	208b      	movs	r0, #139	; 0x8b
 80076e8:	f7ff fc88 	bl	8006ffc <SUBGRF_WriteCommand>
        break;
 80076ec:	e7e8      	b.n	80076c0 <SUBGRF_SetModulationParams+0x7c>
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80076ee:	7e23      	ldrb	r3, [r4, #24]
 80076f0:	f88d 3000 	strb.w	r3, [sp]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80076f4:	7e63      	ldrb	r3, [r4, #25]
 80076f6:	f88d 3001 	strb.w	r3, [sp, #1]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 80076fa:	7ea3      	ldrb	r3, [r4, #26]
 80076fc:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8007700:	7ee3      	ldrb	r3, [r4, #27]
 8007702:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8007706:	2204      	movs	r2, #4
 8007708:	4669      	mov	r1, sp
 800770a:	208b      	movs	r0, #139	; 0x8b
 800770c:	f7ff fc76 	bl	8006ffc <SUBGRF_WriteCommand>
        break;
 8007710:	e7d6      	b.n	80076c0 <SUBGRF_SetModulationParams+0x7c>
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8007712:	6862      	ldr	r2, [r4, #4]
 8007714:	4b0d      	ldr	r3, [pc, #52]	; (800774c <SUBGRF_SetModulationParams+0x108>)
 8007716:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800771a:	0c1a      	lsrs	r2, r3, #16
 800771c:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8007720:	0a1a      	lsrs	r2, r3, #8
 8007722:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8007726:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800772a:	7b23      	ldrb	r3, [r4, #12]
 800772c:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8007730:	7b63      	ldrb	r3, [r4, #13]
 8007732:	f88d 3004 	strb.w	r3, [sp, #4]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8007736:	2205      	movs	r2, #5
 8007738:	4669      	mov	r1, sp
 800773a:	208b      	movs	r0, #139	; 0x8b
 800773c:	f7ff fc5e 	bl	8006ffc <SUBGRF_WriteCommand>
}
 8007740:	e7be      	b.n	80076c0 <SUBGRF_SetModulationParams+0x7c>
 8007742:	bf00      	nop
 8007744:	0800880c 	.word	0x0800880c
 8007748:	200005db 	.word	0x200005db
 800774c:	3d090000 	.word	0x3d090000
 8007750:	01e84800 	.word	0x01e84800

08007754 <SUBGRF_SetPacketParams>:
{
 8007754:	b510      	push	{r4, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	4604      	mov	r4, r0
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800775a:	ab01      	add	r3, sp, #4
 800775c:	4a33      	ldr	r2, [pc, #204]	; (800782c <SUBGRF_SetPacketParams+0xd8>)
 800775e:	ca07      	ldmia	r2, {r0, r1, r2}
 8007760:	c303      	stmia	r3!, {r0, r1}
 8007762:	701a      	strb	r2, [r3, #0]
    if( PacketType != packetParams->PacketType )
 8007764:	7820      	ldrb	r0, [r4, #0]
 8007766:	4b32      	ldr	r3, [pc, #200]	; (8007830 <SUBGRF_SetPacketParams+0xdc>)
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	4298      	cmp	r0, r3
 800776c:	d106      	bne.n	800777c <SUBGRF_SetPacketParams+0x28>
    switch( packetParams->PacketType )
 800776e:	7823      	ldrb	r3, [r4, #0]
 8007770:	2b03      	cmp	r3, #3
 8007772:	d82a      	bhi.n	80077ca <SUBGRF_SetPacketParams+0x76>
 8007774:	e8df f003 	tbb	[pc, r3]
 8007778:	053f4405 	.word	0x053f4405
        SUBGRF_SetPacketType( packetParams->PacketType );
 800777c:	f7ff feba 	bl	80074f4 <SUBGRF_SetPacketType>
 8007780:	e7f5      	b.n	800776e <SUBGRF_SetPacketParams+0x1a>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8007782:	7a63      	ldrb	r3, [r4, #9]
 8007784:	2bf1      	cmp	r3, #241	; 0xf1
 8007786:	d022      	beq.n	80077ce <SUBGRF_SetPacketParams+0x7a>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8007788:	2bf2      	cmp	r3, #242	; 0xf2
 800778a:	d02a      	beq.n	80077e2 <SUBGRF_SetPacketParams+0x8e>
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800778c:	8862      	ldrh	r2, [r4, #2]
 800778e:	0a11      	lsrs	r1, r2, #8
 8007790:	f88d 1004 	strb.w	r1, [sp, #4]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8007794:	f88d 2005 	strb.w	r2, [sp, #5]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8007798:	7922      	ldrb	r2, [r4, #4]
 800779a:	f88d 2006 	strb.w	r2, [sp, #6]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800779e:	7962      	ldrb	r2, [r4, #5]
 80077a0:	f88d 2007 	strb.w	r2, [sp, #7]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 80077a4:	79a2      	ldrb	r2, [r4, #6]
 80077a6:	f88d 2008 	strb.w	r2, [sp, #8]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80077aa:	79e2      	ldrb	r2, [r4, #7]
 80077ac:	f88d 2009 	strb.w	r2, [sp, #9]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80077b0:	7a22      	ldrb	r2, [r4, #8]
 80077b2:	f88d 200a 	strb.w	r2, [sp, #10]
        buf[7] = crcVal;
 80077b6:	f88d 300b 	strb.w	r3, [sp, #11]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 80077ba:	7aa3      	ldrb	r3, [r4, #10]
 80077bc:	f88d 300c 	strb.w	r3, [sp, #12]
        n = 9;
 80077c0:	2209      	movs	r2, #9
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80077c2:	a901      	add	r1, sp, #4
 80077c4:	208c      	movs	r0, #140	; 0x8c
 80077c6:	f7ff fc19 	bl	8006ffc <SUBGRF_WriteCommand>
}
 80077ca:	b004      	add	sp, #16
 80077cc:	bd10      	pop	{r4, pc}
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 80077ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80077d2:	f7ff fbb2 	bl	8006f3a <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 80077d6:	f248 0005 	movw	r0, #32773	; 0x8005
 80077da:	f7ff fbc2 	bl	8006f62 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80077de:	2302      	movs	r3, #2
 80077e0:	e7d4      	b.n	800778c <SUBGRF_SetPacketParams+0x38>
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80077e2:	f641 500f 	movw	r0, #7439	; 0x1d0f
 80077e6:	f7ff fba8 	bl	8006f3a <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80077ea:	f241 0021 	movw	r0, #4129	; 0x1021
 80077ee:	f7ff fbb8 	bl	8006f62 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80077f2:	2306      	movs	r3, #6
 80077f4:	e7ca      	b.n	800778c <SUBGRF_SetPacketParams+0x38>
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80077f6:	7b23      	ldrb	r3, [r4, #12]
 80077f8:	f88d 3004 	strb.w	r3, [sp, #4]
        n = 1;
 80077fc:	2201      	movs	r2, #1
        break;
 80077fe:	e7e0      	b.n	80077c2 <SUBGRF_SetPacketParams+0x6e>
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8007800:	89e3      	ldrh	r3, [r4, #14]
 8007802:	0a1a      	lsrs	r2, r3, #8
 8007804:	f88d 2004 	strb.w	r2, [sp, #4]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8007808:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800780c:	7c23      	ldrb	r3, [r4, #16]
 800780e:	4a09      	ldr	r2, [pc, #36]	; (8007834 <SUBGRF_SetPacketParams+0xe0>)
 8007810:	7013      	strb	r3, [r2, #0]
 8007812:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8007816:	7c63      	ldrb	r3, [r4, #17]
 8007818:	f88d 3007 	strb.w	r3, [sp, #7]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800781c:	7ca3      	ldrb	r3, [r4, #18]
 800781e:	f88d 3008 	strb.w	r3, [sp, #8]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8007822:	7ce3      	ldrb	r3, [r4, #19]
 8007824:	f88d 3009 	strb.w	r3, [sp, #9]
        n = 6;
 8007828:	2206      	movs	r2, #6
        break;
 800782a:	e7ca      	b.n	80077c2 <SUBGRF_SetPacketParams+0x6e>
 800782c:	08008814 	.word	0x08008814
 8007830:	200005db 	.word	0x200005db
 8007834:	200005d9 	.word	0x200005d9

08007838 <SUBGRF_SetBufferBaseAddress>:
{
 8007838:	b500      	push	{lr}
 800783a:	b083      	sub	sp, #12
    buf[0] = txBaseAddress;
 800783c:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = rxBaseAddress;
 8007840:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8007844:	2202      	movs	r2, #2
 8007846:	a901      	add	r1, sp, #4
 8007848:	208f      	movs	r0, #143	; 0x8f
 800784a:	f7ff fbd7 	bl	8006ffc <SUBGRF_WriteCommand>
}
 800784e:	b003      	add	sp, #12
 8007850:	f85d fb04 	ldr.w	pc, [sp], #4

08007854 <SUBGRF_ReadCommand>:
{
 8007854:	b510      	push	{r4, lr}
 8007856:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007858:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800785c:	b672      	cpsid	i
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800785e:	460a      	mov	r2, r1
 8007860:	4601      	mov	r1, r0
 8007862:	4803      	ldr	r0, [pc, #12]	; (8007870 <SUBGRF_ReadCommand+0x1c>)
 8007864:	f7fc fccc 	bl	8004200 <HAL_SUBGHZ_ExecGetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007868:	f384 8810 	msr	PRIMASK, r4
}
 800786c:	bd10      	pop	{r4, pc}
 800786e:	bf00      	nop
 8007870:	200000c8 	.word	0x200000c8

08007874 <SUBGRF_GetRssiInst>:
{
 8007874:	b500      	push	{lr}
 8007876:	b083      	sub	sp, #12
    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8007878:	2201      	movs	r2, #1
 800787a:	a901      	add	r1, sp, #4
 800787c:	2015      	movs	r0, #21
 800787e:	f7ff ffe9 	bl	8007854 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8007882:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8007886:	4240      	negs	r0, r0
}
 8007888:	1040      	asrs	r0, r0, #1
 800788a:	b003      	add	sp, #12
 800788c:	f85d fb04 	ldr.w	pc, [sp], #4

08007890 <SUBGRF_GetRxBufferStatus>:
{
 8007890:	b530      	push	{r4, r5, lr}
 8007892:	b083      	sub	sp, #12
 8007894:	4605      	mov	r5, r0
 8007896:	460c      	mov	r4, r1
    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8007898:	2202      	movs	r2, #2
 800789a:	a901      	add	r1, sp, #4
 800789c:	2013      	movs	r0, #19
 800789e:	f7ff ffd9 	bl	8007854 <SUBGRF_ReadCommand>
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80078a2:	f7ff fadf 	bl	8006e64 <SUBGRF_GetPacketType>
 80078a6:	2801      	cmp	r0, #1
 80078a8:	d007      	beq.n	80078ba <SUBGRF_GetRxBufferStatus+0x2a>
        *payloadLength = status[0];
 80078aa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80078ae:	702b      	strb	r3, [r5, #0]
    *rxStartBufferPointer = status[1];
 80078b0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80078b4:	7023      	strb	r3, [r4, #0]
}
 80078b6:	b003      	add	sp, #12
 80078b8:	bd30      	pop	{r4, r5, pc}
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80078ba:	4b05      	ldr	r3, [pc, #20]	; (80078d0 <SUBGRF_GetRxBufferStatus+0x40>)
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d1f2      	bne.n	80078aa <SUBGRF_GetRxBufferStatus+0x1a>
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 80078c4:	f240 7002 	movw	r0, #1794	; 0x702
 80078c8:	f7ff fae2 	bl	8006e90 <SUBGRF_ReadRegister>
 80078cc:	7028      	strb	r0, [r5, #0]
 80078ce:	e7ef      	b.n	80078b0 <SUBGRF_GetRxBufferStatus+0x20>
 80078d0:	200005d9 	.word	0x200005d9

080078d4 <SUBGRF_GetPayload>:
{
 80078d4:	b570      	push	{r4, r5, r6, lr}
 80078d6:	b082      	sub	sp, #8
 80078d8:	4606      	mov	r6, r0
 80078da:	460c      	mov	r4, r1
 80078dc:	4615      	mov	r5, r2
    uint8_t offset = 0;
 80078de:	2300      	movs	r3, #0
 80078e0:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_GetRxBufferStatus( size, &offset );
 80078e4:	f10d 0107 	add.w	r1, sp, #7
 80078e8:	4620      	mov	r0, r4
 80078ea:	f7ff ffd1 	bl	8007890 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 80078ee:	7822      	ldrb	r2, [r4, #0]
 80078f0:	42aa      	cmp	r2, r5
 80078f2:	d902      	bls.n	80078fa <SUBGRF_GetPayload+0x26>
        return 1;
 80078f4:	2001      	movs	r0, #1
}
 80078f6:	b002      	add	sp, #8
 80078f8:	bd70      	pop	{r4, r5, r6, pc}
    SUBGRF_ReadBuffer( offset, buffer, *size );
 80078fa:	4631      	mov	r1, r6
 80078fc:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8007900:	f7ff fb6c 	bl	8006fdc <SUBGRF_ReadBuffer>
    return 0;
 8007904:	2000      	movs	r0, #0
 8007906:	e7f6      	b.n	80078f6 <SUBGRF_GetPayload+0x22>

08007908 <SUBGRF_GetPacketStatus>:
{
 8007908:	b510      	push	{r4, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	4604      	mov	r4, r0
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800790e:	2203      	movs	r2, #3
 8007910:	a901      	add	r1, sp, #4
 8007912:	2014      	movs	r0, #20
 8007914:	f7ff ff9e 	bl	8007854 <SUBGRF_ReadCommand>
    pktStatus->packetType = SUBGRF_GetPacketType( );
 8007918:	f7ff faa4 	bl	8006e64 <SUBGRF_GetPacketType>
 800791c:	7020      	strb	r0, [r4, #0]
    switch( pktStatus->packetType )
 800791e:	b148      	cbz	r0, 8007934 <SUBGRF_GetPacketStatus+0x2c>
 8007920:	2801      	cmp	r0, #1
 8007922:	d018      	beq.n	8007956 <SUBGRF_GetPacketStatus+0x4e>
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8007924:	2214      	movs	r2, #20
 8007926:	2100      	movs	r1, #0
 8007928:	4620      	mov	r0, r4
 800792a:	f000 fb22 	bl	8007f72 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800792e:	230f      	movs	r3, #15
 8007930:	7023      	strb	r3, [r4, #0]
}
 8007932:	e00e      	b.n	8007952 <SUBGRF_GetPacketStatus+0x4a>
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8007934:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007938:	7123      	strb	r3, [r4, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800793a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800793e:	425b      	negs	r3, r3
 8007940:	105b      	asrs	r3, r3, #1
 8007942:	71a3      	strb	r3, [r4, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8007944:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007948:	425b      	negs	r3, r3
 800794a:	105b      	asrs	r3, r3, #1
 800794c:	7163      	strb	r3, [r4, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800794e:	2300      	movs	r3, #0
 8007950:	60a3      	str	r3, [r4, #8]
}
 8007952:	b002      	add	sp, #8
 8007954:	bd10      	pop	{r4, pc}
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8007956:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800795a:	425b      	negs	r3, r3
 800795c:	105b      	asrs	r3, r3, #1
 800795e:	7323      	strb	r3, [r4, #12]
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8007960:	f99d 3005 	ldrsb.w	r3, [sp, #5]
 8007964:	3302      	adds	r3, #2
 8007966:	109b      	asrs	r3, r3, #2
 8007968:	7363      	strb	r3, [r4, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800796a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800796e:	425b      	negs	r3, r3
 8007970:	105b      	asrs	r3, r3, #1
 8007972:	73a3      	strb	r3, [r4, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8007974:	4b01      	ldr	r3, [pc, #4]	; (800797c <SUBGRF_GetPacketStatus+0x74>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	6123      	str	r3, [r4, #16]
            break;
 800797a:	e7ea      	b.n	8007952 <SUBGRF_GetPacketStatus+0x4a>
 800797c:	200005d4 	.word	0x200005d4

08007980 <SUBGRF_SetSwitch>:
{
 8007980:	b510      	push	{r4, lr}
    if (rxtx == RFSWITCH_TX)
 8007982:	2901      	cmp	r1, #1
 8007984:	d003      	beq.n	800798e <SUBGRF_SetSwitch+0xe>
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8007986:	2001      	movs	r0, #1
    RBI_ConfigRFSwitch(state);
 8007988:	f7fa f9a8 	bl	8001cdc <RBI_ConfigRFSwitch>
}
 800798c:	bd10      	pop	{r4, pc}
 800798e:	4604      	mov	r4, r0
 8007990:	4608      	mov	r0, r1
        if (paSelect == RFO_LP)
 8007992:	2c01      	cmp	r4, #1
 8007994:	d003      	beq.n	800799e <SUBGRF_SetSwitch+0x1e>
        if (paSelect == RFO_HP)
 8007996:	2c02      	cmp	r4, #2
 8007998:	d1f6      	bne.n	8007988 <SUBGRF_SetSwitch+0x8>
            state = RBI_SWITCH_RFO_HP;
 800799a:	2003      	movs	r0, #3
 800799c:	e7f4      	b.n	8007988 <SUBGRF_SetSwitch+0x8>
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800799e:	2004      	movs	r0, #4
 80079a0:	f7ff fa86 	bl	8006eb0 <Radio_SMPS_Set>
            state = RBI_SWITCH_RFO_LP;
 80079a4:	2002      	movs	r0, #2
 80079a6:	e7f6      	b.n	8007996 <SUBGRF_SetSwitch+0x16>

080079a8 <SUBGRF_SetRfTxPower>:
{
 80079a8:	b538      	push	{r3, r4, r5, lr}
 80079aa:	4604      	mov	r4, r0
    int32_t TxConfig = RBI_GetTxConfig();
 80079ac:	f7fa f99a 	bl	8001ce4 <RBI_GetTxConfig>
    switch (TxConfig)
 80079b0:	b148      	cbz	r0, 80079c6 <SUBGRF_SetRfTxPower+0x1e>
 80079b2:	2802      	cmp	r0, #2
 80079b4:	d10d      	bne.n	80079d2 <SUBGRF_SetRfTxPower+0x2a>
            paSelect = RFO_HP;
 80079b6:	2502      	movs	r5, #2
    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 80079b8:	2202      	movs	r2, #2
 80079ba:	4621      	mov	r1, r4
 80079bc:	4628      	mov	r0, r5
 80079be:	f7ff fdb3 	bl	8007528 <SUBGRF_SetTxParams>
}
 80079c2:	4628      	mov	r0, r5
 80079c4:	bd38      	pop	{r3, r4, r5, pc}
            if (power > 15)
 80079c6:	2c0f      	cmp	r4, #15
 80079c8:	dc01      	bgt.n	80079ce <SUBGRF_SetRfTxPower+0x26>
                paSelect = RFO_LP;
 80079ca:	2501      	movs	r5, #1
 80079cc:	e7f4      	b.n	80079b8 <SUBGRF_SetRfTxPower+0x10>
                paSelect = RFO_HP;
 80079ce:	2502      	movs	r5, #2
 80079d0:	e7f2      	b.n	80079b8 <SUBGRF_SetRfTxPower+0x10>
    switch (TxConfig)
 80079d2:	2501      	movs	r5, #1
 80079d4:	e7f0      	b.n	80079b8 <SUBGRF_SetRfTxPower+0x10>

080079d6 <SUBGRF_GetRadioWakeUpTime>:
}
 80079d6:	2001      	movs	r0, #1
 80079d8:	4770      	bx	lr
	...

080079dc <HAL_SUBGHZ_TxCpltCallback>:
{
 80079dc:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_TX_DONE );
 80079de:	4b02      	ldr	r3, [pc, #8]	; (80079e8 <HAL_SUBGHZ_TxCpltCallback+0xc>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2001      	movs	r0, #1
 80079e4:	4798      	blx	r3
}
 80079e6:	bd08      	pop	{r3, pc}
 80079e8:	200005dc 	.word	0x200005dc

080079ec <HAL_SUBGHZ_RxCpltCallback>:
{
 80079ec:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_DONE );
 80079ee:	4b02      	ldr	r3, [pc, #8]	; (80079f8 <HAL_SUBGHZ_RxCpltCallback+0xc>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	2002      	movs	r0, #2
 80079f4:	4798      	blx	r3
}
 80079f6:	bd08      	pop	{r3, pc}
 80079f8:	200005dc 	.word	0x200005dc

080079fc <HAL_SUBGHZ_CRCErrorCallback>:
{
 80079fc:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 80079fe:	4b02      	ldr	r3, [pc, #8]	; (8007a08 <HAL_SUBGHZ_CRCErrorCallback+0xc>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	2040      	movs	r0, #64	; 0x40
 8007a04:	4798      	blx	r3
}
 8007a06:	bd08      	pop	{r3, pc}
 8007a08:	200005dc 	.word	0x200005dc

08007a0c <HAL_SUBGHZ_CADStatusCallback>:
{
 8007a0c:	b508      	push	{r3, lr}
    switch (cadstatus)
 8007a0e:	b111      	cbz	r1, 8007a16 <HAL_SUBGHZ_CADStatusCallback+0xa>
 8007a10:	2901      	cmp	r1, #1
 8007a12:	d005      	beq.n	8007a20 <HAL_SUBGHZ_CADStatusCallback+0x14>
}
 8007a14:	bd08      	pop	{r3, pc}
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8007a16:	4b05      	ldr	r3, [pc, #20]	; (8007a2c <HAL_SUBGHZ_CADStatusCallback+0x20>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2080      	movs	r0, #128	; 0x80
 8007a1c:	4798      	blx	r3
            break;
 8007a1e:	e7f9      	b.n	8007a14 <HAL_SUBGHZ_CADStatusCallback+0x8>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8007a20:	4b02      	ldr	r3, [pc, #8]	; (8007a2c <HAL_SUBGHZ_CADStatusCallback+0x20>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007a28:	4798      	blx	r3
}
 8007a2a:	e7f3      	b.n	8007a14 <HAL_SUBGHZ_CADStatusCallback+0x8>
 8007a2c:	200005dc 	.word	0x200005dc

08007a30 <HAL_SUBGHZ_RxTxTimeoutCallback>:
{
 8007a30:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8007a32:	4b03      	ldr	r3, [pc, #12]	; (8007a40 <HAL_SUBGHZ_RxTxTimeoutCallback+0x10>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007a3a:	4798      	blx	r3
}
 8007a3c:	bd08      	pop	{r3, pc}
 8007a3e:	bf00      	nop
 8007a40:	200005dc 	.word	0x200005dc

08007a44 <HAL_SUBGHZ_HeaderErrorCallback>:
{
 8007a44:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8007a46:	4b02      	ldr	r3, [pc, #8]	; (8007a50 <HAL_SUBGHZ_HeaderErrorCallback+0xc>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2020      	movs	r0, #32
 8007a4c:	4798      	blx	r3
}
 8007a4e:	bd08      	pop	{r3, pc}
 8007a50:	200005dc 	.word	0x200005dc

08007a54 <HAL_SUBGHZ_PreambleDetectedCallback>:
{
 8007a54:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8007a56:	4b02      	ldr	r3, [pc, #8]	; (8007a60 <HAL_SUBGHZ_PreambleDetectedCallback+0xc>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2004      	movs	r0, #4
 8007a5c:	4798      	blx	r3
}
 8007a5e:	bd08      	pop	{r3, pc}
 8007a60:	200005dc 	.word	0x200005dc

08007a64 <HAL_SUBGHZ_SyncWordValidCallback>:
{
 8007a64:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8007a66:	4b02      	ldr	r3, [pc, #8]	; (8007a70 <HAL_SUBGHZ_SyncWordValidCallback+0xc>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2008      	movs	r0, #8
 8007a6c:	4798      	blx	r3
}
 8007a6e:	bd08      	pop	{r3, pc}
 8007a70:	200005dc 	.word	0x200005dc

08007a74 <HAL_SUBGHZ_HeaderValidCallback>:
{
 8007a74:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8007a76:	4b02      	ldr	r3, [pc, #8]	; (8007a80 <HAL_SUBGHZ_HeaderValidCallback+0xc>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2010      	movs	r0, #16
 8007a7c:	4798      	blx	r3
}
 8007a7e:	bd08      	pop	{r3, pc}
 8007a80:	200005dc 	.word	0x200005dc

08007a84 <HAL_SUBGHZ_LrFhssHopCallback>:
{
 8007a84:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 8007a86:	4b03      	ldr	r3, [pc, #12]	; (8007a94 <HAL_SUBGHZ_LrFhssHopCallback+0x10>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007a8e:	4798      	blx	r3
}
 8007a90:	bd08      	pop	{r3, pc}
 8007a92:	bf00      	nop
 8007a94:	200005dc 	.word	0x200005dc

08007a98 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
    uint8_t i;

    if( bandwidth == 0 )
 8007a98:	4601      	mov	r1, r0
 8007a9a:	b188      	cbz	r0, 8007ac0 <SUBGRF_GetFskBandwidthRegValue+0x28>
    {
        return( 0x1F );
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	2b15      	cmp	r3, #21
 8007aa0:	d80d      	bhi.n	8007abe <SUBGRF_GetFskBandwidthRegValue+0x26>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	4a07      	ldr	r2, [pc, #28]	; (8007ac4 <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 8007aa6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007aaa:	428a      	cmp	r2, r1
 8007aac:	d802      	bhi.n	8007ab4 <SUBGRF_GetFskBandwidthRegValue+0x1c>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8007aae:	3301      	adds	r3, #1
 8007ab0:	b2db      	uxtb	r3, r3
 8007ab2:	e7f4      	b.n	8007a9e <SUBGRF_GetFskBandwidthRegValue+0x6>
        {
            return FskBandwidths[i].RegValue;
 8007ab4:	4b03      	ldr	r3, [pc, #12]	; (8007ac4 <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 8007ab6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8007aba:	7918      	ldrb	r0, [r3, #4]
 8007abc:	4770      	bx	lr
        }
    }
    // ERROR: Value not found
    while( 1 );
 8007abe:	e7fe      	b.n	8007abe <SUBGRF_GetFskBandwidthRegValue+0x26>
        return( 0x1F );
 8007ac0:	201f      	movs	r0, #31
}
 8007ac2:	4770      	bx	lr
 8007ac4:	08008f2c 	.word	0x08008f2c

08007ac8 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 8007ac8:	b570      	push	{r4, r5, r6, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	4605      	mov	r5, r0
 8007ace:	460c      	mov	r4, r1
  uint8_t BwMant[] = {4, 8, 10, 12};
 8007ad0:	4b1d      	ldr	r3, [pc, #116]	; (8007b48 <SUBGRF_GetCFO+0x80>)
 8007ad2:	9301      	str	r3, [sp, #4]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 8007ad4:	f640 0007 	movw	r0, #2055	; 0x807
 8007ad8:	f7ff f9da 	bl	8006e90 <SUBGRF_ReadRegister>
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 8007adc:	f3c0 03c1 	ubfx	r3, r0, #3, #2
 8007ae0:	3308      	adds	r3, #8
 8007ae2:	446b      	add	r3, sp
 8007ae4:	f813 2c04 	ldrb.w	r2, [r3, #-4]
  uint8_t bandwidth_exp = reg & 0x7;
 8007ae8:	f000 0307 	and.w	r3, r0, #7
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 8007aec:	3301      	adds	r3, #1
 8007aee:	fa02 f303 	lsl.w	r3, r2, r3
 8007af2:	4a16      	ldr	r2, [pc, #88]	; (8007b4c <SUBGRF_GetCFO+0x84>)
 8007af4:	fbb2 f2f3 	udiv	r2, r2, r3
  uint32_t cf_osr = cf_fs / bitRate;
 8007af8:	fbb2 f0f5 	udiv	r0, r2, r5
  uint8_t interp = 1;
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 8007afc:	2807      	cmp	r0, #7
 8007afe:	d921      	bls.n	8007b44 <SUBGRF_GetCFO+0x7c>
  uint8_t interp = 1;
 8007b00:	2301      	movs	r3, #1
  {
    interp = 2;
  }
  if (cf_osr * interp < 4)
 8007b02:	fb03 f000 	mul.w	r0, r3, r0
 8007b06:	2803      	cmp	r0, #3
 8007b08:	d800      	bhi.n	8007b0c <SUBGRF_GetCFO+0x44>
  {
    interp = 4;
 8007b0a:	2304      	movs	r3, #4
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 8007b0c:	fb02 f503 	mul.w	r5, r2, r3
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 8007b10:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 8007b14:	f7ff f9bc 	bl	8006e90 <SUBGRF_ReadRegister>
 8007b18:	0206      	lsls	r6, r0, #8
 8007b1a:	f406 6670 	and.w	r6, r6, #3840	; 0xf00
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 8007b1e:	f240 60b1 	movw	r0, #1713	; 0x6b1
 8007b22:	f7ff f9b5 	bl	8006e90 <SUBGRF_ReadRegister>
 8007b26:	4330      	orrs	r0, r6
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 8007b28:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8007b2c:	d003      	beq.n	8007b36 <SUBGRF_GetCFO+0x6e>
  {
    cfo_bin |= 0xFFFFF000;
 8007b2e:	ea6f 5000 	mvn.w	r0, r0, lsl #20
 8007b32:	ea6f 5010 	mvn.w	r0, r0, lsr #20
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 8007b36:	096b      	lsrs	r3, r5, #5
 8007b38:	fb03 f000 	mul.w	r0, r3, r0
 8007b3c:	11c0      	asrs	r0, r0, #7
 8007b3e:	6020      	str	r0, [r4, #0]
}
 8007b40:	b002      	add	sp, #8
 8007b42:	bd70      	pop	{r4, r5, r6, pc}
    interp = 2;
 8007b44:	2302      	movs	r3, #2
 8007b46:	e7dc      	b.n	8007b02 <SUBGRF_GetCFO+0x3a>
 8007b48:	0c0a0804 	.word	0x0c0a0804
 8007b4c:	01e84800 	.word	0x01e84800

08007b50 <RFW_TransmitLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 8007b50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b54:	4770      	bx	lr

08007b56 <RFW_ReceiveLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 8007b56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b5a:	4770      	bx	lr

08007b5c <RFW_Init>:
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 8007b5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b60:	4770      	bx	lr

08007b62 <RFW_DeInit>:
void RFW_DeInit( void )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 8007b62:	4770      	bx	lr

08007b64 <RFW_Is_Init>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 8007b64:	2000      	movs	r0, #0
 8007b66:	4770      	bx	lr

08007b68 <RFW_Is_LongPacketModeEnabled>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 8007b68:	2000      	movs	r0, #0
 8007b6a:	4770      	bx	lr

08007b6c <RFW_SetAntSwitch>:
void RFW_SetAntSwitch( uint8_t AntSwitch )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 8007b6c:	4770      	bx	lr

08007b6e <RFW_TransmitInit>:

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
}
 8007b6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b72:	4770      	bx	lr

08007b74 <RFW_ReceiveInit>:
    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 8007b74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b78:	4770      	bx	lr

08007b7a <RFW_DeInit_TxLongPacket>:
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 8007b7a:	4770      	bx	lr

08007b7c <RFW_ReceivePayload>:
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 8007b7c:	4770      	bx	lr

08007b7e <RFW_SetRadioModem>:
void RFW_SetRadioModem( RadioModems_t Modem )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 8007b7e:	4770      	bx	lr

08007b80 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8007b80:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b82:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007b86:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8007b88:	4b1e      	ldr	r3, [pc, #120]	; (8007c04 <TRACE_AllocateBufer+0x84>)
 8007b8a:	f8b3 e012 	ldrh.w	lr, [r3, #18]
 8007b8e:	8a1a      	ldrh	r2, [r3, #16]
 8007b90:	4596      	cmp	lr, r2
 8007b92:	d011      	beq.n	8007bb8 <TRACE_AllocateBufer+0x38>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8007b94:	4596      	cmp	lr, r2
 8007b96:	d921      	bls.n	8007bdc <TRACE_AllocateBufer+0x5c>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8007b98:	f5ce 7300 	rsb	r3, lr, #512	; 0x200
 8007b9c:	b29b      	uxth	r3, r3
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8007b9e:	4283      	cmp	r3, r0
 8007ba0:	d81f      	bhi.n	8007be2 <TRACE_AllocateBufer+0x62>
 8007ba2:	4282      	cmp	r2, r0
 8007ba4:	d91d      	bls.n	8007be2 <TRACE_AllocateBufer+0x62>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8007ba6:	4b17      	ldr	r3, [pc, #92]	; (8007c04 <TRACE_AllocateBufer+0x84>)
 8007ba8:	2401      	movs	r4, #1
 8007baa:	709c      	strb	r4, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8007bac:	f8a3 e000 	strh.w	lr, [r3]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8007bb0:	2400      	movs	r4, #0
 8007bb2:	825c      	strh	r4, [r3, #18]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8007bb4:	4613      	mov	r3, r2
 8007bb6:	e014      	b.n	8007be2 <TRACE_AllocateBufer+0x62>
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8007bb8:	f5ce 7300 	rsb	r3, lr, #512	; 0x200
 8007bbc:	b29b      	uxth	r3, r3
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8007bbe:	4298      	cmp	r0, r3
 8007bc0:	d30f      	bcc.n	8007be2 <TRACE_AllocateBufer+0x62>
 8007bc2:	4282      	cmp	r2, r0
 8007bc4:	d90d      	bls.n	8007be2 <TRACE_AllocateBufer+0x62>
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8007bc6:	4b0f      	ldr	r3, [pc, #60]	; (8007c04 <TRACE_AllocateBufer+0x84>)
 8007bc8:	2401      	movs	r4, #1
 8007bca:	709c      	strb	r4, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8007bcc:	f8a3 e000 	strh.w	lr, [r3]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8007bd0:	f04f 0e00 	mov.w	lr, #0
 8007bd4:	f8a3 e012 	strh.w	lr, [r3, #18]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8007bd8:	4613      	mov	r3, r2
 8007bda:	e002      	b.n	8007be2 <TRACE_AllocateBufer+0x62>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8007bdc:	eba2 020e 	sub.w	r2, r2, lr
 8007be0:	b293      	uxth	r3, r2
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 8007be2:	4283      	cmp	r3, r0
 8007be4:	d90a      	bls.n	8007bfc <TRACE_AllocateBufer+0x7c>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8007be6:	4a07      	ldr	r2, [pc, #28]	; (8007c04 <TRACE_AllocateBufer+0x84>)
 8007be8:	8a53      	ldrh	r3, [r2, #18]
 8007bea:	800b      	strh	r3, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8007bec:	4403      	add	r3, r0
 8007bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bf2:	8253      	strh	r3, [r2, #18]
    ret = 0;
 8007bf4:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bf6:	f38c 8810 	msr	PRIMASK, ip
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 8007bfa:	bd10      	pop	{r4, pc}
  int16_t ret = -1;
 8007bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c00:	e7f9      	b.n	8007bf6 <TRACE_AllocateBufer+0x76>
 8007c02:	bf00      	nop
 8007c04:	200007e0 	.word	0x200007e0

08007c08 <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c08:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007c0c:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 8007c0e:	4a03      	ldr	r2, [pc, #12]	; (8007c1c <TRACE_Lock+0x14>)
 8007c10:	8ad3      	ldrh	r3, [r2, #22]
 8007c12:	3301      	adds	r3, #1
 8007c14:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c16:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8007c1a:	4770      	bx	lr
 8007c1c:	200007e0 	.word	0x200007e0

08007c20 <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c20:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007c24:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 8007c26:	4a03      	ldr	r2, [pc, #12]	; (8007c34 <TRACE_UnLock+0x14>)
 8007c28:	8ad3      	ldrh	r3, [r2, #22]
 8007c2a:	3b01      	subs	r3, #1
 8007c2c:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c2e:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8007c32:	4770      	bx	lr
 8007c34:	200007e0 	.word	0x200007e0

08007c38 <TRACE_IsLocked>:
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8007c38:	4b02      	ldr	r3, [pc, #8]	; (8007c44 <TRACE_IsLocked+0xc>)
 8007c3a:	8ad8      	ldrh	r0, [r3, #22]
}
 8007c3c:	3800      	subs	r0, #0
 8007c3e:	bf18      	it	ne
 8007c40:	2001      	movne	r0, #1
 8007c42:	4770      	bx	lr
 8007c44:	200007e0 	.word	0x200007e0

08007c48 <UTIL_ADV_TRACE_Init>:
{
 8007c48:	b508      	push	{r3, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8007c4a:	2218      	movs	r2, #24
 8007c4c:	2100      	movs	r1, #0
 8007c4e:	4807      	ldr	r0, [pc, #28]	; (8007c6c <UTIL_ADV_TRACE_Init+0x24>)
 8007c50:	f000 f98f 	bl	8007f72 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8007c54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c58:	2100      	movs	r1, #0
 8007c5a:	4805      	ldr	r0, [pc, #20]	; (8007c70 <UTIL_ADV_TRACE_Init+0x28>)
 8007c5c:	f000 f989 	bl	8007f72 <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8007c60:	4b04      	ldr	r3, [pc, #16]	; (8007c74 <UTIL_ADV_TRACE_Init+0x2c>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4804      	ldr	r0, [pc, #16]	; (8007c78 <UTIL_ADV_TRACE_Init+0x30>)
 8007c66:	4798      	blx	r3
}
 8007c68:	bd08      	pop	{r3, pc}
 8007c6a:	bf00      	nop
 8007c6c:	200007e0 	.word	0x200007e0
 8007c70:	200005e0 	.word	0x200005e0
 8007c74:	08008884 	.word	0x08008884
 8007c78:	08007df9 	.word	0x08007df9

08007c7c <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 8007c7c:	4b01      	ldr	r3, [pc, #4]	; (8007c84 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 8007c7e:	6058      	str	r0, [r3, #4]
}
 8007c80:	4770      	bx	lr
 8007c82:	bf00      	nop
 8007c84:	200007e0 	.word	0x200007e0

08007c88 <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8007c88:	4b01      	ldr	r3, [pc, #4]	; (8007c90 <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 8007c8a:	7218      	strb	r0, [r3, #8]
}
 8007c8c:	4770      	bx	lr
 8007c8e:	bf00      	nop
 8007c90:	200007e0 	.word	0x200007e0

08007c94 <TRACE_Send>:
{
 8007c94:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c96:	f3ef 8310 	mrs	r3, PRIMASK
 8007c9a:	461c      	mov	r4, r3
  __ASM volatile ("cpsid i" : : : "memory");
 8007c9c:	b672      	cpsid	i
  if(TRACE_IsLocked() == 0u)
 8007c9e:	f7ff ffcb 	bl	8007c38 <TRACE_IsLocked>
 8007ca2:	b118      	cbz	r0, 8007cac <TRACE_Send+0x18>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ca4:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8007ca8:	2000      	movs	r0, #0
}
 8007caa:	bd70      	pop	{r4, r5, r6, pc}
    TRACE_Lock();
 8007cac:	f7ff ffac 	bl	8007c08 <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8007cb0:	4b1c      	ldr	r3, [pc, #112]	; (8007d24 <TRACE_Send+0x90>)
 8007cb2:	8a1a      	ldrh	r2, [r3, #16]
 8007cb4:	8a5b      	ldrh	r3, [r3, #18]
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d02e      	beq.n	8007d18 <TRACE_Send+0x84>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8007cba:	491a      	ldr	r1, [pc, #104]	; (8007d24 <TRACE_Send+0x90>)
 8007cbc:	7889      	ldrb	r1, [r1, #2]
 8007cbe:	2901      	cmp	r1, #1
 8007cc0:	d017      	beq.n	8007cf2 <TRACE_Send+0x5e>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8007cc2:	4a18      	ldr	r2, [pc, #96]	; (8007d24 <TRACE_Send+0x90>)
 8007cc4:	7892      	ldrb	r2, [r2, #2]
 8007cc6:	b932      	cbnz	r2, 8007cd6 <TRACE_Send+0x42>
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8007cc8:	4a16      	ldr	r2, [pc, #88]	; (8007d24 <TRACE_Send+0x90>)
 8007cca:	8a12      	ldrh	r2, [r2, #16]
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d91e      	bls.n	8007d0e <TRACE_Send+0x7a>
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8007cd0:	1a9b      	subs	r3, r3, r2
 8007cd2:	4a14      	ldr	r2, [pc, #80]	; (8007d24 <TRACE_Send+0x90>)
 8007cd4:	8293      	strh	r3, [r2, #20]
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8007cd6:	4e13      	ldr	r6, [pc, #76]	; (8007d24 <TRACE_Send+0x90>)
 8007cd8:	8a33      	ldrh	r3, [r6, #16]
 8007cda:	4d13      	ldr	r5, [pc, #76]	; (8007d28 <TRACE_Send+0x94>)
 8007cdc:	441d      	add	r5, r3
 8007cde:	f384 8810 	msr	PRIMASK, r4
      UTIL_ADV_TRACE_PreSendHook();
 8007ce2:	f7f9 f84f 	bl	8000d84 <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8007ce6:	4b11      	ldr	r3, [pc, #68]	; (8007d2c <TRACE_Send+0x98>)
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	8ab1      	ldrh	r1, [r6, #20]
 8007cec:	4628      	mov	r0, r5
 8007cee:	4798      	blx	r3
 8007cf0:	e7db      	b.n	8007caa <TRACE_Send+0x16>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8007cf2:	480c      	ldr	r0, [pc, #48]	; (8007d24 <TRACE_Send+0x90>)
 8007cf4:	8801      	ldrh	r1, [r0, #0]
 8007cf6:	1a8a      	subs	r2, r1, r2
 8007cf8:	b292      	uxth	r2, r2
 8007cfa:	8282      	strh	r2, [r0, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8007cfc:	2102      	movs	r1, #2
 8007cfe:	7081      	strb	r1, [r0, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8007d00:	2100      	movs	r1, #0
 8007d02:	8001      	strh	r1, [r0, #0]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8007d04:	2a00      	cmp	r2, #0
 8007d06:	d1dc      	bne.n	8007cc2 <TRACE_Send+0x2e>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8007d08:	7081      	strb	r1, [r0, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8007d0a:	8201      	strh	r1, [r0, #16]
 8007d0c:	e7d9      	b.n	8007cc2 <TRACE_Send+0x2e>
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8007d0e:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 8007d12:	4b04      	ldr	r3, [pc, #16]	; (8007d24 <TRACE_Send+0x90>)
 8007d14:	829a      	strh	r2, [r3, #20]
 8007d16:	e7de      	b.n	8007cd6 <TRACE_Send+0x42>
      TRACE_UnLock();
 8007d18:	f7ff ff82 	bl	8007c20 <TRACE_UnLock>
 8007d1c:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8007d20:	2000      	movs	r0, #0
}
 8007d22:	e7c2      	b.n	8007caa <TRACE_Send+0x16>
 8007d24:	200007e0 	.word	0x200007e0
 8007d28:	200005e0 	.word	0x200005e0
 8007d2c:	08008884 	.word	0x08008884

08007d30 <UTIL_ADV_TRACE_COND_FSend>:
{
 8007d30:	b408      	push	{r3}
 8007d32:	b530      	push	{r4, r5, lr}
 8007d34:	b086      	sub	sp, #24
 8007d36:	9c09      	ldr	r4, [sp, #36]	; 0x24
  uint16_t timestamp_size = 0u;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	f8ad 3002 	strh.w	r3, [sp, #2]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8007d3e:	4b2b      	ldr	r3, [pc, #172]	; (8007dec <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 8007d40:	7a1b      	ldrb	r3, [r3, #8]
 8007d42:	4283      	cmp	r3, r0
 8007d44:	d34c      	bcc.n	8007de0 <UTIL_ADV_TRACE_COND_FSend+0xb0>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8007d46:	4b29      	ldr	r3, [pc, #164]	; (8007dec <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	4399      	bics	r1, r3
 8007d4c:	d14b      	bne.n	8007de6 <UTIL_ADV_TRACE_COND_FSend+0xb6>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8007d4e:	4b27      	ldr	r3, [pc, #156]	; (8007dec <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	b123      	cbz	r3, 8007d5e <UTIL_ADV_TRACE_COND_FSend+0x2e>
 8007d54:	b11a      	cbz	r2, 8007d5e <UTIL_ADV_TRACE_COND_FSend+0x2e>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8007d56:	f10d 0102 	add.w	r1, sp, #2
 8007d5a:	a801      	add	r0, sp, #4
 8007d5c:	4798      	blx	r3
  va_start( vaArgs, strFormat);
 8007d5e:	ab0a      	add	r3, sp, #40	; 0x28
 8007d60:	9305      	str	r3, [sp, #20]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8007d62:	4622      	mov	r2, r4
 8007d64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007d68:	4821      	ldr	r0, [pc, #132]	; (8007df0 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 8007d6a:	f000 fc2f 	bl	80085cc <tiny_vsnprintf_like>
 8007d6e:	b285      	uxth	r5, r0
  TRACE_Lock();
 8007d70:	f7ff ff4a 	bl	8007c08 <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8007d74:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8007d78:	18e8      	adds	r0, r5, r3
 8007d7a:	4669      	mov	r1, sp
 8007d7c:	b280      	uxth	r0, r0
 8007d7e:	f7ff feff 	bl	8007b80 <TRACE_AllocateBufer>
 8007d82:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007d86:	d026      	beq.n	8007dd6 <UTIL_ADV_TRACE_COND_FSend+0xa6>
    for (idx = 0u; idx < timestamp_size; idx++)
 8007d88:	2300      	movs	r3, #0
 8007d8a:	e00d      	b.n	8007da8 <UTIL_ADV_TRACE_COND_FSend+0x78>
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8007d8c:	f8bd 2000 	ldrh.w	r2, [sp]
 8007d90:	f103 0118 	add.w	r1, r3, #24
 8007d94:	4469      	add	r1, sp
 8007d96:	f811 0c14 	ldrb.w	r0, [r1, #-20]
 8007d9a:	4916      	ldr	r1, [pc, #88]	; (8007df4 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 8007d9c:	5488      	strb	r0, [r1, r2]
      writepos = writepos + 1u;
 8007d9e:	3201      	adds	r2, #1
 8007da0:	f8ad 2000 	strh.w	r2, [sp]
    for (idx = 0u; idx < timestamp_size; idx++)
 8007da4:	3301      	adds	r3, #1
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d8ed      	bhi.n	8007d8c <UTIL_ADV_TRACE_COND_FSend+0x5c>
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8007db0:	f8bd 0000 	ldrh.w	r0, [sp]
 8007db4:	9b05      	ldr	r3, [sp, #20]
 8007db6:	4622      	mov	r2, r4
 8007db8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007dbc:	4c0d      	ldr	r4, [pc, #52]	; (8007df4 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 8007dbe:	4420      	add	r0, r4
 8007dc0:	f000 fc04 	bl	80085cc <tiny_vsnprintf_like>
    TRACE_UnLock();
 8007dc4:	f7ff ff2c 	bl	8007c20 <TRACE_UnLock>
    return TRACE_Send();
 8007dc8:	f7ff ff64 	bl	8007c94 <TRACE_Send>
}
 8007dcc:	b006      	add	sp, #24
 8007dce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007dd2:	b001      	add	sp, #4
 8007dd4:	4770      	bx	lr
  TRACE_UnLock();
 8007dd6:	f7ff ff23 	bl	8007c20 <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 8007dda:	f06f 0002 	mvn.w	r0, #2
 8007dde:	e7f5      	b.n	8007dcc <UTIL_ADV_TRACE_COND_FSend+0x9c>
    return UTIL_ADV_TRACE_GIVEUP;
 8007de0:	f06f 0004 	mvn.w	r0, #4
 8007de4:	e7f2      	b.n	8007dcc <UTIL_ADV_TRACE_COND_FSend+0x9c>
    return UTIL_ADV_TRACE_REGIONMASKED;
 8007de6:	f06f 0005 	mvn.w	r0, #5
 8007dea:	e7ef      	b.n	8007dcc <UTIL_ADV_TRACE_COND_FSend+0x9c>
 8007dec:	200007e0 	.word	0x200007e0
 8007df0:	200007f8 	.word	0x200007f8
 8007df4:	200005e0 	.word	0x200005e0

08007df8 <TRACE_TxCpltCallback>:
{
 8007df8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007dfa:	f3ef 8310 	mrs	r3, PRIMASK
 8007dfe:	4619      	mov	r1, r3
  __ASM volatile ("cpsid i" : : : "memory");
 8007e00:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8007e02:	4b26      	ldr	r3, [pc, #152]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e04:	789b      	ldrb	r3, [r3, #2]
 8007e06:	2b02      	cmp	r3, #2
 8007e08:	d016      	beq.n	8007e38 <TRACE_TxCpltCallback+0x40>
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8007e0a:	4a24      	ldr	r2, [pc, #144]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e0c:	8a13      	ldrh	r3, [r2, #16]
 8007e0e:	8a90      	ldrh	r0, [r2, #20]
 8007e10:	4403      	add	r3, r0
 8007e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e16:	8213      	strh	r3, [r2, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8007e18:	4b20      	ldr	r3, [pc, #128]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e1a:	8a1a      	ldrh	r2, [r3, #16]
 8007e1c:	8a5b      	ldrh	r3, [r3, #18]
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	d003      	beq.n	8007e2a <TRACE_TxCpltCallback+0x32>
 8007e22:	481e      	ldr	r0, [pc, #120]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e24:	8ac0      	ldrh	r0, [r0, #22]
 8007e26:	2801      	cmp	r0, #1
 8007e28:	d00b      	beq.n	8007e42 <TRACE_TxCpltCallback+0x4a>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e2a:	f381 8810 	msr	PRIMASK, r1
    UTIL_ADV_TRACE_PostSendHook();
 8007e2e:	f7f8 ffaf 	bl	8000d90 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 8007e32:	f7ff fef5 	bl	8007c20 <TRACE_UnLock>
}
 8007e36:	bd10      	pop	{r4, pc}
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8007e38:	4b18      	ldr	r3, [pc, #96]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 8007e3e:	821a      	strh	r2, [r3, #16]
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
 8007e40:	e7ea      	b.n	8007e18 <TRACE_TxCpltCallback+0x20>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8007e42:	4816      	ldr	r0, [pc, #88]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e44:	7880      	ldrb	r0, [r0, #2]
 8007e46:	2801      	cmp	r0, #1
 8007e48:	d014      	beq.n	8007e74 <TRACE_TxCpltCallback+0x7c>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8007e4a:	4a14      	ldr	r2, [pc, #80]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e4c:	7892      	ldrb	r2, [r2, #2]
 8007e4e:	b932      	cbnz	r2, 8007e5e <TRACE_TxCpltCallback+0x66>
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8007e50:	4a12      	ldr	r2, [pc, #72]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e52:	8a12      	ldrh	r2, [r2, #16]
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d91b      	bls.n	8007e90 <TRACE_TxCpltCallback+0x98>
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8007e58:	1a9b      	subs	r3, r3, r2
 8007e5a:	4a10      	ldr	r2, [pc, #64]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e5c:	8293      	strh	r3, [r2, #20]
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8007e5e:	4b0f      	ldr	r3, [pc, #60]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e60:	8a1a      	ldrh	r2, [r3, #16]
 8007e62:	480f      	ldr	r0, [pc, #60]	; (8007ea0 <TRACE_TxCpltCallback+0xa8>)
 8007e64:	4410      	add	r0, r2
 8007e66:	f381 8810 	msr	PRIMASK, r1
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8007e6a:	4a0e      	ldr	r2, [pc, #56]	; (8007ea4 <TRACE_TxCpltCallback+0xac>)
 8007e6c:	68d2      	ldr	r2, [r2, #12]
 8007e6e:	8a99      	ldrh	r1, [r3, #20]
 8007e70:	4790      	blx	r2
 8007e72:	e7e0      	b.n	8007e36 <TRACE_TxCpltCallback+0x3e>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8007e74:	4c09      	ldr	r4, [pc, #36]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e76:	8820      	ldrh	r0, [r4, #0]
 8007e78:	1a82      	subs	r2, r0, r2
 8007e7a:	b292      	uxth	r2, r2
 8007e7c:	82a2      	strh	r2, [r4, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8007e7e:	2002      	movs	r0, #2
 8007e80:	70a0      	strb	r0, [r4, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8007e82:	2000      	movs	r0, #0
 8007e84:	8020      	strh	r0, [r4, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8007e86:	2a00      	cmp	r2, #0
 8007e88:	d1df      	bne.n	8007e4a <TRACE_TxCpltCallback+0x52>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8007e8a:	70a0      	strb	r0, [r4, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8007e8c:	8220      	strh	r0, [r4, #16]
 8007e8e:	e7dc      	b.n	8007e4a <TRACE_TxCpltCallback+0x52>
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8007e90:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 8007e94:	4b01      	ldr	r3, [pc, #4]	; (8007e9c <TRACE_TxCpltCallback+0xa4>)
 8007e96:	829a      	strh	r2, [r3, #20]
 8007e98:	e7e1      	b.n	8007e5e <TRACE_TxCpltCallback+0x66>
 8007e9a:	bf00      	nop
 8007e9c:	200007e0 	.word	0x200007e0
 8007ea0:	200005e0 	.word	0x200005e0
 8007ea4:	08008884 	.word	0x08008884

08007ea8 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	4a02      	ldr	r2, [pc, #8]	; (8007eb4 <UTIL_LPM_Init+0xc>)
 8007eac:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8007eae:	4a02      	ldr	r2, [pc, #8]	; (8007eb8 <UTIL_LPM_Init+0x10>)
 8007eb0:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8007eb2:	4770      	bx	lr
 8007eb4:	200008fc 	.word	0x200008fc
 8007eb8:	200008f8 	.word	0x200008f8

08007ebc <UTIL_LPM_SetStopMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ebc:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007ec0:	b672      	cpsid	i

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 8007ec2:	b141      	cbz	r1, 8007ed6 <UTIL_LPM_SetStopMode+0x1a>
 8007ec4:	2901      	cmp	r1, #1
 8007ec6:	d103      	bne.n	8007ed0 <UTIL_LPM_SetStopMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8007ec8:	4906      	ldr	r1, [pc, #24]	; (8007ee4 <UTIL_LPM_SetStopMode+0x28>)
 8007eca:	680a      	ldr	r2, [r1, #0]
 8007ecc:	4302      	orrs	r2, r0
 8007ece:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ed0:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8007ed4:	4770      	bx	lr
      StopModeDisable &= ( ~lpm_id_bm );
 8007ed6:	4903      	ldr	r1, [pc, #12]	; (8007ee4 <UTIL_LPM_SetStopMode+0x28>)
 8007ed8:	680a      	ldr	r2, [r1, #0]
 8007eda:	ea22 0200 	bic.w	r2, r2, r0
 8007ede:	600a      	str	r2, [r1, #0]
      break;
 8007ee0:	e7f6      	b.n	8007ed0 <UTIL_LPM_SetStopMode+0x14>
 8007ee2:	bf00      	nop
 8007ee4:	200008fc 	.word	0x200008fc

08007ee8 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ee8:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007eec:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 8007eee:	b141      	cbz	r1, 8007f02 <UTIL_LPM_SetOffMode+0x1a>
 8007ef0:	2901      	cmp	r1, #1
 8007ef2:	d103      	bne.n	8007efc <UTIL_LPM_SetOffMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8007ef4:	4906      	ldr	r1, [pc, #24]	; (8007f10 <UTIL_LPM_SetOffMode+0x28>)
 8007ef6:	680a      	ldr	r2, [r1, #0]
 8007ef8:	4302      	orrs	r2, r0
 8007efa:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007efc:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8007f00:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 8007f02:	4903      	ldr	r1, [pc, #12]	; (8007f10 <UTIL_LPM_SetOffMode+0x28>)
 8007f04:	680a      	ldr	r2, [r1, #0]
 8007f06:	ea22 0200 	bic.w	r2, r2, r0
 8007f0a:	600a      	str	r2, [r1, #0]
      break;
 8007f0c:	e7f6      	b.n	8007efc <UTIL_LPM_SetOffMode+0x14>
 8007f0e:	bf00      	nop
 8007f10:	200008f8 	.word	0x200008f8

08007f14 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8007f14:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f16:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007f1a:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8007f1c:	4b0c      	ldr	r3, [pc, #48]	; (8007f50 <UTIL_LPM_EnterLowPower+0x3c>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	b13b      	cbz	r3, 8007f32 <UTIL_LPM_EnterLowPower+0x1e>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 8007f22:	4d0c      	ldr	r5, [pc, #48]	; (8007f54 <UTIL_LPM_EnterLowPower+0x40>)
 8007f24:	682b      	ldr	r3, [r5, #0]
 8007f26:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8007f28:	686b      	ldr	r3, [r5, #4]
 8007f2a:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f2c:	f384 8810 	msr	PRIMASK, r4
      UTIL_PowerDriver.ExitOffMode( );
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8007f30:	bd38      	pop	{r3, r4, r5, pc}
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8007f32:	4b09      	ldr	r3, [pc, #36]	; (8007f58 <UTIL_LPM_EnterLowPower+0x44>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	b12b      	cbz	r3, 8007f44 <UTIL_LPM_EnterLowPower+0x30>
        UTIL_PowerDriver.EnterStopMode( );
 8007f38:	4d06      	ldr	r5, [pc, #24]	; (8007f54 <UTIL_LPM_EnterLowPower+0x40>)
 8007f3a:	68ab      	ldr	r3, [r5, #8]
 8007f3c:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8007f3e:	68eb      	ldr	r3, [r5, #12]
 8007f40:	4798      	blx	r3
 8007f42:	e7f3      	b.n	8007f2c <UTIL_LPM_EnterLowPower+0x18>
      UTIL_PowerDriver.EnterOffMode( );
 8007f44:	4d03      	ldr	r5, [pc, #12]	; (8007f54 <UTIL_LPM_EnterLowPower+0x40>)
 8007f46:	692b      	ldr	r3, [r5, #16]
 8007f48:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8007f4a:	696b      	ldr	r3, [r5, #20]
 8007f4c:	4798      	blx	r3
 8007f4e:	e7ed      	b.n	8007f2c <UTIL_LPM_EnterLowPower+0x18>
 8007f50:	200008fc 	.word	0x200008fc
 8007f54:	08008820 	.word	0x08008820
 8007f58:	200008f8 	.word	0x200008f8

08007f5c <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 8007f5c:	e004      	b.n	8007f68 <UTIL_MEM_cpy_8+0xc>
    {
        *dst8++ = *src8++;
 8007f5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f62:	f800 2b01 	strb.w	r2, [r0], #1
  while( size-- )
 8007f66:	461a      	mov	r2, r3
 8007f68:	1e53      	subs	r3, r2, #1
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	2a00      	cmp	r2, #0
 8007f6e:	d1f6      	bne.n	8007f5e <UTIL_MEM_cpy_8+0x2>
    }
}
 8007f70:	4770      	bx	lr

08007f72 <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 8007f72:	e002      	b.n	8007f7a <UTIL_MEM_set_8+0x8>
  {
    *dst8++ = value;
 8007f74:	f800 1b01 	strb.w	r1, [r0], #1
  while( size-- )
 8007f78:	461a      	mov	r2, r3
 8007f7a:	1e53      	subs	r3, r2, #1
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	2a00      	cmp	r2, #0
 8007f80:	d1f8      	bne.n	8007f74 <UTIL_MEM_set_8+0x2>
  }
}
 8007f82:	4770      	bx	lr

08007f84 <UTIL_SEQ_SetTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f84:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007f88:	b672      	cpsid	i

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskSet |= TaskId_bm;
 8007f8a:	4a06      	ldr	r2, [pc, #24]	; (8007fa4 <UTIL_SEQ_SetTask+0x20>)
 8007f8c:	6813      	ldr	r3, [r2, #0]
 8007f8e:	4303      	orrs	r3, r0
 8007f90:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8007f92:	4a05      	ldr	r2, [pc, #20]	; (8007fa8 <UTIL_SEQ_SetTask+0x24>)
 8007f94:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
 8007f98:	4303      	orrs	r3, r0
 8007f9a:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f9e:	f38c 8810 	msr	PRIMASK, ip

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 8007fa2:	4770      	bx	lr
 8007fa4:	20000918 	.word	0x20000918
 8007fa8:	20000910 	.word	0x20000910

08007fac <UTIL_SEQ_PreIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8007fac:	4770      	bx	lr

08007fae <UTIL_SEQ_PostIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8007fae:	4770      	bx	lr

08007fb0 <SEQ_BitPosition>:
uint8_t SEQ_BitPosition(uint32_t Value)
{
uint8_t n = 0U;
uint32_t lvalue = Value;

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 8007fb0:	0c03      	lsrs	r3, r0, #16
 8007fb2:	041b      	lsls	r3, r3, #16
 8007fb4:	b9b3      	cbnz	r3, 8007fe4 <SEQ_BitPosition+0x34>
 8007fb6:	0400      	lsls	r0, r0, #16
 8007fb8:	2310      	movs	r3, #16
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 8007fba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007fbe:	d102      	bne.n	8007fc6 <SEQ_BitPosition+0x16>
 8007fc0:	3308      	adds	r3, #8
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	0200      	lsls	r0, r0, #8
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 8007fc6:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007fca:	d102      	bne.n	8007fd2 <SEQ_BitPosition+0x22>
 8007fcc:	3304      	adds	r3, #4
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	0100      	lsls	r0, r0, #4

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 8007fd2:	0f00      	lsrs	r0, r0, #28
 8007fd4:	4a04      	ldr	r2, [pc, #16]	; (8007fe8 <SEQ_BitPosition+0x38>)
 8007fd6:	5c10      	ldrb	r0, [r2, r0]
 8007fd8:	4418      	add	r0, r3
 8007fda:	b2c0      	uxtb	r0, r0

  return (uint8_t)(31U-n);
 8007fdc:	f1c0 001f 	rsb	r0, r0, #31
}
 8007fe0:	b2c0      	uxtb	r0, r0
 8007fe2:	4770      	bx	lr
uint8_t n = 0U;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	e7e8      	b.n	8007fba <SEQ_BitPosition+0xa>
 8007fe8:	08008fdc 	.word	0x08008fdc

08007fec <UTIL_SEQ_Run>:
{
 8007fec:	b570      	push	{r4, r5, r6, lr}
  super_mask_backup = SuperMask;
 8007fee:	4b42      	ldr	r3, [pc, #264]	; (80080f8 <UTIL_SEQ_Run+0x10c>)
 8007ff0:	681c      	ldr	r4, [r3, #0]
  SuperMask &= Mask_bm;
 8007ff2:	4020      	ands	r0, r4
 8007ff4:	6018      	str	r0, [r3, #0]
  local_taskset = TaskSet;
 8007ff6:	4b41      	ldr	r3, [pc, #260]	; (80080fc <UTIL_SEQ_Run+0x110>)
 8007ff8:	681a      	ldr	r2, [r3, #0]
  local_evtset = EvtSet;
 8007ffa:	4b41      	ldr	r3, [pc, #260]	; (8008100 <UTIL_SEQ_Run+0x114>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
  local_taskmask = TaskMask;
 8007ffe:	4941      	ldr	r1, [pc, #260]	; (8008104 <UTIL_SEQ_Run+0x118>)
 8008000:	6808      	ldr	r0, [r1, #0]
  local_evtwaited =  EvtWaited;
 8008002:	4941      	ldr	r1, [pc, #260]	; (8008108 <UTIL_SEQ_Run+0x11c>)
 8008004:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8008006:	e02f      	b.n	8008068 <UTIL_SEQ_Run+0x7c>
      counter++;
 8008008:	3301      	adds	r3, #1
 800800a:	e034      	b.n	8008076 <UTIL_SEQ_Run+0x8a>
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800800c:	4d3f      	ldr	r5, [pc, #252]	; (800810c <UTIL_SEQ_Run+0x120>)
 800800e:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8008012:	6868      	ldr	r0, [r5, #4]
 8008014:	4010      	ands	r0, r2
 8008016:	f7ff ffcb 	bl	8007fb0 <SEQ_BitPosition>
 800801a:	4e3d      	ldr	r6, [pc, #244]	; (8008110 <UTIL_SEQ_Run+0x124>)
 800801c:	6030      	str	r0, [r6, #0]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800801e:	686a      	ldr	r2, [r5, #4]
 8008020:	2301      	movs	r3, #1
 8008022:	fa03 f000 	lsl.w	r0, r3, r0
 8008026:	ea22 0200 	bic.w	r2, r2, r0
 800802a:	606a      	str	r2, [r5, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800802c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008030:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 8008032:	6832      	ldr	r2, [r6, #0]
 8008034:	fa03 f202 	lsl.w	r2, r3, r2
 8008038:	43d6      	mvns	r6, r2
 800803a:	4d30      	ldr	r5, [pc, #192]	; (80080fc <UTIL_SEQ_Run+0x110>)
 800803c:	6828      	ldr	r0, [r5, #0]
 800803e:	ea20 0202 	bic.w	r2, r0, r2
 8008042:	602a      	str	r2, [r5, #0]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8008044:	2b00      	cmp	r3, #0
 8008046:	d12d      	bne.n	80080a4 <UTIL_SEQ_Run+0xb8>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008048:	f381 8810 	msr	PRIMASK, r1
    TaskCb[CurrentTaskIdx]( );
 800804c:	4b30      	ldr	r3, [pc, #192]	; (8008110 <UTIL_SEQ_Run+0x124>)
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	4b30      	ldr	r3, [pc, #192]	; (8008114 <UTIL_SEQ_Run+0x128>)
 8008052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008056:	4798      	blx	r3
    local_taskset = TaskSet;
 8008058:	4b28      	ldr	r3, [pc, #160]	; (80080fc <UTIL_SEQ_Run+0x110>)
 800805a:	681a      	ldr	r2, [r3, #0]
    local_evtset = EvtSet;
 800805c:	4b28      	ldr	r3, [pc, #160]	; (8008100 <UTIL_SEQ_Run+0x114>)
 800805e:	681b      	ldr	r3, [r3, #0]
    local_taskmask = TaskMask;
 8008060:	4928      	ldr	r1, [pc, #160]	; (8008104 <UTIL_SEQ_Run+0x118>)
 8008062:	6808      	ldr	r0, [r1, #0]
    local_evtwaited = EvtWaited;
 8008064:	4928      	ldr	r1, [pc, #160]	; (8008108 <UTIL_SEQ_Run+0x11c>)
 8008066:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8008068:	4002      	ands	r2, r0
 800806a:	4d23      	ldr	r5, [pc, #140]	; (80080f8 <UTIL_SEQ_Run+0x10c>)
 800806c:	682d      	ldr	r5, [r5, #0]
 800806e:	422a      	tst	r2, r5
 8008070:	d020      	beq.n	80080b4 <UTIL_SEQ_Run+0xc8>
 8008072:	400b      	ands	r3, r1
 8008074:	d11e      	bne.n	80080b4 <UTIL_SEQ_Run+0xc8>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8008076:	4a25      	ldr	r2, [pc, #148]	; (800810c <UTIL_SEQ_Run+0x120>)
 8008078:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800807c:	4002      	ands	r2, r0
 800807e:	422a      	tst	r2, r5
 8008080:	d0c2      	beq.n	8008008 <UTIL_SEQ_Run+0x1c>
    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8008082:	4922      	ldr	r1, [pc, #136]	; (800810c <UTIL_SEQ_Run+0x120>)
 8008084:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8008088:	4002      	ands	r2, r0
 800808a:	402a      	ands	r2, r5
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800808c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008090:	6849      	ldr	r1, [r1, #4]
 8008092:	4211      	tst	r1, r2
 8008094:	d1ba      	bne.n	800800c <UTIL_SEQ_Run+0x20>
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8008096:	491d      	ldr	r1, [pc, #116]	; (800810c <UTIL_SEQ_Run+0x120>)
 8008098:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800809c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080a0:	6048      	str	r0, [r1, #4]
 80080a2:	e7b3      	b.n	800800c <UTIL_SEQ_Run+0x20>
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 80080a4:	3b01      	subs	r3, #1
 80080a6:	4819      	ldr	r0, [pc, #100]	; (800810c <UTIL_SEQ_Run+0x120>)
 80080a8:	f850 2033 	ldr.w	r2, [r0, r3, lsl #3]
 80080ac:	4032      	ands	r2, r6
 80080ae:	f840 2033 	str.w	r2, [r0, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80080b2:	e7c7      	b.n	8008044 <UTIL_SEQ_Run+0x58>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80080b4:	4b16      	ldr	r3, [pc, #88]	; (8008110 <UTIL_SEQ_Run+0x124>)
 80080b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080ba:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 80080bc:	f7ff ff76 	bl	8007fac <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080c0:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80080c4:	b672      	cpsid	i
  local_taskset = TaskSet;
 80080c6:	4b0d      	ldr	r3, [pc, #52]	; (80080fc <UTIL_SEQ_Run+0x110>)
 80080c8:	681b      	ldr	r3, [r3, #0]
  local_evtset = EvtSet;
 80080ca:	4a0d      	ldr	r2, [pc, #52]	; (8008100 <UTIL_SEQ_Run+0x114>)
 80080cc:	6811      	ldr	r1, [r2, #0]
  local_taskmask = TaskMask;
 80080ce:	4a0d      	ldr	r2, [pc, #52]	; (8008104 <UTIL_SEQ_Run+0x118>)
 80080d0:	6812      	ldr	r2, [r2, #0]
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 80080d2:	4013      	ands	r3, r2
 80080d4:	4a08      	ldr	r2, [pc, #32]	; (80080f8 <UTIL_SEQ_Run+0x10c>)
 80080d6:	6812      	ldr	r2, [r2, #0]
 80080d8:	4213      	tst	r3, r2
 80080da:	d103      	bne.n	80080e4 <UTIL_SEQ_Run+0xf8>
    if ((local_evtset & EvtWaited)== 0U)
 80080dc:	4b0a      	ldr	r3, [pc, #40]	; (8008108 <UTIL_SEQ_Run+0x11c>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	420b      	tst	r3, r1
 80080e2:	d006      	beq.n	80080f2 <UTIL_SEQ_Run+0x106>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080e4:	f385 8810 	msr	PRIMASK, r5
  UTIL_SEQ_PostIdle( );
 80080e8:	f7ff ff61 	bl	8007fae <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 80080ec:	4b02      	ldr	r3, [pc, #8]	; (80080f8 <UTIL_SEQ_Run+0x10c>)
 80080ee:	601c      	str	r4, [r3, #0]
}
 80080f0:	bd70      	pop	{r4, r5, r6, pc}
      UTIL_SEQ_Idle( );
 80080f2:	f7f8 fe43 	bl	8000d7c <UTIL_SEQ_Idle>
 80080f6:	e7f5      	b.n	80080e4 <UTIL_SEQ_Run+0xf8>
 80080f8:	20000014 	.word	0x20000014
 80080fc:	20000918 	.word	0x20000918
 8008100:	20000904 	.word	0x20000904
 8008104:	20000018 	.word	0x20000018
 8008108:	20000908 	.word	0x20000908
 800810c:	20000910 	.word	0x20000910
 8008110:	20000900 	.word	0x20000900
 8008114:	2000090c 	.word	0x2000090c

08008118 <UTIL_SEQ_RegTask>:
{
 8008118:	b538      	push	{r3, r4, r5, lr}
 800811a:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800811c:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008120:	b672      	cpsid	i
  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8008122:	f7ff ff45 	bl	8007fb0 <SEQ_BitPosition>
 8008126:	4b03      	ldr	r3, [pc, #12]	; (8008134 <UTIL_SEQ_RegTask+0x1c>)
 8008128:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800812c:	f385 8810 	msr	PRIMASK, r5
}
 8008130:	bd38      	pop	{r3, r4, r5, pc}
 8008132:	bf00      	nop
 8008134:	2000090c 	.word	0x2000090c

08008138 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8008138:	b082      	sub	sp, #8
 800813a:	b082      	sub	sp, #8
 800813c:	f10d 0c08 	add.w	ip, sp, #8
 8008140:	e90c 0006 	stmdb	ip, {r1, r2}
 8008144:	9303      	str	r3, [sp, #12]
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8008146:	2200      	movs	r2, #0
 8008148:	6002      	str	r2, [r0, #0]
 800814a:	8082      	strh	r2, [r0, #4]

  c.Seconds = a.Seconds + b.Seconds;
 800814c:	440b      	add	r3, r1
 800814e:	6003      	str	r3, [r0, #0]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8008150:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8008154:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 8008158:	440a      	add	r2, r1
 800815a:	b291      	uxth	r1, r2
 800815c:	b212      	sxth	r2, r2
 800815e:	8082      	strh	r2, [r0, #4]
  if( c.SubSeconds >= 1000 )
 8008160:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8008164:	db04      	blt.n	8008170 <SysTimeAdd+0x38>
  {
    c.Seconds++;
 8008166:	3301      	adds	r3, #1
 8008168:	6003      	str	r3, [r0, #0]
    c.SubSeconds -= 1000;
 800816a:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 800816e:	8081      	strh	r1, [r0, #4]
  }
  return c;
}
 8008170:	b002      	add	sp, #8
 8008172:	b002      	add	sp, #8
 8008174:	4770      	bx	lr
	...

08008178 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 8008178:	b530      	push	{r4, r5, lr}
 800817a:	b087      	sub	sp, #28
 800817c:	4604      	mov	r4, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800817e:	2300      	movs	r3, #0
 8008180:	9304      	str	r3, [sp, #16]
 8008182:	f8ad 3014 	strh.w	r3, [sp, #20]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8008186:	6003      	str	r3, [r0, #0]
 8008188:	8083      	strh	r3, [r0, #4]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800818a:	4d0b      	ldr	r5, [pc, #44]	; (80081b8 <SysTimeGet+0x40>)
 800818c:	692b      	ldr	r3, [r5, #16]
 800818e:	a805      	add	r0, sp, #20
 8008190:	4798      	blx	r3
 8008192:	9004      	str	r0, [sp, #16]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8008194:	68eb      	ldr	r3, [r5, #12]
 8008196:	4798      	blx	r3
 8008198:	f8ad 000c 	strh.w	r0, [sp, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800819c:	686b      	ldr	r3, [r5, #4]
 800819e:	4798      	blx	r3
 80081a0:	9002      	str	r0, [sp, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 80081a2:	9b05      	ldr	r3, [sp, #20]
 80081a4:	9300      	str	r3, [sp, #0]
 80081a6:	9b04      	ldr	r3, [sp, #16]
 80081a8:	aa02      	add	r2, sp, #8
 80081aa:	ca06      	ldmia	r2, {r1, r2}
 80081ac:	4620      	mov	r0, r4
 80081ae:	f7ff ffc3 	bl	8008138 <SysTimeAdd>

  return sysTime;
}
 80081b2:	4620      	mov	r0, r4
 80081b4:	b007      	add	sp, #28
 80081b6:	bd30      	pop	{r4, r5, pc}
 80081b8:	08008844 	.word	0x08008844

080081bc <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 80081bc:	b508      	push	{r3, lr}
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 80081be:	4b03      	ldr	r3, [pc, #12]	; (80081cc <UTIL_TIMER_Init+0x10>)
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 80081c4:	4b02      	ldr	r3, [pc, #8]	; (80081d0 <UTIL_TIMER_Init+0x14>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4798      	blx	r3
}
 80081ca:	bd08      	pop	{r3, pc}
 80081cc:	2000091c 	.word	0x2000091c
 80081d0:	08008858 	.word	0x08008858

080081d4 <UTIL_TIMER_Create>:
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
  if((TimerObject != NULL) && (Callback != NULL))
 80081d4:	b1a8      	cbz	r0, 8008202 <UTIL_TIMER_Create+0x2e>
{
 80081d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081d8:	4617      	mov	r7, r2
 80081da:	461e      	mov	r6, r3
 80081dc:	4604      	mov	r4, r0
  if((TimerObject != NULL) && (Callback != NULL))
 80081de:	b193      	cbz	r3, 8008206 <UTIL_TIMER_Create+0x32>
  {
    TimerObject->Timestamp = 0U;
 80081e0:	2500      	movs	r5, #0
 80081e2:	6005      	str	r5, [r0, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 80081e4:	4b09      	ldr	r3, [pc, #36]	; (800820c <UTIL_TIMER_Create+0x38>)
 80081e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e8:	4608      	mov	r0, r1
 80081ea:	4798      	blx	r3
 80081ec:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 80081ee:	7225      	strb	r5, [r4, #8]
    TimerObject->IsRunning = 0U;
 80081f0:	7265      	strb	r5, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 80081f2:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 80081f4:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 80081f6:	9b06      	ldr	r3, [sp, #24]
 80081f8:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 80081fa:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 80081fc:	6165      	str	r5, [r4, #20]
    return UTIL_TIMER_OK;
 80081fe:	4628      	mov	r0, r5
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
  }
}
 8008200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return UTIL_TIMER_INVALID_PARAM;
 8008202:	2001      	movs	r0, #1
}
 8008204:	4770      	bx	lr
    return UTIL_TIMER_INVALID_PARAM;
 8008206:	2001      	movs	r0, #1
 8008208:	e7fa      	b.n	8008200 <UTIL_TIMER_Create+0x2c>
 800820a:	bf00      	nop
 800820c:	08008858 	.word	0x08008858

08008210 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8008210:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8008212:	4c03      	ldr	r4, [pc, #12]	; (8008220 <UTIL_TIMER_GetCurrentTime+0x10>)
 8008214:	69e3      	ldr	r3, [r4, #28]
 8008216:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 8008218:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800821a:	4798      	blx	r3
}
 800821c:	bd10      	pop	{r4, pc}
 800821e:	bf00      	nop
 8008220:	08008858 	.word	0x08008858

08008224 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8008224:	b570      	push	{r4, r5, r6, lr}
 8008226:	4606      	mov	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8008228:	4d05      	ldr	r5, [pc, #20]	; (8008240 <UTIL_TIMER_GetElapsedTime+0x1c>)
 800822a:	69eb      	ldr	r3, [r5, #28]
 800822c:	4798      	blx	r3
 800822e:	4604      	mov	r4, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8008230:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008232:	4630      	mov	r0, r6
 8008234:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8008236:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8008238:	1a20      	subs	r0, r4, r0
 800823a:	4798      	blx	r3
}
 800823c:	bd70      	pop	{r4, r5, r6, pc}
 800823e:	bf00      	nop
 8008240:	08008858 	.word	0x08008858

08008244 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8008244:	4b05      	ldr	r3, [pc, #20]	; (800825c <TimerExists+0x18>)
 8008246:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 8008248:	e000      	b.n	800824c <TimerExists+0x8>
  {
    if( cur == TimerObject )
    {
      return true;
    }
    cur = cur->Next;
 800824a:	695b      	ldr	r3, [r3, #20]
  while( cur != NULL )
 800824c:	b11b      	cbz	r3, 8008256 <TimerExists+0x12>
    if( cur == TimerObject )
 800824e:	4283      	cmp	r3, r0
 8008250:	d1fb      	bne.n	800824a <TimerExists+0x6>
      return true;
 8008252:	2001      	movs	r0, #1
  }
  return false;
}
 8008254:	4770      	bx	lr
  return false;
 8008256:	2000      	movs	r0, #0
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop
 800825c:	2000091c 	.word	0x2000091c

08008260 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8008260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008262:	4604      	mov	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8008264:	4e09      	ldr	r6, [pc, #36]	; (800828c <TimerSetTimeout+0x2c>)
 8008266:	6a33      	ldr	r3, [r6, #32]
 8008268:	4798      	blx	r3
 800826a:	4605      	mov	r5, r0
  TimerObject->IsPending = 1;
 800826c:	2301      	movs	r3, #1
 800826e:	7223      	strb	r3, [r4, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8008270:	6827      	ldr	r7, [r4, #0]
 8008272:	69b6      	ldr	r6, [r6, #24]
 8008274:	47b0      	blx	r6
 8008276:	4428      	add	r0, r5
 8008278:	4287      	cmp	r7, r0
 800827a:	d202      	bcs.n	8008282 <TimerSetTimeout+0x22>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800827c:	47b0      	blx	r6
 800827e:	4428      	add	r0, r5
 8008280:	6020      	str	r0, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8008282:	4b02      	ldr	r3, [pc, #8]	; (800828c <TimerSetTimeout+0x2c>)
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	6820      	ldr	r0, [r4, #0]
 8008288:	4798      	blx	r3
}
 800828a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800828c:	08008858 	.word	0x08008858

08008290 <UTIL_TIMER_Stop>:
  if (NULL != TimerObject)
 8008290:	b368      	cbz	r0, 80082ee <UTIL_TIMER_Stop+0x5e>
{
 8008292:	b510      	push	{r4, lr}
 8008294:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008296:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800829a:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800829c:	4b15      	ldr	r3, [pc, #84]	; (80082f4 <UTIL_TIMER_Stop+0x64>)
 800829e:	6819      	ldr	r1, [r3, #0]
    TimerObject->IsReloadStopped = 1U;
 80082a0:	2301      	movs	r3, #1
 80082a2:	7283      	strb	r3, [r0, #10]
    if(NULL != TimerListHead)
 80082a4:	b1e1      	cbz	r1, 80082e0 <UTIL_TIMER_Stop+0x50>
      TimerObject->IsRunning = 0U;
 80082a6:	2300      	movs	r3, #0
 80082a8:	7243      	strb	r3, [r0, #9]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 80082aa:	4288      	cmp	r0, r1
 80082ac:	d006      	beq.n	80082bc <UTIL_TIMER_Stop+0x2c>
    UTIL_TIMER_Object_t* cur = TimerListHead;
 80082ae:	460b      	mov	r3, r1
        while( cur != NULL )
 80082b0:	b1b3      	cbz	r3, 80082e0 <UTIL_TIMER_Stop+0x50>
          if( cur == TimerObject )
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d011      	beq.n	80082da <UTIL_TIMER_Stop+0x4a>
            prev = cur;
 80082b6:	4619      	mov	r1, r3
            cur = cur->Next;
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	e7f9      	b.n	80082b0 <UTIL_TIMER_Stop+0x20>
          TimerListHead->IsPending = 0;
 80082bc:	720b      	strb	r3, [r1, #8]
          if( TimerListHead->Next != NULL )
 80082be:	6948      	ldr	r0, [r1, #20]
 80082c0:	b120      	cbz	r0, 80082cc <UTIL_TIMER_Stop+0x3c>
            TimerListHead = TimerListHead->Next;
 80082c2:	4b0c      	ldr	r3, [pc, #48]	; (80082f4 <UTIL_TIMER_Stop+0x64>)
 80082c4:	6018      	str	r0, [r3, #0]
            TimerSetTimeout( TimerListHead );
 80082c6:	f7ff ffcb 	bl	8008260 <TimerSetTimeout>
 80082ca:	e009      	b.n	80082e0 <UTIL_TIMER_Stop+0x50>
            UTIL_TimerDriver.StopTimerEvt( );
 80082cc:	4b0a      	ldr	r3, [pc, #40]	; (80082f8 <UTIL_TIMER_Stop+0x68>)
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	4798      	blx	r3
            TimerListHead = NULL;
 80082d2:	4b08      	ldr	r3, [pc, #32]	; (80082f4 <UTIL_TIMER_Stop+0x64>)
 80082d4:	2200      	movs	r2, #0
 80082d6:	601a      	str	r2, [r3, #0]
 80082d8:	e002      	b.n	80082e0 <UTIL_TIMER_Stop+0x50>
            if( cur->Next != NULL )
 80082da:	695b      	ldr	r3, [r3, #20]
 80082dc:	b123      	cbz	r3, 80082e8 <UTIL_TIMER_Stop+0x58>
              prev->Next = cur;
 80082de:	614b      	str	r3, [r1, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082e0:	f384 8810 	msr	PRIMASK, r4
}
 80082e4:	2000      	movs	r0, #0
}
 80082e6:	bd10      	pop	{r4, pc}
              prev->Next = cur;
 80082e8:	2300      	movs	r3, #0
 80082ea:	614b      	str	r3, [r1, #20]
 80082ec:	e7f8      	b.n	80082e0 <UTIL_TIMER_Stop+0x50>
    ret = UTIL_TIMER_INVALID_PARAM;
 80082ee:	2001      	movs	r0, #1
}
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop
 80082f4:	2000091c 	.word	0x2000091c
 80082f8:	08008858 	.word	0x08008858

080082fc <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80082fc:	4b09      	ldr	r3, [pc, #36]	; (8008324 <TimerInsertTimer+0x28>)
 80082fe:	681a      	ldr	r2, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8008300:	6953      	ldr	r3, [r2, #20]

  while (cur->Next != NULL )
 8008302:	e001      	b.n	8008308 <TimerInsertTimer+0xc>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
    {
        cur = next;
 8008304:	461a      	mov	r2, r3
        next = next->Next;
 8008306:	695b      	ldr	r3, [r3, #20]
  while (cur->Next != NULL )
 8008308:	6951      	ldr	r1, [r2, #20]
 800830a:	b139      	cbz	r1, 800831c <TimerInsertTimer+0x20>
    if( TimerObject->Timestamp  > next->Timestamp )
 800830c:	6819      	ldr	r1, [r3, #0]
 800830e:	f8d0 c000 	ldr.w	ip, [r0]
 8008312:	458c      	cmp	ip, r1
 8008314:	d8f6      	bhi.n	8008304 <TimerInsertTimer+0x8>
    }
    else
    {
        cur->Next = TimerObject;
 8008316:	6150      	str	r0, [r2, #20]
        TimerObject->Next = next;
 8008318:	6143      	str	r3, [r0, #20]
        return;
 800831a:	4770      	bx	lr

    }
  }
  cur->Next = TimerObject;
 800831c:	6150      	str	r0, [r2, #20]
  TimerObject->Next = NULL;
 800831e:	2300      	movs	r3, #0
 8008320:	6143      	str	r3, [r0, #20]
}
 8008322:	4770      	bx	lr
 8008324:	2000091c 	.word	0x2000091c

08008328 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8008328:	b508      	push	{r3, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800832a:	4b05      	ldr	r3, [pc, #20]	; (8008340 <TimerInsertNewHeadTimer+0x18>)
 800832c:	681b      	ldr	r3, [r3, #0]

  if( cur != NULL )
 800832e:	b10b      	cbz	r3, 8008334 <TimerInsertNewHeadTimer+0xc>
  {
    cur->IsPending = 0;
 8008330:	2200      	movs	r2, #0
 8008332:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8008334:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 8008336:	4b02      	ldr	r3, [pc, #8]	; (8008340 <TimerInsertNewHeadTimer+0x18>)
 8008338:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 800833a:	f7ff ff91 	bl	8008260 <TimerSetTimeout>
}
 800833e:	bd08      	pop	{r3, pc}
 8008340:	2000091c 	.word	0x2000091c

08008344 <UTIL_TIMER_Start>:
{
 8008344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8008346:	2800      	cmp	r0, #0
 8008348:	d036      	beq.n	80083b8 <UTIL_TIMER_Start+0x74>
 800834a:	4604      	mov	r4, r0
 800834c:	f7ff ff7a 	bl	8008244 <TimerExists>
 8008350:	2800      	cmp	r0, #0
 8008352:	d134      	bne.n	80083be <UTIL_TIMER_Start+0x7a>
 8008354:	7a65      	ldrb	r5, [r4, #9]
 8008356:	2d00      	cmp	r5, #0
 8008358:	d133      	bne.n	80083c2 <UTIL_TIMER_Start+0x7e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800835a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800835e:	b672      	cpsid	i
    ticks = TimerObject->ReloadValue;
 8008360:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8008362:	4b19      	ldr	r3, [pc, #100]	; (80083c8 <UTIL_TIMER_Start+0x84>)
 8008364:	6a1b      	ldr	r3, [r3, #32]
 8008366:	4798      	blx	r3
    if( ticks < minValue )
 8008368:	4287      	cmp	r7, r0
 800836a:	d300      	bcc.n	800836e <UTIL_TIMER_Start+0x2a>
    ticks = TimerObject->ReloadValue;
 800836c:	4638      	mov	r0, r7
    TimerObject->Timestamp = ticks;
 800836e:	6020      	str	r0, [r4, #0]
    TimerObject->IsPending = 0U;
 8008370:	2300      	movs	r3, #0
 8008372:	7223      	strb	r3, [r4, #8]
    TimerObject->IsRunning = 1U;
 8008374:	2201      	movs	r2, #1
 8008376:	7262      	strb	r2, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8008378:	72a3      	strb	r3, [r4, #10]
    if( TimerListHead == NULL )
 800837a:	4b14      	ldr	r3, [pc, #80]	; (80083cc <UTIL_TIMER_Start+0x88>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	b183      	cbz	r3, 80083a2 <UTIL_TIMER_Start+0x5e>
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8008380:	4b11      	ldr	r3, [pc, #68]	; (80083c8 <UTIL_TIMER_Start+0x84>)
 8008382:	699b      	ldr	r3, [r3, #24]
 8008384:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 8008386:	6823      	ldr	r3, [r4, #0]
 8008388:	4418      	add	r0, r3
 800838a:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800838c:	4b0f      	ldr	r3, [pc, #60]	; (80083cc <UTIL_TIMER_Start+0x88>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4298      	cmp	r0, r3
 8008394:	d20c      	bcs.n	80083b0 <UTIL_TIMER_Start+0x6c>
        TimerInsertNewHeadTimer( TimerObject);
 8008396:	4620      	mov	r0, r4
 8008398:	f7ff ffc6 	bl	8008328 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800839c:	f386 8810 	msr	PRIMASK, r6
}
 80083a0:	e00b      	b.n	80083ba <UTIL_TIMER_Start+0x76>
      UTIL_TimerDriver.SetTimerContext();
 80083a2:	4b09      	ldr	r3, [pc, #36]	; (80083c8 <UTIL_TIMER_Start+0x84>)
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 80083a8:	4620      	mov	r0, r4
 80083aa:	f7ff ffbd 	bl	8008328 <TimerInsertNewHeadTimer>
 80083ae:	e7f5      	b.n	800839c <UTIL_TIMER_Start+0x58>
        TimerInsertTimer( TimerObject);
 80083b0:	4620      	mov	r0, r4
 80083b2:	f7ff ffa3 	bl	80082fc <TimerInsertTimer>
 80083b6:	e7f1      	b.n	800839c <UTIL_TIMER_Start+0x58>
    ret =  UTIL_TIMER_INVALID_PARAM;
 80083b8:	2501      	movs	r5, #1
}
 80083ba:	4628      	mov	r0, r5
 80083bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret =  UTIL_TIMER_INVALID_PARAM;
 80083be:	2501      	movs	r5, #1
 80083c0:	e7fb      	b.n	80083ba <UTIL_TIMER_Start+0x76>
 80083c2:	2501      	movs	r5, #1
 80083c4:	e7f9      	b.n	80083ba <UTIL_TIMER_Start+0x76>
 80083c6:	bf00      	nop
 80083c8:	08008858 	.word	0x08008858
 80083cc:	2000091c 	.word	0x2000091c

080083d0 <UTIL_TIMER_SetPeriod>:
  if(NULL == TimerObject)
 80083d0:	b198      	cbz	r0, 80083fa <UTIL_TIMER_SetPeriod+0x2a>
{
 80083d2:	b510      	push	{r4, lr}
 80083d4:	4604      	mov	r4, r0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 80083d6:	4b0a      	ldr	r3, [pc, #40]	; (8008400 <UTIL_TIMER_SetPeriod+0x30>)
 80083d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083da:	4608      	mov	r0, r1
 80083dc:	4798      	blx	r3
 80083de:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 80083e0:	4620      	mov	r0, r4
 80083e2:	f7ff ff2f 	bl	8008244 <TimerExists>
 80083e6:	b908      	cbnz	r0, 80083ec <UTIL_TIMER_SetPeriod+0x1c>
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80083e8:	2000      	movs	r0, #0
}
 80083ea:	bd10      	pop	{r4, pc}
      (void)UTIL_TIMER_Stop(TimerObject);
 80083ec:	4620      	mov	r0, r4
 80083ee:	f7ff ff4f 	bl	8008290 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 80083f2:	4620      	mov	r0, r4
 80083f4:	f7ff ffa6 	bl	8008344 <UTIL_TIMER_Start>
 80083f8:	e7f7      	b.n	80083ea <UTIL_TIMER_SetPeriod+0x1a>
	  ret = UTIL_TIMER_INVALID_PARAM;
 80083fa:	2001      	movs	r0, #1
}
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop
 8008400:	08008858 	.word	0x08008858

08008404 <UTIL_TIMER_IRQ_Handler>:
{
 8008404:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008406:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800840a:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 800840c:	4c1e      	ldr	r4, [pc, #120]	; (8008488 <UTIL_TIMER_IRQ_Handler+0x84>)
 800840e:	6963      	ldr	r3, [r4, #20]
 8008410:	4798      	blx	r3
 8008412:	4606      	mov	r6, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8008414:	6923      	ldr	r3, [r4, #16]
 8008416:	4798      	blx	r3
  DeltaContext = now  - old; /*intentional wrap around */
 8008418:	1b84      	subs	r4, r0, r6
  if ( TimerListHead != NULL )
 800841a:	4b1c      	ldr	r3, [pc, #112]	; (800848c <UTIL_TIMER_IRQ_Handler+0x88>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	b923      	cbnz	r3, 800842a <UTIL_TIMER_IRQ_Handler+0x26>
 8008420:	e018      	b.n	8008454 <UTIL_TIMER_IRQ_Handler+0x50>
        cur->Timestamp = 0;
 8008422:	2200      	movs	r2, #0
 8008424:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 8008426:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 8008428:	b1a3      	cbz	r3, 8008454 <UTIL_TIMER_IRQ_Handler+0x50>
      if (cur->Timestamp > DeltaContext)
 800842a:	681a      	ldr	r2, [r3, #0]
 800842c:	42a2      	cmp	r2, r4
 800842e:	d9f8      	bls.n	8008422 <UTIL_TIMER_IRQ_Handler+0x1e>
        cur->Timestamp -= DeltaContext;
 8008430:	1a31      	subs	r1, r6, r0
 8008432:	440a      	add	r2, r1
 8008434:	601a      	str	r2, [r3, #0]
 8008436:	e7f6      	b.n	8008426 <UTIL_TIMER_IRQ_Handler+0x22>
      cur = TimerListHead;
 8008438:	4b14      	ldr	r3, [pc, #80]	; (800848c <UTIL_TIMER_IRQ_Handler+0x88>)
 800843a:	681c      	ldr	r4, [r3, #0]
      TimerListHead = TimerListHead->Next;
 800843c:	6962      	ldr	r2, [r4, #20]
 800843e:	601a      	str	r2, [r3, #0]
      cur->IsPending = 0;
 8008440:	2300      	movs	r3, #0
 8008442:	7223      	strb	r3, [r4, #8]
      cur->IsRunning = 0;
 8008444:	7263      	strb	r3, [r4, #9]
      cur->Callback(cur->argument);
 8008446:	68e3      	ldr	r3, [r4, #12]
 8008448:	6920      	ldr	r0, [r4, #16]
 800844a:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800844c:	8963      	ldrh	r3, [r4, #10]
 800844e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008452:	d012      	beq.n	800847a <UTIL_TIMER_IRQ_Handler+0x76>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8008454:	4b0d      	ldr	r3, [pc, #52]	; (800848c <UTIL_TIMER_IRQ_Handler+0x88>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	b13b      	cbz	r3, 800846a <UTIL_TIMER_IRQ_Handler+0x66>
 800845a:	681c      	ldr	r4, [r3, #0]
 800845c:	2c00      	cmp	r4, #0
 800845e:	d0eb      	beq.n	8008438 <UTIL_TIMER_IRQ_Handler+0x34>
 8008460:	4b09      	ldr	r3, [pc, #36]	; (8008488 <UTIL_TIMER_IRQ_Handler+0x84>)
 8008462:	699b      	ldr	r3, [r3, #24]
 8008464:	4798      	blx	r3
 8008466:	4284      	cmp	r4, r0
 8008468:	d3e6      	bcc.n	8008438 <UTIL_TIMER_IRQ_Handler+0x34>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800846a:	4b08      	ldr	r3, [pc, #32]	; (800848c <UTIL_TIMER_IRQ_Handler+0x88>)
 800846c:	6818      	ldr	r0, [r3, #0]
 800846e:	b108      	cbz	r0, 8008474 <UTIL_TIMER_IRQ_Handler+0x70>
 8008470:	7a03      	ldrb	r3, [r0, #8]
 8008472:	b133      	cbz	r3, 8008482 <UTIL_TIMER_IRQ_Handler+0x7e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008474:	f385 8810 	msr	PRIMASK, r5
}
 8008478:	bd70      	pop	{r4, r5, r6, pc}
        (void)UTIL_TIMER_Start(cur);
 800847a:	4620      	mov	r0, r4
 800847c:	f7ff ff62 	bl	8008344 <UTIL_TIMER_Start>
 8008480:	e7e8      	b.n	8008454 <UTIL_TIMER_IRQ_Handler+0x50>
    TimerSetTimeout( TimerListHead );
 8008482:	f7ff feed 	bl	8008260 <TimerSetTimeout>
 8008486:	e7f5      	b.n	8008474 <UTIL_TIMER_IRQ_Handler+0x70>
 8008488:	08008858 	.word	0x08008858
 800848c:	2000091c 	.word	0x2000091c

08008490 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8008490:	4601      	mov	r1, r0
  int i = 0;
 8008492:	2000      	movs	r0, #0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8008494:	e008      	b.n	80084a8 <ee_skip_atoi+0x18>
 8008496:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800849a:	1c53      	adds	r3, r2, #1
 800849c:	600b      	str	r3, [r1, #0]
 800849e:	7813      	ldrb	r3, [r2, #0]
 80084a0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80084a4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 80084a8:	680a      	ldr	r2, [r1, #0]
 80084aa:	7813      	ldrb	r3, [r2, #0]
 80084ac:	3b30      	subs	r3, #48	; 0x30
 80084ae:	b2db      	uxtb	r3, r3
 80084b0:	2b09      	cmp	r3, #9
 80084b2:	d9f0      	bls.n	8008496 <ee_skip_atoi+0x6>
  return i;
}
 80084b4:	4770      	bx	lr
	...

080084b8 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 80084b8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 80084bc:	b093      	sub	sp, #76	; 0x4c
 80084be:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80084c0:	9e1c      	ldr	r6, [sp, #112]	; 0x70
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 80084c2:	f016 0f40 	tst.w	r6, #64	; 0x40
 80084c6:	d110      	bne.n	80084ea <ee_number+0x32>
  char *dig = lower_digits;
 80084c8:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 80085c4 <ee_number+0x10c>
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 80084cc:	1e9f      	subs	r7, r3, #2
 80084ce:	2f22      	cmp	r7, #34	; 0x22
 80084d0:	d875      	bhi.n	80085be <ee_number+0x106>

  c = (type & ZEROPAD) ? '0' : ' ';
 80084d2:	f016 0401 	ands.w	r4, r6, #1
 80084d6:	d00b      	beq.n	80084f0 <ee_number+0x38>
 80084d8:	f04f 0e30 	mov.w	lr, #48	; 0x30
  sign = 0;
  if (type & SIGN)
 80084dc:	f016 0f02 	tst.w	r6, #2
 80084e0:	d00f      	beq.n	8008502 <ee_number+0x4a>
  {
    if (num < 0)
 80084e2:	2a00      	cmp	r2, #0
 80084e4:	db07      	blt.n	80084f6 <ee_number+0x3e>
  sign = 0;
 80084e6:	2700      	movs	r7, #0
 80084e8:	e00c      	b.n	8008504 <ee_number+0x4c>
  if (type & UPPERCASE)  dig = upper_digits;
 80084ea:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 80085c8 <ee_number+0x110>
 80084ee:	e7ed      	b.n	80084cc <ee_number+0x14>
  c = (type & ZEROPAD) ? '0' : ' ';
 80084f0:	f04f 0e20 	mov.w	lr, #32
 80084f4:	e7f2      	b.n	80084dc <ee_number+0x24>
    {
      sign = '-';
      num = -num;
 80084f6:	4252      	negs	r2, r2
      size--;
 80084f8:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80084fa:	3e01      	subs	r6, #1
 80084fc:	961a      	str	r6, [sp, #104]	; 0x68
      sign = '-';
 80084fe:	272d      	movs	r7, #45	; 0x2d
 8008500:	e000      	b.n	8008504 <ee_number+0x4c>
  sign = 0;
 8008502:	2700      	movs	r7, #0
  }
#endif

  i = 0;

  if (num == 0)
 8008504:	bb5a      	cbnz	r2, 800855e <ee_number+0xa6>
    tmp[i++] = '0';
 8008506:	2330      	movs	r3, #48	; 0x30
 8008508:	f88d 3004 	strb.w	r3, [sp, #4]
 800850c:	f04f 0c01 	mov.w	ip, #1
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
      num = ((unsigned long) num) / (unsigned) base;
    }
  }

  if (i > precision) precision = i;
 8008510:	45ac      	cmp	ip, r5
 8008512:	dd00      	ble.n	8008516 <ee_number+0x5e>
 8008514:	4665      	mov	r5, ip
  size -= precision;
 8008516:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008518:	1b5b      	subs	r3, r3, r5
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800851a:	b31c      	cbz	r4, 8008564 <ee_number+0xac>
  if (sign) ASSIGN_STR(sign);
 800851c:	b11f      	cbz	r7, 8008526 <ee_number+0x6e>
 800851e:	f800 7b01 	strb.w	r7, [r0], #1
 8008522:	3901      	subs	r1, #1
 8008524:	d007      	beq.n	8008536 <ee_number+0x7e>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8008526:	2b00      	cmp	r3, #0
 8008528:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800852c:	dd24      	ble.n	8008578 <ee_number+0xc0>
 800852e:	f800 eb01 	strb.w	lr, [r0], #1
 8008532:	3901      	subs	r1, #1
 8008534:	d1f7      	bne.n	8008526 <ee_number+0x6e>
  while (i < precision--) ASSIGN_STR('0');
  while (i-- > 0) ASSIGN_STR(tmp[i]);
  while (size-- > 0) ASSIGN_STR(' ');

  return str;
}
 8008536:	b013      	add	sp, #76	; 0x4c
 8008538:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800853c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008540:	fb03 2216 	mls	r2, r3, r6, r2
 8008544:	f81a 8002 	ldrb.w	r8, [sl, r2]
 8008548:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 800854c:	446a      	add	r2, sp
 800854e:	f802 8c44 	strb.w	r8, [r2, #-68]
      num = ((unsigned long) num) / (unsigned) base;
 8008552:	4632      	mov	r2, r6
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8008554:	f10c 0c01 	add.w	ip, ip, #1
    while (num != 0)
 8008558:	2a00      	cmp	r2, #0
 800855a:	d1ef      	bne.n	800853c <ee_number+0x84>
 800855c:	e7d8      	b.n	8008510 <ee_number+0x58>
  i = 0;
 800855e:	f04f 0c00 	mov.w	ip, #0
 8008562:	e7f9      	b.n	8008558 <ee_number+0xa0>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8008564:	2b00      	cmp	r3, #0
 8008566:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800856a:	ddd7      	ble.n	800851c <ee_number+0x64>
 800856c:	2220      	movs	r2, #32
 800856e:	f800 2b01 	strb.w	r2, [r0], #1
 8008572:	3901      	subs	r1, #1
 8008574:	d1f6      	bne.n	8008564 <ee_number+0xac>
 8008576:	e7de      	b.n	8008536 <ee_number+0x7e>
  while (i < precision--) ASSIGN_STR('0');
 8008578:	4565      	cmp	r5, ip
 800857a:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800857e:	dd05      	ble.n	800858c <ee_number+0xd4>
 8008580:	2230      	movs	r2, #48	; 0x30
 8008582:	f800 2b01 	strb.w	r2, [r0], #1
 8008586:	3901      	subs	r1, #1
 8008588:	d1f6      	bne.n	8008578 <ee_number+0xc0>
 800858a:	e7d4      	b.n	8008536 <ee_number+0x7e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800858c:	4662      	mov	r2, ip
 800858e:	2a00      	cmp	r2, #0
 8008590:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8008594:	dd09      	ble.n	80085aa <ee_number+0xf2>
 8008596:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 800859a:	446a      	add	r2, sp
 800859c:	f812 2c44 	ldrb.w	r2, [r2, #-68]
 80085a0:	f800 2b01 	strb.w	r2, [r0], #1
 80085a4:	3901      	subs	r1, #1
 80085a6:	d1f1      	bne.n	800858c <ee_number+0xd4>
 80085a8:	e7c5      	b.n	8008536 <ee_number+0x7e>
  while (size-- > 0) ASSIGN_STR(' ');
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80085b0:	ddc1      	ble.n	8008536 <ee_number+0x7e>
 80085b2:	2220      	movs	r2, #32
 80085b4:	f800 2b01 	strb.w	r2, [r0], #1
 80085b8:	3901      	subs	r1, #1
 80085ba:	d1f6      	bne.n	80085aa <ee_number+0xf2>
 80085bc:	e7bb      	b.n	8008536 <ee_number+0x7e>
  if (base < 2 || base > 36) return 0;
 80085be:	2000      	movs	r0, #0
 80085c0:	e7b9      	b.n	8008536 <ee_number+0x7e>
 80085c2:	bf00      	nop
 80085c4:	08008fec 	.word	0x08008fec
 80085c8:	08009014 	.word	0x08009014

080085cc <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 80085cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085d0:	b087      	sub	sp, #28
 80085d2:	9205      	str	r2, [sp, #20]
 80085d4:	9304      	str	r3, [sp, #16]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 80085d6:	1e0f      	subs	r7, r1, #0
 80085d8:	f340 80b8 	ble.w	800874c <tiny_vsnprintf_like+0x180>
 80085dc:	4606      	mov	r6, r0
  {
    return 0;
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 80085de:	4604      	mov	r4, r0
 80085e0:	e004      	b.n	80085ec <tiny_vsnprintf_like+0x20>
  {
    CHECK_STR_SIZE(buf, str, size);

    if (*fmt != '%')
    {
      *str++ = *fmt;
 80085e2:	f804 2b01 	strb.w	r2, [r4], #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 80085e6:	9b05      	ldr	r3, [sp, #20]
 80085e8:	3301      	adds	r3, #1
 80085ea:	9305      	str	r3, [sp, #20]
 80085ec:	9905      	ldr	r1, [sp, #20]
 80085ee:	780a      	ldrb	r2, [r1, #0]
 80085f0:	b922      	cbnz	r2, 80085fc <tiny_vsnprintf_like+0x30>
 80085f2:	1ba3      	subs	r3, r4, r6
 80085f4:	1e78      	subs	r0, r7, #1
 80085f6:	4283      	cmp	r3, r0
 80085f8:	f2c0 80a2 	blt.w	8008740 <tiny_vsnprintf_like+0x174>
    CHECK_STR_SIZE(buf, str, size);
 80085fc:	1ba3      	subs	r3, r4, r6
 80085fe:	f107 38ff 	add.w	r8, r7, #4294967295	; 0xffffffff
 8008602:	4543      	cmp	r3, r8
 8008604:	f280 809c 	bge.w	8008740 <tiny_vsnprintf_like+0x174>
    if (*fmt != '%')
 8008608:	2a25      	cmp	r2, #37	; 0x25
 800860a:	d1ea      	bne.n	80085e2 <tiny_vsnprintf_like+0x16>

    // Process flags
    flags = 0;
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 800860c:	1c4b      	adds	r3, r1, #1
 800860e:	9305      	str	r3, [sp, #20]
    if (*fmt == '0')
 8008610:	784b      	ldrb	r3, [r1, #1]
 8008612:	2b30      	cmp	r3, #48	; 0x30
 8008614:	d020      	beq.n	8008658 <tiny_vsnprintf_like+0x8c>
    flags = 0;
 8008616:	f04f 0900 	mov.w	r9, #0
    }
#endif

    // Get field width
    field_width = -1;
    if (is_digit(*fmt))
 800861a:	3b30      	subs	r3, #48	; 0x30
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b09      	cmp	r3, #9
 8008620:	d91d      	bls.n	800865e <tiny_vsnprintf_like+0x92>
    field_width = -1;
 8008622:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
#endif

    // Default base
    base = 10;

    switch (*fmt)
 8008626:	9b05      	ldr	r3, [sp, #20]
 8008628:	781a      	ldrb	r2, [r3, #0]
 800862a:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
 800862e:	2b20      	cmp	r3, #32
 8008630:	d867      	bhi.n	8008702 <tiny_vsnprintf_like+0x136>
 8008632:	e8df f003 	tbb	[pc, r3]
 8008636:	664a      	.short	0x664a
 8008638:	66666666 	.word	0x66666666
 800863c:	66666666 	.word	0x66666666
 8008640:	66621e66 	.word	0x66621e66
 8008644:	62666666 	.word	0x62666666
 8008648:	66666666 	.word	0x66666666
 800864c:	66666666 	.word	0x66666666
 8008650:	19662866 	.word	0x19662866
 8008654:	6666      	.short	0x6666
 8008656:	7c          	.byte	0x7c
 8008657:	00          	.byte	0x00
      flags |= ZEROPAD;
 8008658:	f04f 0901 	mov.w	r9, #1
 800865c:	e7dd      	b.n	800861a <tiny_vsnprintf_like+0x4e>
      field_width = ee_skip_atoi(&fmt);
 800865e:	a805      	add	r0, sp, #20
 8008660:	f7ff ff16 	bl	8008490 <ee_skip_atoi>
 8008664:	4605      	mov	r5, r0
 8008666:	e7de      	b.n	8008626 <tiny_vsnprintf_like+0x5a>
    switch (*fmt)
 8008668:	230a      	movs	r3, #10
 800866a:	e031      	b.n	80086d0 <tiny_vsnprintf_like+0x104>
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 800866c:	2320      	movs	r3, #32
 800866e:	f804 3b01 	strb.w	r3, [r4], #1
 8008672:	3d01      	subs	r5, #1
 8008674:	2d00      	cmp	r5, #0
 8008676:	dcf9      	bgt.n	800866c <tiny_vsnprintf_like+0xa0>
        *str++ = (unsigned char) va_arg(args, int);
 8008678:	9b04      	ldr	r3, [sp, #16]
 800867a:	1d1a      	adds	r2, r3, #4
 800867c:	9204      	str	r2, [sp, #16]
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	f804 3b01 	strb.w	r3, [r4], #1
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8008684:	e7af      	b.n	80085e6 <tiny_vsnprintf_like+0x1a>

      case 's':
        s = va_arg(args, char *);
 8008686:	9b04      	ldr	r3, [sp, #16]
 8008688:	1d1a      	adds	r2, r3, #4
 800868a:	9204      	str	r2, [sp, #16]
 800868c:	f8d3 8000 	ldr.w	r8, [r3]
        if (!s) s = "<NULL>";
 8008690:	f1b8 0f00 	cmp.w	r8, #0
 8008694:	d003      	beq.n	800869e <tiny_vsnprintf_like+0xd2>
#ifdef TINY_PRINTF
        len = strlen(s);
 8008696:	4640      	mov	r0, r8
 8008698:	f7f7 fd6e 	bl	8000178 <strlen>
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 800869c:	e006      	b.n	80086ac <tiny_vsnprintf_like+0xe0>
        if (!s) s = "<NULL>";
 800869e:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8008750 <tiny_vsnprintf_like+0x184>
 80086a2:	e7f8      	b.n	8008696 <tiny_vsnprintf_like+0xca>
          while (len < field_width--) *str++ = ' ';
 80086a4:	2220      	movs	r2, #32
 80086a6:	f804 2b01 	strb.w	r2, [r4], #1
 80086aa:	461d      	mov	r5, r3
 80086ac:	1e6b      	subs	r3, r5, #1
 80086ae:	4285      	cmp	r5, r0
 80086b0:	dcf8      	bgt.n	80086a4 <tiny_vsnprintf_like+0xd8>
        for (i = 0; i < len; ++i) *str++ = *s++;
 80086b2:	2200      	movs	r2, #0
 80086b4:	e006      	b.n	80086c4 <tiny_vsnprintf_like+0xf8>
 80086b6:	4643      	mov	r3, r8
 80086b8:	f813 1b01 	ldrb.w	r1, [r3], #1
 80086bc:	f804 1b01 	strb.w	r1, [r4], #1
 80086c0:	3201      	adds	r2, #1
 80086c2:	4698      	mov	r8, r3
 80086c4:	4282      	cmp	r2, r0
 80086c6:	dbf6      	blt.n	80086b6 <tiny_vsnprintf_like+0xea>
 80086c8:	e78d      	b.n	80085e6 <tiny_vsnprintf_like+0x1a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 80086ca:	f049 0940 	orr.w	r9, r9, #64	; 0x40

      case 'x':
        base = 16;
 80086ce:	2310      	movs	r3, #16
        continue;
    }

    if (qualifier == 'l')
      num = va_arg(args, unsigned long);
    else if (flags & SIGN)
 80086d0:	f019 0f02 	tst.w	r9, #2
 80086d4:	d02f      	beq.n	8008736 <tiny_vsnprintf_like+0x16a>
      num = va_arg(args, int);
 80086d6:	9a04      	ldr	r2, [sp, #16]
 80086d8:	1d11      	adds	r1, r2, #4
 80086da:	9104      	str	r1, [sp, #16]
 80086dc:	6812      	ldr	r2, [r2, #0]
    else
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 80086de:	1ba1      	subs	r1, r4, r6
 80086e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80086e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80086e8:	9001      	str	r0, [sp, #4]
 80086ea:	9500      	str	r5, [sp, #0]
 80086ec:	eba8 0101 	sub.w	r1, r8, r1
 80086f0:	4620      	mov	r0, r4
 80086f2:	f7ff fee1 	bl	80084b8 <ee_number>
 80086f6:	4604      	mov	r4, r0
 80086f8:	e775      	b.n	80085e6 <tiny_vsnprintf_like+0x1a>
        flags |= SIGN;
 80086fa:	f049 0902 	orr.w	r9, r9, #2
    base = 10;
 80086fe:	230a      	movs	r3, #10
 8008700:	e7e6      	b.n	80086d0 <tiny_vsnprintf_like+0x104>
        if (*fmt != '%') *str++ = '%';
 8008702:	2a25      	cmp	r2, #37	; 0x25
 8008704:	d002      	beq.n	800870c <tiny_vsnprintf_like+0x140>
 8008706:	2325      	movs	r3, #37	; 0x25
 8008708:	f804 3b01 	strb.w	r3, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 800870c:	1ba3      	subs	r3, r4, r6
 800870e:	4598      	cmp	r8, r3
 8008710:	dd0f      	ble.n	8008732 <tiny_vsnprintf_like+0x166>
        if (*fmt)
 8008712:	9b05      	ldr	r3, [sp, #20]
 8008714:	781a      	ldrb	r2, [r3, #0]
 8008716:	b13a      	cbz	r2, 8008728 <tiny_vsnprintf_like+0x15c>
          *str++ = *fmt;
 8008718:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 800871c:	1ba3      	subs	r3, r4, r6
 800871e:	4598      	cmp	r8, r3
 8008720:	f73f af61 	bgt.w	80085e6 <tiny_vsnprintf_like+0x1a>
    base = 10;
 8008724:	230a      	movs	r3, #10
 8008726:	e7d3      	b.n	80086d0 <tiny_vsnprintf_like+0x104>
          --fmt;
 8008728:	3b01      	subs	r3, #1
 800872a:	9305      	str	r3, [sp, #20]
 800872c:	e7f6      	b.n	800871c <tiny_vsnprintf_like+0x150>
        base = 16;
 800872e:	2310      	movs	r3, #16
 8008730:	e7ce      	b.n	80086d0 <tiny_vsnprintf_like+0x104>
    base = 10;
 8008732:	230a      	movs	r3, #10
 8008734:	e7cc      	b.n	80086d0 <tiny_vsnprintf_like+0x104>
      num = va_arg(args, unsigned int);
 8008736:	9a04      	ldr	r2, [sp, #16]
 8008738:	1d11      	adds	r1, r2, #4
 800873a:	9104      	str	r1, [sp, #16]
 800873c:	6812      	ldr	r2, [r2, #0]
 800873e:	e7ce      	b.n	80086de <tiny_vsnprintf_like+0x112>
  }

  *str = '\0';
 8008740:	2300      	movs	r3, #0
 8008742:	7023      	strb	r3, [r4, #0]
  return str - buf;
 8008744:	1ba0      	subs	r0, r4, r6
}
 8008746:	b007      	add	sp, #28
 8008748:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return 0;
 800874c:	2000      	movs	r0, #0
 800874e:	e7fa      	b.n	8008746 <tiny_vsnprintf_like+0x17a>
 8008750:	0800903c 	.word	0x0800903c

08008754 <memset>:
 8008754:	4402      	add	r2, r0
 8008756:	4603      	mov	r3, r0
 8008758:	4293      	cmp	r3, r2
 800875a:	d100      	bne.n	800875e <memset+0xa>
 800875c:	4770      	bx	lr
 800875e:	f803 1b01 	strb.w	r1, [r3], #1
 8008762:	e7f9      	b.n	8008758 <memset+0x4>

08008764 <__libc_init_array>:
 8008764:	b570      	push	{r4, r5, r6, lr}
 8008766:	4d0d      	ldr	r5, [pc, #52]	; (800879c <__libc_init_array+0x38>)
 8008768:	4c0d      	ldr	r4, [pc, #52]	; (80087a0 <__libc_init_array+0x3c>)
 800876a:	1b64      	subs	r4, r4, r5
 800876c:	10a4      	asrs	r4, r4, #2
 800876e:	2600      	movs	r6, #0
 8008770:	42a6      	cmp	r6, r4
 8008772:	d109      	bne.n	8008788 <__libc_init_array+0x24>
 8008774:	4d0b      	ldr	r5, [pc, #44]	; (80087a4 <__libc_init_array+0x40>)
 8008776:	4c0c      	ldr	r4, [pc, #48]	; (80087a8 <__libc_init_array+0x44>)
 8008778:	f000 f826 	bl	80087c8 <_init>
 800877c:	1b64      	subs	r4, r4, r5
 800877e:	10a4      	asrs	r4, r4, #2
 8008780:	2600      	movs	r6, #0
 8008782:	42a6      	cmp	r6, r4
 8008784:	d105      	bne.n	8008792 <__libc_init_array+0x2e>
 8008786:	bd70      	pop	{r4, r5, r6, pc}
 8008788:	f855 3b04 	ldr.w	r3, [r5], #4
 800878c:	4798      	blx	r3
 800878e:	3601      	adds	r6, #1
 8008790:	e7ee      	b.n	8008770 <__libc_init_array+0xc>
 8008792:	f855 3b04 	ldr.w	r3, [r5], #4
 8008796:	4798      	blx	r3
 8008798:	3601      	adds	r6, #1
 800879a:	e7f2      	b.n	8008782 <__libc_init_array+0x1e>
 800879c:	08009050 	.word	0x08009050
 80087a0:	08009050 	.word	0x08009050
 80087a4:	08009050 	.word	0x08009050
 80087a8:	08009054 	.word	0x08009054

080087ac <memcpy>:
 80087ac:	440a      	add	r2, r1
 80087ae:	4291      	cmp	r1, r2
 80087b0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80087b4:	d100      	bne.n	80087b8 <memcpy+0xc>
 80087b6:	4770      	bx	lr
 80087b8:	b510      	push	{r4, lr}
 80087ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087c2:	4291      	cmp	r1, r2
 80087c4:	d1f9      	bne.n	80087ba <memcpy+0xe>
 80087c6:	bd10      	pop	{r4, pc}

080087c8 <_init>:
 80087c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ca:	bf00      	nop
 80087cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ce:	bc08      	pop	{r3}
 80087d0:	469e      	mov	lr, r3
 80087d2:	4770      	bx	lr

080087d4 <_fini>:
 80087d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d6:	bf00      	nop
 80087d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087da:	bc08      	pop	{r3}
 80087dc:	469e      	mov	lr, r3
 80087de:	4770      	bx	lr
