GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\EchoServerTangNano.vhd'
Analyzing entity 'echoserver'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\EchoServerTangNano.vhd":5)
Analyzing architecture 'arch'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\EchoServerTangNano.vhd":24)
Analyzing VHDL file 'C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartRX.vhd'
Analyzing entity 'uartrx'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartRX.vhd":6)
Analyzing architecture 'arch'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartRX.vhd":23)
Analyzing VHDL file 'C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartTX.vhd'
Analyzing entity 'uarttx'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartTX.vhd":6)
Analyzing architecture 'arch'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartTX.vhd":23)
Processing 'EchoServer(arch)'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\EchoServerTangNano.vhd":5)
Processing 'uartRX(stopbit=1)(arch)'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartRX.vhd":6)
Processing 'uartTX(paritybit=0)(arch)'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartTX.vhd":6)
NOTE  (EX0101) : Current top module is "EchoServer"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\impl\gwsynthesis\uart.vg" completed
[100%] Generate report file "C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\impl\gwsynthesis\uart_syn.rpt.html" completed
GowinSynthesis finish
