

================================================================
== Vivado HLS Report for 'enqueue_dequeue_fram'
================================================================
* Date:           Thu Nov 19 12:13:04 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.502 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_bk   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_be   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vi   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vo   |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_bk  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_be  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vi  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vo  |      200|      200|         2|          -|          -|   100|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 18 2 4 6 8 10 12 14 16 
2 --> 3 18 
3 --> 2 
4 --> 5 18 
5 --> 4 
6 --> 7 18 
7 --> 6 
8 --> 9 18 
9 --> 8 
10 --> 11 18 
11 --> 10 
12 --> 13 18 
13 --> 12 
14 --> 15 18 
15 --> 14 
16 --> 17 18 
17 --> 16 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac)" [fyp/edca.c:45]   --->   Operation 19 'read' 'ac_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%operation_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %operation)" [fyp/edca.c:45]   --->   Operation 20 'read' 'operation_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%available_spaces_bk_s = load i3* @available_spaces_bk, align 1" [fyp/edca.c:54]   --->   Operation 21 'load' 'available_spaces_bk_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_pointer_bk_loa = load i2* @write_pointer_bk, align 1" [fyp/edca.c:58]   --->   Operation 22 'load' 'write_pointer_bk_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%available_spaces_be_s = load i3* @available_spaces_be, align 1" [fyp/edca.c:67]   --->   Operation 23 'load' 'available_spaces_be_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_pointer_be_loa = load i2* @write_pointer_be, align 1" [fyp/edca.c:71]   --->   Operation 24 'load' 'write_pointer_be_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%available_spaces_vi_s = load i3* @available_spaces_vi, align 1" [fyp/edca.c:80]   --->   Operation 25 'load' 'available_spaces_vi_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_pointer_vi_loa = load i2* @write_pointer_vi, align 1" [fyp/edca.c:84]   --->   Operation 26 'load' 'write_pointer_vi_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:93]   --->   Operation 27 'load' 'available_spaces_vo_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_pointer_vo_loa = load i2* @write_pointer_vo, align 1" [fyp/edca.c:97]   --->   Operation 28 'load' 'write_pointer_vo_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %operation_read, label %13, label %1" [fyp/edca.c:52]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.93ns)   --->   "%icmp_ln53 = icmp eq i2 %ac_read, 0" [fyp/edca.c:53]   --->   Operation 30 'icmp' 'icmp_ln53' <Predicate = (!operation_read)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %2, label %4" [fyp/edca.c:53]   --->   Operation 31 'br' <Predicate = (!operation_read)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.93ns)   --->   "%icmp_ln66 = icmp eq i2 %ac_read, 1" [fyp/edca.c:66]   --->   Operation 32 'icmp' 'icmp_ln66' <Predicate = (!operation_read & !icmp_ln53)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %5, label %7" [fyp/edca.c:66]   --->   Operation 33 'br' <Predicate = (!operation_read & !icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.93ns)   --->   "%icmp_ln79 = icmp eq i2 %ac_read, -2" [fyp/edca.c:79]   --->   Operation 34 'icmp' 'icmp_ln79' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %8, label %10" [fyp/edca.c:79]   --->   Operation 35 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.93ns)   --->   "%icmp_ln92 = icmp eq i2 %ac_read, -1" [fyp/edca.c:92]   --->   Operation 36 'icmp' 'icmp_ln92' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "br i1 %icmp_ln92, label %11, label %._crit_edge" [fyp/edca.c:92]   --->   Operation 37 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79)> <Delay = 1.91>
ST_1 : Operation 38 [1/1] (1.18ns)   --->   "%icmp_ln93 = icmp eq i3 %available_spaces_vo_s, 0" [fyp/edca.c:93]   --->   Operation 38 'icmp' 'icmp_ln93' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "br i1 %icmp_ln93, label %._crit_edge, label %.preheader4.preheader" [fyp/edca.c:93]   --->   Operation 39 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92)> <Delay = 1.91>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i2 %write_pointer_vo_loa to i9" [fyp/edca.c:97]   --->   Operation 40 'zext' 'zext_ln97' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92 & !icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (4.37ns)   --->   "%mul_ln97 = mul i9 %zext_ln97, 100" [fyp/edca.c:97]   --->   Operation 41 'mul' 'mul_ln97' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92 & !icmp_ln93)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.66ns)   --->   "br label %.preheader4" [fyp/edca.c:96]   --->   Operation 42 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92 & !icmp_ln93)> <Delay = 1.66>
ST_1 : Operation 43 [1/1] (1.18ns)   --->   "%icmp_ln80 = icmp eq i3 %available_spaces_vi_s, 0" [fyp/edca.c:80]   --->   Operation 43 'icmp' 'icmp_ln80' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.91ns)   --->   "br i1 %icmp_ln80, label %._crit_edge, label %.preheader5.preheader" [fyp/edca.c:80]   --->   Operation 44 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79)> <Delay = 1.91>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i2 %write_pointer_vi_loa to i9" [fyp/edca.c:84]   --->   Operation 45 'zext' 'zext_ln84' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (4.37ns)   --->   "%mul_ln84 = mul i9 %zext_ln84, 100" [fyp/edca.c:84]   --->   Operation 46 'mul' 'mul_ln84' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79 & !icmp_ln80)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.66ns)   --->   "br label %.preheader5" [fyp/edca.c:83]   --->   Operation 47 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79 & !icmp_ln80)> <Delay = 1.66>
ST_1 : Operation 48 [1/1] (1.18ns)   --->   "%icmp_ln67 = icmp eq i3 %available_spaces_be_s, 0" [fyp/edca.c:67]   --->   Operation 48 'icmp' 'icmp_ln67' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.91ns)   --->   "br i1 %icmp_ln67, label %._crit_edge, label %.preheader6.preheader" [fyp/edca.c:67]   --->   Operation 49 'br' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66)> <Delay = 1.91>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i2 %write_pointer_be_loa to i9" [fyp/edca.c:71]   --->   Operation 50 'zext' 'zext_ln71' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66 & !icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (4.37ns)   --->   "%mul_ln71 = mul i9 %zext_ln71, 100" [fyp/edca.c:71]   --->   Operation 51 'mul' 'mul_ln71' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66 & !icmp_ln67)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.66ns)   --->   "br label %.preheader6" [fyp/edca.c:70]   --->   Operation 52 'br' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66 & !icmp_ln67)> <Delay = 1.66>
ST_1 : Operation 53 [1/1] (1.18ns)   --->   "%icmp_ln54 = icmp eq i3 %available_spaces_bk_s, 0" [fyp/edca.c:54]   --->   Operation 53 'icmp' 'icmp_ln54' <Predicate = (!operation_read & icmp_ln53)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.91ns)   --->   "br i1 %icmp_ln54, label %._crit_edge, label %.preheader7.preheader" [fyp/edca.c:54]   --->   Operation 54 'br' <Predicate = (!operation_read & icmp_ln53)> <Delay = 1.91>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i2 %write_pointer_bk_loa to i9" [fyp/edca.c:58]   --->   Operation 55 'zext' 'zext_ln58' <Predicate = (!operation_read & icmp_ln53 & !icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (4.37ns)   --->   "%mul_ln58 = mul i9 %zext_ln58, 100" [fyp/edca.c:58]   --->   Operation 56 'mul' 'mul_ln58' <Predicate = (!operation_read & icmp_ln53 & !icmp_ln54)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.66ns)   --->   "br label %.preheader7" [fyp/edca.c:57]   --->   Operation 57 'br' <Predicate = (!operation_read & icmp_ln53 & !icmp_ln54)> <Delay = 1.66>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%read_pointer_bk_load = load i2* @read_pointer_bk, align 1" [fyp/edca.c:114]   --->   Operation 58 'load' 'read_pointer_bk_load' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%read_pointer_be_load = load i2* @read_pointer_be, align 1" [fyp/edca.c:127]   --->   Operation 59 'load' 'read_pointer_be_load' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%read_pointer_vi_load = load i2* @read_pointer_vi, align 1" [fyp/edca.c:140]   --->   Operation 60 'load' 'read_pointer_vi_load' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%read_pointer_vo_load = load i2* @read_pointer_vo, align 1" [fyp/edca.c:153]   --->   Operation 61 'load' 'read_pointer_vo_load' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.93ns)   --->   "%icmp_ln109 = icmp eq i2 %ac_read, 0" [fyp/edca.c:109]   --->   Operation 62 'icmp' 'icmp_ln109' <Predicate = (operation_read)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %14, label %17" [fyp/edca.c:109]   --->   Operation 63 'br' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.93ns)   --->   "%icmp_ln122 = icmp eq i2 %ac_read, 1" [fyp/edca.c:122]   --->   Operation 64 'icmp' 'icmp_ln122' <Predicate = (operation_read & !icmp_ln109)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %18, label %21" [fyp/edca.c:122]   --->   Operation 65 'br' <Predicate = (operation_read & !icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.93ns)   --->   "%icmp_ln135 = icmp eq i2 %ac_read, -2" [fyp/edca.c:135]   --->   Operation 66 'icmp' 'icmp_ln135' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %22, label %25" [fyp/edca.c:135]   --->   Operation 67 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.93ns)   --->   "%icmp_ln148 = icmp eq i2 %ac_read, -1" [fyp/edca.c:148]   --->   Operation 68 'icmp' 'icmp_ln148' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.91ns)   --->   "br i1 %icmp_ln148, label %26, label %._crit_edge" [fyp/edca.c:148]   --->   Operation 69 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135)> <Delay = 1.91>
ST_1 : Operation 70 [1/1] (1.18ns)   --->   "%icmp_ln149 = icmp eq i3 %available_spaces_vo_s, -4" [fyp/edca.c:149]   --->   Operation 70 'icmp' 'icmp_ln149' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.91ns)   --->   "br i1 %icmp_ln149, label %._crit_edge, label %.preheader.preheader" [fyp/edca.c:149]   --->   Operation 71 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148)> <Delay = 1.91>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i2 %read_pointer_vo_load to i9" [fyp/edca.c:153]   --->   Operation 72 'zext' 'zext_ln153' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148 & !icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (4.37ns)   --->   "%mul_ln153 = mul i9 %zext_ln153, 100" [fyp/edca.c:153]   --->   Operation 73 'mul' 'mul_ln153' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148 & !icmp_ln149)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/edca.c:152]   --->   Operation 74 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148 & !icmp_ln149)> <Delay = 1.66>
ST_1 : Operation 75 [1/1] (1.18ns)   --->   "%icmp_ln136 = icmp eq i3 %available_spaces_vi_s, -4" [fyp/edca.c:136]   --->   Operation 75 'icmp' 'icmp_ln136' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.91ns)   --->   "br i1 %icmp_ln136, label %._crit_edge, label %.preheader1.preheader" [fyp/edca.c:136]   --->   Operation 76 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135)> <Delay = 1.91>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i2 %read_pointer_vi_load to i9" [fyp/edca.c:140]   --->   Operation 77 'zext' 'zext_ln140' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135 & !icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (4.37ns)   --->   "%mul_ln140 = mul i9 %zext_ln140, 100" [fyp/edca.c:140]   --->   Operation 78 'mul' 'mul_ln140' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135 & !icmp_ln136)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.66ns)   --->   "br label %.preheader1" [fyp/edca.c:139]   --->   Operation 79 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135 & !icmp_ln136)> <Delay = 1.66>
ST_1 : Operation 80 [1/1] (1.18ns)   --->   "%icmp_ln123 = icmp eq i3 %available_spaces_be_s, -4" [fyp/edca.c:123]   --->   Operation 80 'icmp' 'icmp_ln123' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.91ns)   --->   "br i1 %icmp_ln123, label %._crit_edge, label %.preheader2.preheader" [fyp/edca.c:123]   --->   Operation 81 'br' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122)> <Delay = 1.91>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i2 %read_pointer_be_load to i9" [fyp/edca.c:127]   --->   Operation 82 'zext' 'zext_ln127' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122 & !icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (4.37ns)   --->   "%mul_ln127 = mul i9 %zext_ln127, 100" [fyp/edca.c:127]   --->   Operation 83 'mul' 'mul_ln127' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122 & !icmp_ln123)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.66ns)   --->   "br label %.preheader2" [fyp/edca.c:126]   --->   Operation 84 'br' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122 & !icmp_ln123)> <Delay = 1.66>
ST_1 : Operation 85 [1/1] (1.18ns)   --->   "%icmp_ln110 = icmp eq i3 %available_spaces_bk_s, -4" [fyp/edca.c:110]   --->   Operation 85 'icmp' 'icmp_ln110' <Predicate = (operation_read & icmp_ln109)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.91ns)   --->   "br i1 %icmp_ln110, label %._crit_edge, label %.preheader3.preheader" [fyp/edca.c:110]   --->   Operation 86 'br' <Predicate = (operation_read & icmp_ln109)> <Delay = 1.91>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i2 %read_pointer_bk_load to i9" [fyp/edca.c:114]   --->   Operation 87 'zext' 'zext_ln114' <Predicate = (operation_read & icmp_ln109 & !icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (4.37ns)   --->   "%mul_ln114 = mul i9 %zext_ln114, 100" [fyp/edca.c:114]   --->   Operation 88 'mul' 'mul_ln114' <Predicate = (operation_read & icmp_ln109 & !icmp_ln110)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.66ns)   --->   "br label %.preheader3" [fyp/edca.c:113]   --->   Operation 89 'br' <Predicate = (operation_read & icmp_ln109 & !icmp_ln110)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%vo_0 = phi i7 [ %vo_1, %12 ], [ 0, %.preheader4.preheader ]"   --->   Operation 90 'phi' 'vo_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %vo_0 to i9" [fyp/edca.c:96]   --->   Operation 91 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.46ns)   --->   "%icmp_ln96 = icmp eq i7 %vo_0, -28" [fyp/edca.c:96]   --->   Operation 92 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 93 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.03ns)   --->   "%vo_1 = add i7 %vo_0, 1" [fyp/edca.c:96]   --->   Operation 94 'add' 'vo_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %branch4, label %12" [fyp/edca.c:96]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i7 %vo_0 to i64" [fyp/edca.c:97]   --->   Operation 96 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%inout_frame_addr_5 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln97_1" [fyp/edca.c:97]   --->   Operation 97 'getelementptr' 'inout_frame_addr_5' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_5, align 1" [fyp/edca.c:97]   --->   Operation 98 'load' 'inout_frame_load_3' <Predicate = (!icmp_ln96)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 99 [1/1] (2.11ns)   --->   "%add_ln97 = add i9 %mul_ln97, %zext_ln96" [fyp/edca.c:97]   --->   Operation 99 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.58ns)   --->   "%add_ln102 = add i2 %write_pointer_vo_loa, 1" [fyp/edca.c:102]   --->   Operation 100 'add' 'add_ln102' <Predicate = (icmp_ln96)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "store i2 %add_ln102, i2* @write_pointer_vo, align 1" [fyp/edca.c:102]   --->   Operation 101 'store' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.68ns)   --->   "%add_ln103 = add i3 %available_spaces_vo_s, -1" [fyp/edca.c:103]   --->   Operation 102 'add' 'add_ln103' <Predicate = (icmp_ln96)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.66ns)   --->   "store i3 %add_ln103, i3* @available_spaces_vo, align 1" [fyp/edca.c:103]   --->   Operation 103 'store' <Predicate = (icmp_ln96)> <Delay = 1.66>
ST_2 : Operation 104 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:104]   --->   Operation 104 'br' <Predicate = (icmp_ln96)> <Delay = 1.91>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [fyp/edca.c:96]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_5, align 1" [fyp/edca.c:97]   --->   Operation 106 'load' 'inout_frame_load_3' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i9 %add_ln97 to i11" [fyp/edca.c:97]   --->   Operation 107 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.12ns)   --->   "%add_ln97_1 = add i11 %zext_ln97_2, -848" [fyp/edca.c:97]   --->   Operation 108 'add' 'add_ln97_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i11 %add_ln97_1 to i64" [fyp/edca.c:97]   --->   Operation 109 'zext' 'zext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%edca_queues_addr_7 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln97_3" [fyp/edca.c:97]   --->   Operation 110 'getelementptr' 'edca_queues_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_3, i8* %edca_queues_addr_7, align 1" [fyp/edca.c:97]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %.preheader4" [fyp/edca.c:96]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 3.34>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%vi_0 = phi i7 [ %vi_1, %9 ], [ 0, %.preheader5.preheader ]"   --->   Operation 113 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i7 %vi_0 to i9" [fyp/edca.c:83]   --->   Operation 114 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.46ns)   --->   "%icmp_ln83 = icmp eq i7 %vi_0, -28" [fyp/edca.c:83]   --->   Operation 115 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 116 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.03ns)   --->   "%vi_1 = add i7 %vi_0, 1" [fyp/edca.c:83]   --->   Operation 117 'add' 'vi_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln83, label %branch12, label %9" [fyp/edca.c:83]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i7 %vi_0 to i64" [fyp/edca.c:84]   --->   Operation 119 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln84_1" [fyp/edca.c:84]   --->   Operation 120 'getelementptr' 'inout_frame_addr_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:84]   --->   Operation 121 'load' 'inout_frame_load_2' <Predicate = (!icmp_ln83)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 122 [1/1] (2.11ns)   --->   "%add_ln84 = add i9 %mul_ln84, %zext_ln83" [fyp/edca.c:84]   --->   Operation 122 'add' 'add_ln84' <Predicate = (!icmp_ln83)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.58ns)   --->   "%add_ln89 = add i2 %write_pointer_vi_loa, 1" [fyp/edca.c:89]   --->   Operation 123 'add' 'add_ln89' <Predicate = (icmp_ln83)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "store i2 %add_ln89, i2* @write_pointer_vi, align 1" [fyp/edca.c:89]   --->   Operation 124 'store' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.68ns)   --->   "%add_ln90 = add i3 %available_spaces_vi_s, -1" [fyp/edca.c:90]   --->   Operation 125 'add' 'add_ln90' <Predicate = (icmp_ln83)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.66ns)   --->   "store i3 %add_ln90, i3* @available_spaces_vi, align 1" [fyp/edca.c:90]   --->   Operation 126 'store' <Predicate = (icmp_ln83)> <Delay = 1.66>
ST_4 : Operation 127 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:91]   --->   Operation 127 'br' <Predicate = (icmp_ln83)> <Delay = 1.91>

State 5 <SV = 2> <Delay = 5.48>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [fyp/edca.c:83]   --->   Operation 128 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:84]   --->   Operation 129 'load' 'inout_frame_load_2' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i9 %add_ln84 to i11" [fyp/edca.c:84]   --->   Operation 130 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (2.12ns)   --->   "%add_ln84_1 = add i11 %zext_ln84_2, 800" [fyp/edca.c:84]   --->   Operation 131 'add' 'add_ln84_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i11 %add_ln84_1 to i64" [fyp/edca.c:84]   --->   Operation 132 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%edca_queues_addr_5 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln84_3" [fyp/edca.c:84]   --->   Operation 133 'getelementptr' 'edca_queues_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_2, i8* %edca_queues_addr_5, align 1" [fyp/edca.c:84]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader5" [fyp/edca.c:83]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 3.34>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%be_0 = phi i7 [ %be_1, %6 ], [ 0, %.preheader6.preheader ]"   --->   Operation 136 'phi' 'be_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i7 %be_0 to i9" [fyp/edca.c:70]   --->   Operation 137 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.46ns)   --->   "%icmp_ln70 = icmp eq i7 %be_0, -28" [fyp/edca.c:70]   --->   Operation 138 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 139 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (2.03ns)   --->   "%be_1 = add i7 %be_0, 1" [fyp/edca.c:70]   --->   Operation 140 'add' 'be_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %branch28, label %6" [fyp/edca.c:70]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i7 %be_0 to i64" [fyp/edca.c:71]   --->   Operation 142 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln71_1" [fyp/edca.c:71]   --->   Operation 143 'getelementptr' 'inout_frame_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:71]   --->   Operation 144 'load' 'inout_frame_load_1' <Predicate = (!icmp_ln70)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_6 : Operation 145 [1/1] (2.11ns)   --->   "%add_ln71 = add i9 %mul_ln71, %zext_ln70" [fyp/edca.c:71]   --->   Operation 145 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.58ns)   --->   "%add_ln76 = add i2 %write_pointer_be_loa, 1" [fyp/edca.c:76]   --->   Operation 146 'add' 'add_ln76' <Predicate = (icmp_ln70)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "store i2 %add_ln76, i2* @write_pointer_be, align 1" [fyp/edca.c:76]   --->   Operation 147 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.68ns)   --->   "%add_ln77 = add i3 %available_spaces_be_s, -1" [fyp/edca.c:77]   --->   Operation 148 'add' 'add_ln77' <Predicate = (icmp_ln70)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.66ns)   --->   "store i3 %add_ln77, i3* @available_spaces_be, align 1" [fyp/edca.c:77]   --->   Operation 149 'store' <Predicate = (icmp_ln70)> <Delay = 1.66>
ST_6 : Operation 150 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:78]   --->   Operation 150 'br' <Predicate = (icmp_ln70)> <Delay = 1.91>

State 7 <SV = 2> <Delay = 5.48>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str48) nounwind" [fyp/edca.c:70]   --->   Operation 151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:71]   --->   Operation 152 'load' 'inout_frame_load_1' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i9 %add_ln71 to i10" [fyp/edca.c:71]   --->   Operation 153 'zext' 'zext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (2.12ns)   --->   "%add_ln71_1 = add i10 %zext_ln71_2, 400" [fyp/edca.c:71]   --->   Operation 154 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i10 %add_ln71_1 to i64" [fyp/edca.c:71]   --->   Operation 155 'zext' 'zext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%edca_queues_addr_3 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln71_3" [fyp/edca.c:71]   --->   Operation 156 'getelementptr' 'edca_queues_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_1, i8* %edca_queues_addr_3, align 1" [fyp/edca.c:71]   --->   Operation 157 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader6" [fyp/edca.c:70]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 3.34>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%bk_0 = phi i7 [ %bk_1, %3 ], [ 0, %.preheader7.preheader ]"   --->   Operation 159 'phi' 'bk_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i7 %bk_0 to i9" [fyp/edca.c:57]   --->   Operation 160 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (1.46ns)   --->   "%icmp_ln57 = icmp eq i7 %bk_0, -28" [fyp/edca.c:57]   --->   Operation 161 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 162 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (2.03ns)   --->   "%bk_1 = add i7 %bk_0, 1" [fyp/edca.c:57]   --->   Operation 163 'add' 'bk_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %branch20, label %3" [fyp/edca.c:57]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i7 %bk_0 to i64" [fyp/edca.c:58]   --->   Operation 165 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln58_1" [fyp/edca.c:58]   --->   Operation 166 'getelementptr' 'inout_frame_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 167 [2/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:58]   --->   Operation 167 'load' 'inout_frame_load' <Predicate = (!icmp_ln57)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_8 : Operation 168 [1/1] (2.11ns)   --->   "%add_ln58 = add i9 %zext_ln57, %mul_ln58" [fyp/edca.c:58]   --->   Operation 168 'add' 'add_ln58' <Predicate = (!icmp_ln57)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (1.58ns)   --->   "%add_ln63 = add i2 %write_pointer_bk_loa, 1" [fyp/edca.c:63]   --->   Operation 169 'add' 'add_ln63' <Predicate = (icmp_ln57)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "store i2 %add_ln63, i2* @write_pointer_bk, align 1" [fyp/edca.c:63]   --->   Operation 170 'store' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.68ns)   --->   "%add_ln64 = add i3 %available_spaces_bk_s, -1" [fyp/edca.c:64]   --->   Operation 171 'add' 'add_ln64' <Predicate = (icmp_ln57)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (1.66ns)   --->   "store i3 %add_ln64, i3* @available_spaces_bk, align 1" [fyp/edca.c:64]   --->   Operation 172 'store' <Predicate = (icmp_ln57)> <Delay = 1.66>
ST_8 : Operation 173 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:65]   --->   Operation 173 'br' <Predicate = (icmp_ln57)> <Delay = 1.91>

State 9 <SV = 2> <Delay = 5.48>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str37) nounwind" [fyp/edca.c:57]   --->   Operation 174 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:58]   --->   Operation 175 'load' 'inout_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i9 %add_ln58 to i64" [fyp/edca.c:58]   --->   Operation 176 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%edca_queues_addr_1 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln58_2" [fyp/edca.c:58]   --->   Operation 177 'getelementptr' 'edca_queues_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load, i8* %edca_queues_addr_1, align 1" [fyp/edca.c:58]   --->   Operation 178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader7" [fyp/edca.c:57]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 7.50>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%vo4_0 = phi i7 [ %vo, %27 ], [ 0, %.preheader.preheader ]"   --->   Operation 180 'phi' 'vo4_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i7 %vo4_0 to i9" [fyp/edca.c:152]   --->   Operation 181 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.46ns)   --->   "%icmp_ln152 = icmp eq i7 %vo4_0, -28" [fyp/edca.c:152]   --->   Operation 182 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 183 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (2.03ns)   --->   "%vo = add i7 %vo4_0, 1" [fyp/edca.c:152]   --->   Operation 184 'add' 'vo' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %28, label %27" [fyp/edca.c:152]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (2.11ns)   --->   "%add_ln153 = add i9 %mul_ln153, %zext_ln152" [fyp/edca.c:153]   --->   Operation 186 'add' 'add_ln153' <Predicate = (!icmp_ln152)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i9 %add_ln153 to i11" [fyp/edca.c:153]   --->   Operation 187 'zext' 'zext_ln153_1' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (2.12ns)   --->   "%add_ln153_1 = add i11 %zext_ln153_1, -848" [fyp/edca.c:153]   --->   Operation 188 'add' 'add_ln153_1' <Predicate = (!icmp_ln152)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln153_3 = zext i11 %add_ln153_1 to i64" [fyp/edca.c:153]   --->   Operation 189 'zext' 'zext_ln153_3' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%edca_queues_addr_6 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln153_3" [fyp/edca.c:153]   --->   Operation 190 'getelementptr' 'edca_queues_addr_6' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_10 : Operation 191 [2/2] (3.25ns)   --->   "%edca_queues_load_3 = load i8* %edca_queues_addr_6, align 1" [fyp/edca.c:153]   --->   Operation 191 'load' 'edca_queues_load_3' <Predicate = (!icmp_ln152)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_10 : Operation 192 [1/1] (1.58ns)   --->   "%add_ln158 = add i2 %read_pointer_vo_load, 1" [fyp/edca.c:158]   --->   Operation 192 'add' 'add_ln158' <Predicate = (icmp_ln152)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "store i2 %add_ln158, i2* @read_pointer_vo, align 1" [fyp/edca.c:158]   --->   Operation 193 'store' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (1.68ns)   --->   "%add_ln159 = add i3 %available_spaces_vo_s, 1" [fyp/edca.c:159]   --->   Operation 194 'add' 'add_ln159' <Predicate = (icmp_ln152)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (1.66ns)   --->   "store i3 %add_ln159, i3* @available_spaces_vo, align 1" [fyp/edca.c:159]   --->   Operation 195 'store' <Predicate = (icmp_ln152)> <Delay = 1.66>
ST_10 : Operation 196 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:160]   --->   Operation 196 'br' <Predicate = (icmp_ln152)> <Delay = 1.91>

State 11 <SV = 2> <Delay = 5.48>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind" [fyp/edca.c:152]   --->   Operation 197 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/2] (3.25ns)   --->   "%edca_queues_load_3 = load i8* %edca_queues_addr_6, align 1" [fyp/edca.c:153]   --->   Operation 198 'load' 'edca_queues_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln153_2 = zext i7 %vo4_0 to i64" [fyp/edca.c:153]   --->   Operation 199 'zext' 'zext_ln153_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%inout_frame_addr_7 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln153_2" [fyp/edca.c:153]   --->   Operation 200 'getelementptr' 'inout_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_3, i8* %inout_frame_addr_7, align 1" [fyp/edca.c:153]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/edca.c:152]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 1> <Delay = 7.50>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%vi3_0 = phi i7 [ %vi, %23 ], [ 0, %.preheader1.preheader ]"   --->   Operation 203 'phi' 'vi3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i7 %vi3_0 to i9" [fyp/edca.c:139]   --->   Operation 204 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (1.46ns)   --->   "%icmp_ln139 = icmp eq i7 %vi3_0, -28" [fyp/edca.c:139]   --->   Operation 205 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 206 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (2.03ns)   --->   "%vi = add i7 %vi3_0, 1" [fyp/edca.c:139]   --->   Operation 207 'add' 'vi' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %24, label %23" [fyp/edca.c:139]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (2.11ns)   --->   "%add_ln140 = add i9 %mul_ln140, %zext_ln139" [fyp/edca.c:140]   --->   Operation 209 'add' 'add_ln140' <Predicate = (!icmp_ln139)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i9 %add_ln140 to i11" [fyp/edca.c:140]   --->   Operation 210 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (2.12ns)   --->   "%add_ln140_1 = add i11 %zext_ln140_1, 800" [fyp/edca.c:140]   --->   Operation 211 'add' 'add_ln140_1' <Predicate = (!icmp_ln139)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i11 %add_ln140_1 to i64" [fyp/edca.c:140]   --->   Operation 212 'zext' 'zext_ln140_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%edca_queues_addr_4 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln140_3" [fyp/edca.c:140]   --->   Operation 213 'getelementptr' 'edca_queues_addr_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 214 [2/2] (3.25ns)   --->   "%edca_queues_load_2 = load i8* %edca_queues_addr_4, align 1" [fyp/edca.c:140]   --->   Operation 214 'load' 'edca_queues_load_2' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_12 : Operation 215 [1/1] (1.58ns)   --->   "%add_ln145 = add i2 %read_pointer_vi_load, 1" [fyp/edca.c:145]   --->   Operation 215 'add' 'add_ln145' <Predicate = (icmp_ln139)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "store i2 %add_ln145, i2* @read_pointer_vi, align 1" [fyp/edca.c:145]   --->   Operation 216 'store' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (1.68ns)   --->   "%add_ln146 = add i3 %available_spaces_vi_s, 1" [fyp/edca.c:146]   --->   Operation 217 'add' 'add_ln146' <Predicate = (icmp_ln139)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (1.66ns)   --->   "store i3 %add_ln146, i3* @available_spaces_vi, align 1" [fyp/edca.c:146]   --->   Operation 218 'store' <Predicate = (icmp_ln139)> <Delay = 1.66>
ST_12 : Operation 219 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:147]   --->   Operation 219 'br' <Predicate = (icmp_ln139)> <Delay = 1.91>

State 13 <SV = 2> <Delay = 5.48>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind" [fyp/edca.c:139]   --->   Operation 220 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/2] (3.25ns)   --->   "%edca_queues_load_2 = load i8* %edca_queues_addr_4, align 1" [fyp/edca.c:140]   --->   Operation 221 'load' 'edca_queues_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i7 %vi3_0 to i64" [fyp/edca.c:140]   --->   Operation 222 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%inout_frame_addr_6 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln140_2" [fyp/edca.c:140]   --->   Operation 223 'getelementptr' 'inout_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_2, i8* %inout_frame_addr_6, align 1" [fyp/edca.c:140]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader1" [fyp/edca.c:139]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 7.49>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%be2_0 = phi i7 [ %be, %19 ], [ 0, %.preheader2.preheader ]"   --->   Operation 226 'phi' 'be2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i7 %be2_0 to i9" [fyp/edca.c:126]   --->   Operation 227 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (1.46ns)   --->   "%icmp_ln126 = icmp eq i7 %be2_0, -28" [fyp/edca.c:126]   --->   Operation 228 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 229 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (2.03ns)   --->   "%be = add i7 %be2_0, 1" [fyp/edca.c:126]   --->   Operation 230 'add' 'be' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %20, label %19" [fyp/edca.c:126]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (2.11ns)   --->   "%add_ln127 = add i9 %mul_ln127, %zext_ln126" [fyp/edca.c:127]   --->   Operation 232 'add' 'add_ln127' <Predicate = (!icmp_ln126)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i9 %add_ln127 to i10" [fyp/edca.c:127]   --->   Operation 233 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (2.12ns)   --->   "%add_ln127_1 = add i10 %zext_ln127_1, 400" [fyp/edca.c:127]   --->   Operation 234 'add' 'add_ln127_1' <Predicate = (!icmp_ln126)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i10 %add_ln127_1 to i64" [fyp/edca.c:127]   --->   Operation 235 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%edca_queues_addr_2 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln127_3" [fyp/edca.c:127]   --->   Operation 236 'getelementptr' 'edca_queues_addr_2' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 237 [2/2] (3.25ns)   --->   "%edca_queues_load_1 = load i8* %edca_queues_addr_2, align 1" [fyp/edca.c:127]   --->   Operation 237 'load' 'edca_queues_load_1' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_14 : Operation 238 [1/1] (1.58ns)   --->   "%add_ln132 = add i2 %read_pointer_be_load, 1" [fyp/edca.c:132]   --->   Operation 238 'add' 'add_ln132' <Predicate = (icmp_ln126)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "store i2 %add_ln132, i2* @read_pointer_be, align 1" [fyp/edca.c:132]   --->   Operation 239 'store' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.68ns)   --->   "%add_ln133 = add i3 %available_spaces_be_s, 1" [fyp/edca.c:133]   --->   Operation 240 'add' 'add_ln133' <Predicate = (icmp_ln126)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (1.66ns)   --->   "store i3 %add_ln133, i3* @available_spaces_be, align 1" [fyp/edca.c:133]   --->   Operation 241 'store' <Predicate = (icmp_ln126)> <Delay = 1.66>
ST_14 : Operation 242 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:134]   --->   Operation 242 'br' <Predicate = (icmp_ln126)> <Delay = 1.91>

State 15 <SV = 2> <Delay = 5.48>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [fyp/edca.c:126]   --->   Operation 243 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/2] (3.25ns)   --->   "%edca_queues_load_1 = load i8* %edca_queues_addr_2, align 1" [fyp/edca.c:127]   --->   Operation 244 'load' 'edca_queues_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i7 %be2_0 to i64" [fyp/edca.c:127]   --->   Operation 245 'zext' 'zext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%inout_frame_addr_4 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln127_2" [fyp/edca.c:127]   --->   Operation 246 'getelementptr' 'inout_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_1, i8* %inout_frame_addr_4, align 1" [fyp/edca.c:127]   --->   Operation 247 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "br label %.preheader2" [fyp/edca.c:126]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 1> <Delay = 5.37>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%bk1_0 = phi i7 [ %bk, %15 ], [ 0, %.preheader3.preheader ]"   --->   Operation 249 'phi' 'bk1_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i7 %bk1_0 to i9" [fyp/edca.c:113]   --->   Operation 250 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (1.46ns)   --->   "%icmp_ln113 = icmp eq i7 %bk1_0, -28" [fyp/edca.c:113]   --->   Operation 251 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 252 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (2.03ns)   --->   "%bk = add i7 %bk1_0, 1" [fyp/edca.c:113]   --->   Operation 253 'add' 'bk' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %16, label %15" [fyp/edca.c:113]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (2.11ns)   --->   "%add_ln114 = add i9 %zext_ln113, %mul_ln114" [fyp/edca.c:114]   --->   Operation 255 'add' 'add_ln114' <Predicate = (!icmp_ln113)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i9 %add_ln114 to i64" [fyp/edca.c:114]   --->   Operation 256 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%edca_queues_addr = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln114_1" [fyp/edca.c:114]   --->   Operation 257 'getelementptr' 'edca_queues_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_16 : Operation 258 [2/2] (3.25ns)   --->   "%edca_queues_load = load i8* %edca_queues_addr, align 1" [fyp/edca.c:114]   --->   Operation 258 'load' 'edca_queues_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_16 : Operation 259 [1/1] (1.58ns)   --->   "%add_ln119 = add i2 %read_pointer_bk_load, 1" [fyp/edca.c:119]   --->   Operation 259 'add' 'add_ln119' <Predicate = (icmp_ln113)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "store i2 %add_ln119, i2* @read_pointer_bk, align 1" [fyp/edca.c:119]   --->   Operation 260 'store' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (1.68ns)   --->   "%add_ln120 = add i3 %available_spaces_bk_s, 1" [fyp/edca.c:120]   --->   Operation 261 'add' 'add_ln120' <Predicate = (icmp_ln113)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/1] (1.66ns)   --->   "store i3 %add_ln120, i3* @available_spaces_bk, align 1" [fyp/edca.c:120]   --->   Operation 262 'store' <Predicate = (icmp_ln113)> <Delay = 1.66>
ST_16 : Operation 263 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:121]   --->   Operation 263 'br' <Predicate = (icmp_ln113)> <Delay = 1.91>

State 17 <SV = 2> <Delay = 5.48>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [fyp/edca.c:113]   --->   Operation 264 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [1/2] (3.25ns)   --->   "%edca_queues_load = load i8* %edca_queues_addr, align 1" [fyp/edca.c:114]   --->   Operation 265 'load' 'edca_queues_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i7 %bk1_0 to i64" [fyp/edca.c:114]   --->   Operation 266 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln114_2" [fyp/edca.c:114]   --->   Operation 267 'getelementptr' 'inout_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load, i8* %inout_frame_addr_2, align 1" [fyp/edca.c:114]   --->   Operation 268 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "br label %.preheader3" [fyp/edca.c:113]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%p_0 = phi i4 [ 0, %2 ], [ -2, %branch20 ], [ 1, %5 ], [ -2, %branch28 ], [ 2, %8 ], [ -2, %branch12 ], [ 3, %11 ], [ -2, %branch4 ], [ 0, %10 ], [ -6, %14 ], [ -2, %16 ], [ -5, %18 ], [ -2, %20 ], [ -4, %22 ], [ -2, %24 ], [ -3, %26 ], [ -2, %28 ], [ 0, %25 ]"   --->   Operation 270 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "ret i4 %p_0"   --->   Operation 271 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	'load' operation ('write_pointer_bk_loa', fyp/edca.c:58) on static variable 'write_pointer_bk' [23]  (0 ns)
	'mul' operation ('mul_ln58', fyp/edca.c:58) [144]  (4.37 ns)

 <State 2>: 3.34ns
The critical path consists of the following:
	'add' operation ('add_ln103', fyp/edca.c:103) [72]  (1.68 ns)
	'store' operation ('store_ln103', fyp/edca.c:103) of variable 'add_ln103', fyp/edca.c:103 on static variable 'available_spaces_vo' [73]  (1.66 ns)

 <State 3>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_3', fyp/edca.c:97) on array 'inout_frame' [61]  (2.23 ns)
	'store' operation ('store_ln97', fyp/edca.c:97) of variable 'inout_frame_load_3', fyp/edca.c:97 on array 'edca_queues' [67]  (3.26 ns)

 <State 4>: 3.34ns
The critical path consists of the following:
	'add' operation ('add_ln90', fyp/edca.c:90) [104]  (1.68 ns)
	'store' operation ('store_ln90', fyp/edca.c:90) of variable 'add_ln90', fyp/edca.c:90 on static variable 'available_spaces_vi' [105]  (1.66 ns)

 <State 5>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_2', fyp/edca.c:84) on array 'inout_frame' [93]  (2.23 ns)
	'store' operation ('store_ln84', fyp/edca.c:84) of variable 'inout_frame_load_2', fyp/edca.c:84 on array 'edca_queues' [99]  (3.26 ns)

 <State 6>: 3.34ns
The critical path consists of the following:
	'add' operation ('add_ln77', fyp/edca.c:77) [136]  (1.68 ns)
	'store' operation ('store_ln77', fyp/edca.c:77) of variable 'add_ln77', fyp/edca.c:77 on static variable 'available_spaces_be' [137]  (1.66 ns)

 <State 7>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_1', fyp/edca.c:71) on array 'inout_frame' [125]  (2.23 ns)
	'store' operation ('store_ln71', fyp/edca.c:71) of variable 'inout_frame_load_1', fyp/edca.c:71 on array 'edca_queues' [131]  (3.26 ns)

 <State 8>: 3.34ns
The critical path consists of the following:
	'add' operation ('add_ln64', fyp/edca.c:64) [166]  (1.68 ns)
	'store' operation ('store_ln64', fyp/edca.c:64) of variable 'add_ln64', fyp/edca.c:64 on static variable 'available_spaces_bk' [167]  (1.66 ns)

 <State 9>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load', fyp/edca.c:58) on array 'inout_frame' [157]  (2.23 ns)
	'store' operation ('store_ln58', fyp/edca.c:58) of variable 'inout_frame_load', fyp/edca.c:58 on array 'edca_queues' [161]  (3.26 ns)

 <State 10>: 7.5ns
The critical path consists of the following:
	'phi' operation ('vo') with incoming values : ('vo', fyp/edca.c:152) [193]  (0 ns)
	'add' operation ('add_ln153', fyp/edca.c:153) [201]  (2.12 ns)
	'add' operation ('add_ln153_1', fyp/edca.c:153) [203]  (2.13 ns)
	'getelementptr' operation ('edca_queues_addr_6', fyp/edca.c:153) [205]  (0 ns)
	'load' operation ('edca_queues_load_3', fyp/edca.c:153) on array 'edca_queues' [206]  (3.26 ns)

 <State 11>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_queues_load_3', fyp/edca.c:153) on array 'edca_queues' [206]  (3.26 ns)
	'store' operation ('store_ln153', fyp/edca.c:153) of variable 'edca_queues_load_3', fyp/edca.c:153 on array 'inout_frame' [209]  (2.23 ns)

 <State 12>: 7.5ns
The critical path consists of the following:
	'phi' operation ('vi') with incoming values : ('vi', fyp/edca.c:139) [225]  (0 ns)
	'add' operation ('add_ln140', fyp/edca.c:140) [233]  (2.12 ns)
	'add' operation ('add_ln140_1', fyp/edca.c:140) [235]  (2.13 ns)
	'getelementptr' operation ('edca_queues_addr_4', fyp/edca.c:140) [237]  (0 ns)
	'load' operation ('edca_queues_load_2', fyp/edca.c:140) on array 'edca_queues' [238]  (3.26 ns)

 <State 13>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_queues_load_2', fyp/edca.c:140) on array 'edca_queues' [238]  (3.26 ns)
	'store' operation ('store_ln140', fyp/edca.c:140) of variable 'edca_queues_load_2', fyp/edca.c:140 on array 'inout_frame' [241]  (2.23 ns)

 <State 14>: 7.5ns
The critical path consists of the following:
	'phi' operation ('be') with incoming values : ('be', fyp/edca.c:126) [257]  (0 ns)
	'add' operation ('add_ln127', fyp/edca.c:127) [265]  (2.12 ns)
	'add' operation ('add_ln127_1', fyp/edca.c:127) [267]  (2.12 ns)
	'getelementptr' operation ('edca_queues_addr_2', fyp/edca.c:127) [269]  (0 ns)
	'load' operation ('edca_queues_load_1', fyp/edca.c:127) on array 'edca_queues' [270]  (3.26 ns)

 <State 15>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_queues_load_1', fyp/edca.c:127) on array 'edca_queues' [270]  (3.26 ns)
	'store' operation ('store_ln127', fyp/edca.c:127) of variable 'edca_queues_load_1', fyp/edca.c:127 on array 'inout_frame' [273]  (2.23 ns)

 <State 16>: 5.38ns
The critical path consists of the following:
	'phi' operation ('bk') with incoming values : ('bk', fyp/edca.c:113) [289]  (0 ns)
	'add' operation ('add_ln114', fyp/edca.c:114) [297]  (2.12 ns)
	'getelementptr' operation ('edca_queues_addr', fyp/edca.c:114) [299]  (0 ns)
	'load' operation ('edca_queues_load', fyp/edca.c:114) on array 'edca_queues' [300]  (3.26 ns)

 <State 17>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_queues_load', fyp/edca.c:114) on array 'edca_queues' [300]  (3.26 ns)
	'store' operation ('store_ln114', fyp/edca.c:114) of variable 'edca_queues_load', fyp/edca.c:114 on array 'inout_frame' [303]  (2.23 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
