0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.srcs/sources_1/new/adder_subtractor.vhd,1705948534,vhdl,,,,adder_subtractor,,,,,,,,
C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.srcs/sources_1/new/adder_subtractor_tb.vhd,1706047605,vhdl,,,,adder_subtractor_tb,,,,,,,,
C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.srcs/sources_1/new/fulladder.vhd,1705514837,vhdl,,,,fulladder,,,,,,,,
