# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/akhil/Desktop/CSE469/lab2 {C:/Users/akhil/Desktop/CSE469/lab2/fullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:55 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/akhil/Desktop/CSE469/lab2" C:/Users/akhil/Desktop/CSE469/lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 19:45:56 on Apr 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/akhil/Desktop/CSE469/lab2 {C:/Users/akhil/Desktop/CSE469/lab2/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:56 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/akhil/Desktop/CSE469/lab2" C:/Users/akhil/Desktop/CSE469/lab2/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:45:56 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/akhil/Desktop/CSE469/lab2 {C:/Users/akhil/Desktop/CSE469/lab2/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:56 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/akhil/Desktop/CSE469/lab2" C:/Users/akhil/Desktop/CSE469/lab2/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:45:56 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/akhil/Desktop/CSE469/lab2 {C:/Users/akhil/Desktop/CSE469/lab2/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:56 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/akhil/Desktop/CSE469/lab2" C:/Users/akhil/Desktop/CSE469/lab2/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 19:45:56 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/akhil/Desktop/CSE469/lab2 {C:/Users/akhil/Desktop/CSE469/lab2/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:56 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/akhil/Desktop/CSE469/lab2" C:/Users/akhil/Desktop/CSE469/lab2/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 19:45:56 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/akhil/Desktop/CSE469/lab2 {C:/Users/akhil/Desktop/CSE469/lab2/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:56 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/akhil/Desktop/CSE469/lab2" C:/Users/akhil/Desktop/CSE469/lab2/top.sv 
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:45:56 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/akhil/Desktop/CSE469/lab2 {C:/Users/akhil/Desktop/CSE469/lab2/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:56 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/akhil/Desktop/CSE469/lab2" C:/Users/akhil/Desktop/CSE469/lab2/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 19:45:56 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 19:46:16 on Apr 15,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.fullAdder
# Loading work.imem
# Loading work.dmem
add wave -position end  sim:/testbench/cpu/clk
add wave -position end  sim:/testbench/cpu/rst
add wave -position end  sim:/testbench/cpu/PC
add wave -position end  sim:/testbench/cpu/Instr
add wave -position end  sim:/testbench/cpu/ALUResult
add wave -position end  sim:/testbench/cpu/WriteData
add wave -position end  sim:/testbench/cpu/MemWrite
add wave -position end  sim:/testbench/cpu/ReadData
add wave -position end  sim:/testbench/cpu/processor/u_reg_file/memory
run -all
# Task 2 Passed
# ** Note: $stop    : C:/Users/akhil/Desktop/CSE469/lab2/top.sv(90)
#    Time: 5200 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at C:/Users/akhil/Desktop/CSE469/lab2/top.sv line 90
# End time: 10:36:27 on Apr 16,2024, Elapsed time: 14:50:11
# Errors: 0, Warnings: 0
