<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/csb337/include/at91rm9200.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_171366002c5a4d97665251a98ebfe9f3.html">csb337</a></li><li class="navelem"><a class="el" href="dir_6e97ed9975d891b22e0f4cc87040245e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">at91rm9200.h File Reference<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCSB337.html">CSB337</a> &raquo; <a class="el" href="group__csb337__at91rm9200.html">AT91RM9200</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Atmel AT91RM9200 Register Definitions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="bits_8h_source.html">bits.h</a>&quot;</code><br />
</div>
<p><a href="at91rm9200_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa1f769025139a7b01564601b66e2393c"><td class="memItemLeft" align="right" valign="top"><a id="aa1f769025139a7b01564601b66e2393c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_BASE</b>&#160;&#160;&#160;0xFFFFF000</td></tr>
<tr class="separator:aa1f769025139a7b01564601b66e2393c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c379c0d0e2c1acc9275fdb0d51719fc"><td class="memItemLeft" align="right" valign="top"><a id="a7c379c0d0e2c1acc9275fdb0d51719fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(AIC_SMR_BASE + (_x_ &amp; 0x7c))</td></tr>
<tr class="separator:a7c379c0d0e2c1acc9275fdb0d51719fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31280d68e1cb34bbbb6af2fdb8e05253"><td class="memItemLeft" align="right" valign="top"><a id="a31280d68e1cb34bbbb6af2fdb8e05253"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SVR_BASE</b>&#160;&#160;&#160;0xFFFFF080</td></tr>
<tr class="separator:a31280d68e1cb34bbbb6af2fdb8e05253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17f19af93cbdd3998d50cbd2f69cfe0"><td class="memItemLeft" align="right" valign="top"><a id="ab17f19af93cbdd3998d50cbd2f69cfe0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SVR_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(AIC_SVR_BASE + (_x_ &amp; 0x7c))</td></tr>
<tr class="separator:ab17f19af93cbdd3998d50cbd2f69cfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e29781084f4152beb4530c50c479d88"><td class="memItemLeft" align="right" valign="top"><a id="a7e29781084f4152beb4530c50c479d88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_CTL_BASE</b>&#160;&#160;&#160;0xFFFFF100</td></tr>
<tr class="separator:a7e29781084f4152beb4530c50c479d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16a0e1354c93564e37a75a4535b119d"><td class="memItemLeft" align="right" valign="top"><a id="ac16a0e1354c93564e37a75a4535b119d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_CTL_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(AIC_CTL_BASE + (_x_ &amp; 0x7f))</td></tr>
<tr class="separator:ac16a0e1354c93564e37a75a4535b119d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d055d0f336e31afe7b97937ae7badf"><td class="memItemLeft" align="right" valign="top"><a id="a06d055d0f336e31afe7b97937ae7badf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_FIQ</b>&#160;&#160;&#160;0x00    /* Advanced Interrupt Controller FIQ */</td></tr>
<tr class="separator:a06d055d0f336e31afe7b97937ae7badf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c99fed855f915f552e9d178e6bf68d"><td class="memItemLeft" align="right" valign="top"><a id="a28c99fed855f915f552e9d178e6bf68d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_SYSIRQ</b>&#160;&#160;&#160;0x04    /* Advanced Interrupt Controller SYSIRQ */</td></tr>
<tr class="separator:a28c99fed855f915f552e9d178e6bf68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62d71a97b61968f3eb4e9f865119c52"><td class="memItemLeft" align="right" valign="top"><a id="ae62d71a97b61968f3eb4e9f865119c52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_PIOA</b>&#160;&#160;&#160;0x08    /* Parallel I/O Controller A */</td></tr>
<tr class="separator:ae62d71a97b61968f3eb4e9f865119c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05cc3b87919d9c18ea2eab33b1a59e8"><td class="memItemLeft" align="right" valign="top"><a id="ac05cc3b87919d9c18ea2eab33b1a59e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_PIOB</b>&#160;&#160;&#160;0x0c    /* Parallel I/O Controller B */</td></tr>
<tr class="separator:ac05cc3b87919d9c18ea2eab33b1a59e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee420e6b8d7e5b014499804d70d41c24"><td class="memItemLeft" align="right" valign="top"><a id="aee420e6b8d7e5b014499804d70d41c24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_PIOC</b>&#160;&#160;&#160;0x10    /* Parallel I/O Controller C */</td></tr>
<tr class="separator:aee420e6b8d7e5b014499804d70d41c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7b5073c20d5296001e5b5cfcccd8d1"><td class="memItemLeft" align="right" valign="top"><a id="a4b7b5073c20d5296001e5b5cfcccd8d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_PIOD</b>&#160;&#160;&#160;0x14    /* Parallel I/O Controller D */</td></tr>
<tr class="separator:a4b7b5073c20d5296001e5b5cfcccd8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec1cba0c5f8c7adad7d570bbc306ea8"><td class="memItemLeft" align="right" valign="top"><a id="abec1cba0c5f8c7adad7d570bbc306ea8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_US0</b>&#160;&#160;&#160;0x18    /* USART 0 */</td></tr>
<tr class="separator:abec1cba0c5f8c7adad7d570bbc306ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e43c20b2d69ae54b1db7244a286c72"><td class="memItemLeft" align="right" valign="top"><a id="ad5e43c20b2d69ae54b1db7244a286c72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_US1</b>&#160;&#160;&#160;0x1c    /* USART 1 */</td></tr>
<tr class="separator:ad5e43c20b2d69ae54b1db7244a286c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b8de711f8b0d8ae14de5bc13318f37"><td class="memItemLeft" align="right" valign="top"><a id="ae4b8de711f8b0d8ae14de5bc13318f37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_US2</b>&#160;&#160;&#160;0x20    /* USART 2 */</td></tr>
<tr class="separator:ae4b8de711f8b0d8ae14de5bc13318f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7cea6752fe672fa2e1c439f3f5fb29b"><td class="memItemLeft" align="right" valign="top"><a id="af7cea6752fe672fa2e1c439f3f5fb29b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_US3</b>&#160;&#160;&#160;0x24    /* USART 3 */</td></tr>
<tr class="separator:af7cea6752fe672fa2e1c439f3f5fb29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae017df959514bfde813d8540c6bdc8b7"><td class="memItemLeft" align="right" valign="top"><a id="ae017df959514bfde813d8540c6bdc8b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_MCI</b>&#160;&#160;&#160;0x28    /* Multimedia Card Interface */</td></tr>
<tr class="separator:ae017df959514bfde813d8540c6bdc8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7285252241f328b2d30803c3c780501"><td class="memItemLeft" align="right" valign="top"><a id="ac7285252241f328b2d30803c3c780501"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_UDP</b>&#160;&#160;&#160;0x2c    /* USB Device Port */</td></tr>
<tr class="separator:ac7285252241f328b2d30803c3c780501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc499fcea366ab17c9547e482dc48c95"><td class="memItemLeft" align="right" valign="top"><a id="afc499fcea366ab17c9547e482dc48c95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_TWI</b>&#160;&#160;&#160;0x30    /* Two-wire Interface */</td></tr>
<tr class="separator:afc499fcea366ab17c9547e482dc48c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d216641d4fbfb0e0601ee208365100"><td class="memItemLeft" align="right" valign="top"><a id="ab0d216641d4fbfb0e0601ee208365100"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_SPI</b>&#160;&#160;&#160;0x34    /* Serial Peripheral Interface */</td></tr>
<tr class="separator:ab0d216641d4fbfb0e0601ee208365100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61207996e5f67026233f172f4ad0edbb"><td class="memItemLeft" align="right" valign="top"><a id="a61207996e5f67026233f172f4ad0edbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_SSC0</b>&#160;&#160;&#160;0x38    /* Synchronous Serial Controller 0 */</td></tr>
<tr class="separator:a61207996e5f67026233f172f4ad0edbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fac3dd6b8056ca7b4ef81b9f7fd5e98"><td class="memItemLeft" align="right" valign="top"><a id="a1fac3dd6b8056ca7b4ef81b9f7fd5e98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_SSC1</b>&#160;&#160;&#160;0x3c    /* Synchronous Serial Controller 1 */</td></tr>
<tr class="separator:a1fac3dd6b8056ca7b4ef81b9f7fd5e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5065bf25ea58518c604211d782cba8c1"><td class="memItemLeft" align="right" valign="top"><a id="a5065bf25ea58518c604211d782cba8c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_SSC2</b>&#160;&#160;&#160;0x40    /* Synchronous Serial Controller 2 */</td></tr>
<tr class="separator:a5065bf25ea58518c604211d782cba8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3d1e8c048b16a7f942a41a41a7c9cc"><td class="memItemLeft" align="right" valign="top"><a id="a2e3d1e8c048b16a7f942a41a41a7c9cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_TC0</b>&#160;&#160;&#160;0x44    /* Timer/Counter 0 */</td></tr>
<tr class="separator:a2e3d1e8c048b16a7f942a41a41a7c9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6627f0dc8571cf1b05e5a7a7b20f3697"><td class="memItemLeft" align="right" valign="top"><a id="a6627f0dc8571cf1b05e5a7a7b20f3697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_TC1</b>&#160;&#160;&#160;0x48    /* Timer/Counter 1 */</td></tr>
<tr class="separator:a6627f0dc8571cf1b05e5a7a7b20f3697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affeb045d120f4cb2a499547aa0777775"><td class="memItemLeft" align="right" valign="top"><a id="affeb045d120f4cb2a499547aa0777775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_TC2</b>&#160;&#160;&#160;0x4c    /* Timer/Counter 2 */</td></tr>
<tr class="separator:affeb045d120f4cb2a499547aa0777775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2e71adac7c4a6b2861613c02955e5f"><td class="memItemLeft" align="right" valign="top"><a id="a9d2e71adac7c4a6b2861613c02955e5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_TC3</b>&#160;&#160;&#160;0x50    /* Timer/Counter 3 */</td></tr>
<tr class="separator:a9d2e71adac7c4a6b2861613c02955e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9cad4f69f32260a39e5815eedc34d18"><td class="memItemLeft" align="right" valign="top"><a id="ac9cad4f69f32260a39e5815eedc34d18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_TC4</b>&#160;&#160;&#160;0x54    /* Timer/Counter 4 */</td></tr>
<tr class="separator:ac9cad4f69f32260a39e5815eedc34d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9dac7edc4eb6d540667e5f998cd7e0"><td class="memItemLeft" align="right" valign="top"><a id="a7c9dac7edc4eb6d540667e5f998cd7e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_TC5</b>&#160;&#160;&#160;0x58    /* Timer/Counter 5 */</td></tr>
<tr class="separator:a7c9dac7edc4eb6d540667e5f998cd7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d07e2040633b491dfccfaeb9ff62263"><td class="memItemLeft" align="right" valign="top"><a id="a6d07e2040633b491dfccfaeb9ff62263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_UHP</b>&#160;&#160;&#160;0x5c    /* USB Host Port */</td></tr>
<tr class="separator:a6d07e2040633b491dfccfaeb9ff62263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef4621e7df144d95bbc3056d5360daa2"><td class="memItemLeft" align="right" valign="top"><a id="aef4621e7df144d95bbc3056d5360daa2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_EMAC</b>&#160;&#160;&#160;0x60    /* Ethernet MAC */</td></tr>
<tr class="separator:aef4621e7df144d95bbc3056d5360daa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e734e79867be24dfd16474b58aad196"><td class="memItemLeft" align="right" valign="top"><a id="a4e734e79867be24dfd16474b58aad196"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_IRQ0</b>&#160;&#160;&#160;0x64    /* Advanced Interrupt Controller IRQ0 */</td></tr>
<tr class="separator:a4e734e79867be24dfd16474b58aad196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9e3a19de77131fcc1bdd4551f982a8"><td class="memItemLeft" align="right" valign="top"><a id="aef9e3a19de77131fcc1bdd4551f982a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_IRQ1</b>&#160;&#160;&#160;0x68    /* Advanced Interrupt Controller IRQ1 */</td></tr>
<tr class="separator:aef9e3a19de77131fcc1bdd4551f982a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784e4e2bb6b9c458e00d648b295092ec"><td class="memItemLeft" align="right" valign="top"><a id="a784e4e2bb6b9c458e00d648b295092ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_IRQ2</b>&#160;&#160;&#160;0x6c    /* Advanced Interrupt Controller IRQ2 */</td></tr>
<tr class="separator:a784e4e2bb6b9c458e00d648b295092ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288af57b9a8d817d9e14a1d53bea5e9b"><td class="memItemLeft" align="right" valign="top"><a id="a288af57b9a8d817d9e14a1d53bea5e9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_IRQ3</b>&#160;&#160;&#160;0x70    /* Advanced Interrupt Controller IRQ3 */</td></tr>
<tr class="separator:a288af57b9a8d817d9e14a1d53bea5e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ac71af1701454acf16f61211b3447a"><td class="memItemLeft" align="right" valign="top"><a id="ab0ac71af1701454acf16f61211b3447a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_IRQ4</b>&#160;&#160;&#160;0x74    /* Advanced Interrupt Controller IRQ4 */</td></tr>
<tr class="separator:ab0ac71af1701454acf16f61211b3447a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab6feb18d65b2678654b8c3d4d90656"><td class="memItemLeft" align="right" valign="top"><a id="a5ab6feb18d65b2678654b8c3d4d90656"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_IRQ5</b>&#160;&#160;&#160;0x78    /* Advanced Interrupt Controller IRQ5 */</td></tr>
<tr class="separator:a5ab6feb18d65b2678654b8c3d4d90656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221c7ee1065ebc2089f594c910dc0691"><td class="memItemLeft" align="right" valign="top"><a id="a221c7ee1065ebc2089f594c910dc0691"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_IRQ6</b>&#160;&#160;&#160;0x7c    /* Advanced Interrupt Controller IRQ6 */</td></tr>
<tr class="separator:a221c7ee1065ebc2089f594c910dc0691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab650257f5a8740b4ec26fb65b22c0c17"><td class="memItemLeft" align="right" valign="top"><a id="ab650257f5a8740b4ec26fb65b22c0c17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_IVR</b>&#160;&#160;&#160;0x00    /* IRQ Vector Register */</td></tr>
<tr class="separator:ab650257f5a8740b4ec26fb65b22c0c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1ca8f6ae7ca2a91893c1533f7d7347"><td class="memItemLeft" align="right" valign="top"><a id="a6c1ca8f6ae7ca2a91893c1533f7d7347"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_FVR</b>&#160;&#160;&#160;0x04    /* FIQ Vector Register */</td></tr>
<tr class="separator:a6c1ca8f6ae7ca2a91893c1533f7d7347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fe93f6dd0b6797d5c47329435a4999"><td class="memItemLeft" align="right" valign="top"><a id="a39fe93f6dd0b6797d5c47329435a4999"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_ISR</b>&#160;&#160;&#160;0x08    /* Interrupt Status Register */</td></tr>
<tr class="separator:a39fe93f6dd0b6797d5c47329435a4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7df54774110459746b8e9b7abfed2e"><td class="memItemLeft" align="right" valign="top"><a id="a6d7df54774110459746b8e9b7abfed2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_IPR</b>&#160;&#160;&#160;0x0C    /* Interrupt Pending Register */</td></tr>
<tr class="separator:a6d7df54774110459746b8e9b7abfed2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49687b0cec8fa2f5648a43dc59e88f4"><td class="memItemLeft" align="right" valign="top"><a id="ac49687b0cec8fa2f5648a43dc59e88f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_IMR</b>&#160;&#160;&#160;0x10    /* Interrupt Mask Register */</td></tr>
<tr class="separator:ac49687b0cec8fa2f5648a43dc59e88f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4554ba127bfbad0ea59e51efe70b0d30"><td class="memItemLeft" align="right" valign="top"><a id="a4554ba127bfbad0ea59e51efe70b0d30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_CISR</b>&#160;&#160;&#160;0x14    /* Core Interrupt Status Register */</td></tr>
<tr class="separator:a4554ba127bfbad0ea59e51efe70b0d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45352b181aa207c667ae1a30c878044f"><td class="memItemLeft" align="right" valign="top"><a id="a45352b181aa207c667ae1a30c878044f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_IECR</b>&#160;&#160;&#160;0x20    /* Interrupt Enable Command Register */</td></tr>
<tr class="separator:a45352b181aa207c667ae1a30c878044f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164b0cc4ded4b92ebe5c285948a832f8"><td class="memItemLeft" align="right" valign="top"><a id="a164b0cc4ded4b92ebe5c285948a832f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_IDCR</b>&#160;&#160;&#160;0x24    /* Interrupt Disable Command Register */</td></tr>
<tr class="separator:a164b0cc4ded4b92ebe5c285948a832f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379915bd20d308c1816315977452c4f1"><td class="memItemLeft" align="right" valign="top"><a id="a379915bd20d308c1816315977452c4f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_ICCR</b>&#160;&#160;&#160;0x28    /* Interrupt Clear Command Register */</td></tr>
<tr class="separator:a379915bd20d308c1816315977452c4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7e5c9a1b130e21ac07c9d1694cff3e"><td class="memItemLeft" align="right" valign="top"><a id="aef7e5c9a1b130e21ac07c9d1694cff3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_ISCR</b>&#160;&#160;&#160;0x2C    /* Interrupt Set Command Register */</td></tr>
<tr class="separator:aef7e5c9a1b130e21ac07c9d1694cff3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e41fc2a881cdeab65a204875cad3e7"><td class="memItemLeft" align="right" valign="top"><a id="aa2e41fc2a881cdeab65a204875cad3e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_EOICR</b>&#160;&#160;&#160;0x30    /* End of Interrupt Command Register */</td></tr>
<tr class="separator:aa2e41fc2a881cdeab65a204875cad3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b15505018f451345232495ca1520ec"><td class="memItemLeft" align="right" valign="top"><a id="ac4b15505018f451345232495ca1520ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SPU</b>&#160;&#160;&#160;0x34    /* Spurious Vector Register */</td></tr>
<tr class="separator:ac4b15505018f451345232495ca1520ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b900047cabdf6176fbd1dd07c3dc7f"><td class="memItemLeft" align="right" valign="top"><a id="a30b900047cabdf6176fbd1dd07c3dc7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_DCR</b>&#160;&#160;&#160;0x38    /* Debug Control Register (Protect) */</td></tr>
<tr class="separator:a30b900047cabdf6176fbd1dd07c3dc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c42b852c8745eef4c1ceddd4bd27a5"><td class="memItemLeft" align="right" valign="top"><a id="aa8c42b852c8745eef4c1ceddd4bd27a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_FFER</b>&#160;&#160;&#160;0x40    /* Fast Forcing Enable Register */</td></tr>
<tr class="separator:aa8c42b852c8745eef4c1ceddd4bd27a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a733262f228672999eed8a7f556e518c0"><td class="memItemLeft" align="right" valign="top"><a id="a733262f228672999eed8a7f556e518c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_FFDR</b>&#160;&#160;&#160;0x44    /* Fast Forcing Disable Register */</td></tr>
<tr class="separator:a733262f228672999eed8a7f556e518c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d7d1e58543c17abbf38503849b58b4"><td class="memItemLeft" align="right" valign="top"><a id="a77d7d1e58543c17abbf38503849b58b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_FFSR</b>&#160;&#160;&#160;0x48    /* Fast Forcing Status Register */</td></tr>
<tr class="separator:a77d7d1e58543c17abbf38503849b58b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633cfdbb58d86b86fb27be079e3ce3ce"><td class="memItemLeft" align="right" valign="top"><a id="a633cfdbb58d86b86fb27be079e3ce3ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_ISR_IRQID_MASK</b>&#160;&#160;&#160;0x1f    /* current interrupt ID          */</td></tr>
<tr class="separator:a633cfdbb58d86b86fb27be079e3ce3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8406f06653a6407cc288734770850176"><td class="memItemLeft" align="right" valign="top"><a id="a8406f06653a6407cc288734770850176"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_CISR_IRQ</b>&#160;&#160;&#160;BIT1    /* 1 = Core IRQ is active */</td></tr>
<tr class="separator:a8406f06653a6407cc288734770850176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c592f422c306ab6a88ae52ade20bf11"><td class="memItemLeft" align="right" valign="top"><a id="a5c592f422c306ab6a88ae52ade20bf11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_CISR_FIQ</b>&#160;&#160;&#160;BIT0    /* 1 = Core FIQ is active */</td></tr>
<tr class="separator:a5c592f422c306ab6a88ae52ade20bf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17ac9516a039b9e982674c36f0242b0"><td class="memItemLeft" align="right" valign="top"><a id="aa17ac9516a039b9e982674c36f0242b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_DCR_GMSK</b>&#160;&#160;&#160;BIT1    /* 0 = AIC controls IRQ and FIQ */</td></tr>
<tr class="separator:aa17ac9516a039b9e982674c36f0242b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465793b8bb6d9dd9cfef813efb53ce9e"><td class="memItemLeft" align="right" valign="top"><a id="a465793b8bb6d9dd9cfef813efb53ce9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_DCR_PROT</b>&#160;&#160;&#160;BIT0    /* 1 = enable protection mode */</td></tr>
<tr class="separator:a465793b8bb6d9dd9cfef813efb53ce9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3368edde7617f05eb96ddb3d1befc3b"><td class="memItemLeft" align="right" valign="top"><a id="af3368edde7617f05eb96ddb3d1befc3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_PRIOR</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x07) &lt;&lt; 0)</td></tr>
<tr class="separator:af3368edde7617f05eb96ddb3d1befc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc162422d51b754c0ea812378da996f8"><td class="memItemLeft" align="right" valign="top"><a id="afc162422d51b754c0ea812378da996f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_SRC_LVL_LOW</b>&#160;&#160;&#160;(0 &lt;&lt; 5)        /* Are these right? docs don't say which is high/low     */</td></tr>
<tr class="separator:afc162422d51b754c0ea812378da996f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32a59b8da7ae6ebdf00441d937d6921"><td class="memItemLeft" align="right" valign="top"><a id="ab32a59b8da7ae6ebdf00441d937d6921"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_SRC_EDGE_LOW</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ab32a59b8da7ae6ebdf00441d937d6921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbef6ce5658e533272179be5e2232dc"><td class="memItemLeft" align="right" valign="top"><a id="affbef6ce5658e533272179be5e2232dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_SRC_LVL_HI</b>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:affbef6ce5658e533272179be5e2232dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe19ebbdbeee383da7097b4970fd45f9"><td class="memItemLeft" align="right" valign="top"><a id="afe19ebbdbeee383da7097b4970fd45f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AIC_SMR_SRC_EDGE_HI</b>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:afe19ebbdbeee383da7097b4970fd45f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942d53df0dfb2b8921ef4c7a61704c10"><td class="memItemLeft" align="right" valign="top"><a id="a942d53df0dfb2b8921ef4c7a61704c10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_BASE</b>&#160;&#160;&#160;0xFFFFF200</td></tr>
<tr class="separator:a942d53df0dfb2b8921ef4c7a61704c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e32d33b7d190be5d97e022b7a5568a5"><td class="memItemLeft" align="right" valign="top"><a id="a4e32d33b7d190be5d97e022b7a5568a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(DBGU_BASE + _x_)</td></tr>
<tr class="separator:a4e32d33b7d190be5d97e022b7a5568a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636129fb1fe88fa7626fa5e839a4cd96"><td class="memItemLeft" align="right" valign="top"><a id="a636129fb1fe88fa7626fa5e839a4cd96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_CR</b>&#160;&#160;&#160;0x00    /* Control Register */</td></tr>
<tr class="separator:a636129fb1fe88fa7626fa5e839a4cd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e3ab059098a2b5966552be3dbc90a9"><td class="memItemLeft" align="right" valign="top"><a id="a03e3ab059098a2b5966552be3dbc90a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_MR</b>&#160;&#160;&#160;0x04    /* Mode Register */</td></tr>
<tr class="separator:a03e3ab059098a2b5966552be3dbc90a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db133002486d95fe3dc4bc9fe329b00"><td class="memItemLeft" align="right" valign="top"><a id="a4db133002486d95fe3dc4bc9fe329b00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_IER</b>&#160;&#160;&#160;0x08    /* Interrupt Enable Register */</td></tr>
<tr class="separator:a4db133002486d95fe3dc4bc9fe329b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c8287d3dca32acd1de9c0b879f63a1"><td class="memItemLeft" align="right" valign="top"><a id="a09c8287d3dca32acd1de9c0b879f63a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_IDR</b>&#160;&#160;&#160;0x0C    /* Interrupt Disable Register */</td></tr>
<tr class="separator:a09c8287d3dca32acd1de9c0b879f63a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae739a91976e5440524cf8cb8b8ff38"><td class="memItemLeft" align="right" valign="top"><a id="afae739a91976e5440524cf8cb8b8ff38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_IMR</b>&#160;&#160;&#160;0x10    /* Interrupt Mask Register */</td></tr>
<tr class="separator:afae739a91976e5440524cf8cb8b8ff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d15c1009ac8ec1089b8682f00c9388"><td class="memItemLeft" align="right" valign="top"><a id="a63d15c1009ac8ec1089b8682f00c9388"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_CSR</b>&#160;&#160;&#160;0x14    /* Channel Status Register */</td></tr>
<tr class="separator:a63d15c1009ac8ec1089b8682f00c9388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5108aba8763474241e398c6f3a18e18d"><td class="memItemLeft" align="right" valign="top"><a id="a5108aba8763474241e398c6f3a18e18d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_RHR</b>&#160;&#160;&#160;0x18    /* Receiver Holding Register */</td></tr>
<tr class="separator:a5108aba8763474241e398c6f3a18e18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9697ac8a6a2782ed74d793df6049914f"><td class="memItemLeft" align="right" valign="top"><a id="a9697ac8a6a2782ed74d793df6049914f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_THR</b>&#160;&#160;&#160;0x1C    /* Transmitter Holding Register */</td></tr>
<tr class="separator:a9697ac8a6a2782ed74d793df6049914f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7294d16f4b419badc0e85065cbb35aee"><td class="memItemLeft" align="right" valign="top"><a id="a7294d16f4b419badc0e85065cbb35aee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_BRGR</b>&#160;&#160;&#160;0x20    /* Baud Rate Generator Register */</td></tr>
<tr class="separator:a7294d16f4b419badc0e85065cbb35aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc68a5e61f01d5fb89a64a6b492c8ea"><td class="memItemLeft" align="right" valign="top"><a id="a0bc68a5e61f01d5fb89a64a6b492c8ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_C1R</b>&#160;&#160;&#160;0x40    /* Chip ID1 Register */</td></tr>
<tr class="separator:a0bc68a5e61f01d5fb89a64a6b492c8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b00ed5ecc0a5845f0b2bb2cb7b9bb8"><td class="memItemLeft" align="right" valign="top"><a id="a97b00ed5ecc0a5845f0b2bb2cb7b9bb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_C2R</b>&#160;&#160;&#160;0x44    /* Chip ID2 Register */</td></tr>
<tr class="separator:a97b00ed5ecc0a5845f0b2bb2cb7b9bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a2b93d7e85a462386c68c4aa5f355c"><td class="memItemLeft" align="right" valign="top"><a id="ad1a2b93d7e85a462386c68c4aa5f355c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGU_FNTR</b>&#160;&#160;&#160;0x48    /* Force NTRST Register */</td></tr>
<tr class="separator:ad1a2b93d7e85a462386c68c4aa5f355c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0876dab14e1a1017ec198c230ada762"><td class="memItemLeft" align="right" valign="top"><a id="ac0876dab14e1a1017ec198c230ada762"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART0_BASE</b>&#160;&#160;&#160;0xFFFC0000</td></tr>
<tr class="separator:ac0876dab14e1a1017ec198c230ada762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top"><a id="a86162ab3f740db9026c1320d46938b4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1_BASE</b>&#160;&#160;&#160;0xFFFC4000</td></tr>
<tr class="separator:a86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top"><a id="ade83162a04bca0b15b39018a8e8ec090"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2_BASE</b>&#160;&#160;&#160;0xFFFC8000</td></tr>
<tr class="separator:ade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top"><a id="abe0d6539ac0026d598274ee7f45b0251"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART3_BASE</b>&#160;&#160;&#160;0xFFFCC000</td></tr>
<tr class="separator:abe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cb0abd701ac2293ef2a25de509322b"><td class="memItemLeft" align="right" valign="top"><a id="aa6cb0abd701ac2293ef2a25de509322b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_BASE</b>&#160;&#160;&#160;0xFFFFFD00</td></tr>
<tr class="separator:aa6cb0abd701ac2293ef2a25de509322b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dd12ea3cb7421e1bde913040cfa7e5"><td class="memItemLeft" align="right" valign="top"><a id="a86dd12ea3cb7421e1bde913040cfa7e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(ST_BASE + _x_)</td></tr>
<tr class="separator:a86dd12ea3cb7421e1bde913040cfa7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0906fc9639041d8fa72c4e732305e9e"><td class="memItemLeft" align="right" valign="top"><a id="af0906fc9639041d8fa72c4e732305e9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_CR</b>&#160;&#160;&#160;0x00    /* Control Register */</td></tr>
<tr class="separator:af0906fc9639041d8fa72c4e732305e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eda4e9023ff178654c28a2563267352"><td class="memItemLeft" align="right" valign="top"><a id="a3eda4e9023ff178654c28a2563267352"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_PIMR</b>&#160;&#160;&#160;0x04    /* Period Interval Mode Register */</td></tr>
<tr class="separator:a3eda4e9023ff178654c28a2563267352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5a636b2f5d5c007b9c66ebd0e28a9b"><td class="memItemLeft" align="right" valign="top"><a id="add5a636b2f5d5c007b9c66ebd0e28a9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_WDMR</b>&#160;&#160;&#160;0x08    /* Watchdog Mode Register */</td></tr>
<tr class="separator:add5a636b2f5d5c007b9c66ebd0e28a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b0f5518c7ffa25eaac7e819a6e7ebe"><td class="memItemLeft" align="right" valign="top"><a id="a49b0f5518c7ffa25eaac7e819a6e7ebe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_RTMR</b>&#160;&#160;&#160;0x0C    /* Real-time Mode Register */</td></tr>
<tr class="separator:a49b0f5518c7ffa25eaac7e819a6e7ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688ffdaab92c85b85855aba58cb41210"><td class="memItemLeft" align="right" valign="top"><a id="a688ffdaab92c85b85855aba58cb41210"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_SR</b>&#160;&#160;&#160;0x10    /* Status Register */</td></tr>
<tr class="separator:a688ffdaab92c85b85855aba58cb41210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2566772f5db743aa3fc8159466c09f02"><td class="memItemLeft" align="right" valign="top"><a id="a2566772f5db743aa3fc8159466c09f02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_IER</b>&#160;&#160;&#160;0x14    /* Interrupt Enable Register */</td></tr>
<tr class="separator:a2566772f5db743aa3fc8159466c09f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d58341ac7172b6db354ed82857c287d"><td class="memItemLeft" align="right" valign="top"><a id="a0d58341ac7172b6db354ed82857c287d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_IDR</b>&#160;&#160;&#160;0x18    /* Interrupt Disable Register */</td></tr>
<tr class="separator:a0d58341ac7172b6db354ed82857c287d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5553869d9dbae0175a7eb04e745a0d45"><td class="memItemLeft" align="right" valign="top"><a id="a5553869d9dbae0175a7eb04e745a0d45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_IMR</b>&#160;&#160;&#160;0x1C    /* Interrupt Mask Register */</td></tr>
<tr class="separator:a5553869d9dbae0175a7eb04e745a0d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419f8d9d8d75f71c5a8975ecc3f7f22d"><td class="memItemLeft" align="right" valign="top"><a id="a419f8d9d8d75f71c5a8975ecc3f7f22d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_RTAR</b>&#160;&#160;&#160;0x20    /* Real-time Alarm Register */</td></tr>
<tr class="separator:a419f8d9d8d75f71c5a8975ecc3f7f22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfbe663b21f8874450d4885b3f13d46"><td class="memItemLeft" align="right" valign="top"><a id="a7cfbe663b21f8874450d4885b3f13d46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_CRTR</b>&#160;&#160;&#160;0x24    /* Current Real-time Register */</td></tr>
<tr class="separator:a7cfbe663b21f8874450d4885b3f13d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7297df36f23be0a82c30c5379d8c7f1e"><td class="memItemLeft" align="right" valign="top"><a id="a7297df36f23be0a82c30c5379d8c7f1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_CR_WDRST</b>&#160;&#160;&#160;BIT0    /* <a class="el" href="libcsupport_2src_2write_8c.html#a448dd253ee4c0e3d3b1275df845e7146">write</a> 1 to reload WD counter  */</td></tr>
<tr class="separator:a7297df36f23be0a82c30c5379d8c7f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581fbe2b9f1d9fd86cd72b70733a1057"><td class="memItemLeft" align="right" valign="top"><a id="a581fbe2b9f1d9fd86cd72b70733a1057"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_PIMR_PIV_MASK</b>&#160;&#160;&#160;0x0000ffff</td></tr>
<tr class="separator:a581fbe2b9f1d9fd86cd72b70733a1057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38fc6550b7ac4961b7ac6abf371e811"><td class="memItemLeft" align="right" valign="top"><a id="ad38fc6550b7ac4961b7ac6abf371e811"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_WDMR_EXTEN</b>&#160;&#160;&#160;BIT17   /* WDOVF is not implemented on AT91RM9200 */</td></tr>
<tr class="separator:ad38fc6550b7ac4961b7ac6abf371e811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e731db66384ae46bd80a4aedd33835"><td class="memItemLeft" align="right" valign="top"><a id="a08e731db66384ae46bd80a4aedd33835"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_WDMR_RSTEN</b>&#160;&#160;&#160;BIT16   /* 1 = reset the AT91RM9200 when WD overflows */</td></tr>
<tr class="separator:a08e731db66384ae46bd80a4aedd33835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be1e4b4c548c4c9d39595f9fa47eb03"><td class="memItemLeft" align="right" valign="top"><a id="a4be1e4b4c548c4c9d39595f9fa47eb03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_WDMR_WDV_MASK</b>&#160;&#160;&#160;0x0000ffff      /* WD counter is in the lower 16-bits */</td></tr>
<tr class="separator:a4be1e4b4c548c4c9d39595f9fa47eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59994720b7f14c87c4025cf98b7a072"><td class="memItemLeft" align="right" valign="top"><a id="ab59994720b7f14c87c4025cf98b7a072"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_RTMR_RTPRES_MASK</b>&#160;&#160;&#160;0x0000ffff      /* Real-Time Prescaler */</td></tr>
<tr class="separator:ab59994720b7f14c87c4025cf98b7a072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f2ccad697a0575e194d00fd4a7ada2"><td class="memItemLeft" align="right" valign="top"><a id="a00f2ccad697a0575e194d00fd4a7ada2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_SR_ALMS</b>&#160;&#160;&#160;BIT3</td></tr>
<tr class="separator:a00f2ccad697a0575e194d00fd4a7ada2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abedd7a71fb62b603e84d198012ce580a"><td class="memItemLeft" align="right" valign="top"><a id="abedd7a71fb62b603e84d198012ce580a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_SR_RTTINC</b>&#160;&#160;&#160;BIT2</td></tr>
<tr class="separator:abedd7a71fb62b603e84d198012ce580a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e998520bb5b69bc351ab198a986378"><td class="memItemLeft" align="right" valign="top"><a id="a98e998520bb5b69bc351ab198a986378"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_SR_WDOVF</b>&#160;&#160;&#160;BIT1</td></tr>
<tr class="separator:a98e998520bb5b69bc351ab198a986378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3927c6030df18e91130bc11e87e207a"><td class="memItemLeft" align="right" valign="top"><a id="af3927c6030df18e91130bc11e87e207a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_SR_PITS</b>&#160;&#160;&#160;BIT0</td></tr>
<tr class="separator:af3927c6030df18e91130bc11e87e207a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97521d802f87592d8e5707d21676c8f1"><td class="memItemLeft" align="right" valign="top"><a id="a97521d802f87592d8e5707d21676c8f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_RTAR_ALMV_MASK</b>&#160;&#160;&#160;0x000fffff</td></tr>
<tr class="separator:a97521d802f87592d8e5707d21676c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c91064ed9f1084ff2832eb54c25f4a"><td class="memItemLeft" align="right" valign="top"><a id="ae4c91064ed9f1084ff2832eb54c25f4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ST_CRTR_CRTV_MASK</b>&#160;&#160;&#160;0x000fffff</td></tr>
<tr class="separator:ae4c91064ed9f1084ff2832eb54c25f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b31ac1f3659c1f785cec238630147f3"><td class="memItemLeft" align="right" valign="top"><a id="a7b31ac1f3659c1f785cec238630147f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_RPR</b>&#160;&#160;&#160;0x100   /* Receive Pointer Register */</td></tr>
<tr class="separator:a7b31ac1f3659c1f785cec238630147f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5fa6b0c9621431aab2aa136a94bf7cb"><td class="memItemLeft" align="right" valign="top"><a id="ac5fa6b0c9621431aab2aa136a94bf7cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_RCR</b>&#160;&#160;&#160;0x104   /* Receive Counter Register */</td></tr>
<tr class="separator:ac5fa6b0c9621431aab2aa136a94bf7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28fec415cbad37e2befaa1b51849e20e"><td class="memItemLeft" align="right" valign="top"><a id="a28fec415cbad37e2befaa1b51849e20e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_TPR</b>&#160;&#160;&#160;0x108   /* Transmit Pointer Register */</td></tr>
<tr class="separator:a28fec415cbad37e2befaa1b51849e20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144b98c793817e9d3a492a08781e174a"><td class="memItemLeft" align="right" valign="top"><a id="a144b98c793817e9d3a492a08781e174a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_TCR</b>&#160;&#160;&#160;0x10c   /* Transmit Counter Register */</td></tr>
<tr class="separator:a144b98c793817e9d3a492a08781e174a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59bd562f96ad6b925f776b58d6999bf"><td class="memItemLeft" align="right" valign="top"><a id="aa59bd562f96ad6b925f776b58d6999bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_RNPR</b>&#160;&#160;&#160;0x110   /* Receive Next Pointer Register */</td></tr>
<tr class="separator:aa59bd562f96ad6b925f776b58d6999bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bfffc609537ca3798a0caeed1e2190"><td class="memItemLeft" align="right" valign="top"><a id="a74bfffc609537ca3798a0caeed1e2190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_RNCR</b>&#160;&#160;&#160;0x114   /* Receive Next Counter Register */</td></tr>
<tr class="separator:a74bfffc609537ca3798a0caeed1e2190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806d975a853e23c7a1f218e92c4b1866"><td class="memItemLeft" align="right" valign="top"><a id="a806d975a853e23c7a1f218e92c4b1866"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_TNPR</b>&#160;&#160;&#160;0x118   /* Transmit Next Pointer Register */</td></tr>
<tr class="separator:a806d975a853e23c7a1f218e92c4b1866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae344eff967ecdbdc375008d4760b9914"><td class="memItemLeft" align="right" valign="top"><a id="ae344eff967ecdbdc375008d4760b9914"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_TNCR</b>&#160;&#160;&#160;0x11c   /* Transmit Next Counter Register */</td></tr>
<tr class="separator:ae344eff967ecdbdc375008d4760b9914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa155efed7249b18df530b0b4a3a7415a"><td class="memItemLeft" align="right" valign="top"><a id="aa155efed7249b18df530b0b4a3a7415a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_PTCR</b>&#160;&#160;&#160;0x120   /* PDC Transfer Control Register */</td></tr>
<tr class="separator:aa155efed7249b18df530b0b4a3a7415a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f7329128dad941d291504486f81f6b"><td class="memItemLeft" align="right" valign="top"><a id="a78f7329128dad941d291504486f81f6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDC_PTSR</b>&#160;&#160;&#160;0x124   /* PDC Transfer Status Register */</td></tr>
<tr class="separator:a78f7329128dad941d291504486f81f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c038f709c7b1ceacc393de9789e401"><td class="memItemLeft" align="right" valign="top"><a id="a54c038f709c7b1ceacc393de9789e401"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PIOA_BASE</b>&#160;&#160;&#160;0xFFFFF400</td></tr>
<tr class="separator:a54c038f709c7b1ceacc393de9789e401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9cd0decf3f3cc484065e0bf0a3ee4b9"><td class="memItemLeft" align="right" valign="top"><a id="af9cd0decf3f3cc484065e0bf0a3ee4b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PIOA_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(PIOA_BASE + _x_)</td></tr>
<tr class="separator:af9cd0decf3f3cc484065e0bf0a3ee4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e6efc73a0679ae21ab55f4789bf812"><td class="memItemLeft" align="right" valign="top"><a id="af1e6efc73a0679ae21ab55f4789bf812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PIOB_BASE</b>&#160;&#160;&#160;0xFFFFF600</td></tr>
<tr class="separator:af1e6efc73a0679ae21ab55f4789bf812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676c6e158c021019a6729bd50490a4c1"><td class="memItemLeft" align="right" valign="top"><a id="a676c6e158c021019a6729bd50490a4c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PIOB_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(PIOB_BASE + _x_)</td></tr>
<tr class="separator:a676c6e158c021019a6729bd50490a4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0728eba356663e31acf2256add705261"><td class="memItemLeft" align="right" valign="top"><a id="a0728eba356663e31acf2256add705261"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PIOC_BASE</b>&#160;&#160;&#160;0xFFFFF800</td></tr>
<tr class="separator:a0728eba356663e31acf2256add705261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4995e6b48cf7c848b36d5e7a97b74098"><td class="memItemLeft" align="right" valign="top"><a id="a4995e6b48cf7c848b36d5e7a97b74098"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PIOC_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(PIOC_BASE + _x_)</td></tr>
<tr class="separator:a4995e6b48cf7c848b36d5e7a97b74098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78fccf02dc5311ac7a2d78e2426087f1"><td class="memItemLeft" align="right" valign="top"><a id="a78fccf02dc5311ac7a2d78e2426087f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PIOD_BASE</b>&#160;&#160;&#160;0xFFFFFA00</td></tr>
<tr class="separator:a78fccf02dc5311ac7a2d78e2426087f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9225af3aba89933b16806be6b9b17c64"><td class="memItemLeft" align="right" valign="top"><a id="a9225af3aba89933b16806be6b9b17c64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PIOD_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(PIOD_BASE + _x_)</td></tr>
<tr class="separator:a9225af3aba89933b16806be6b9b17c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e92bd47dc68cc81e62c344586a4cdfa"><td class="memItemLeft" align="right" valign="top"><a id="a4e92bd47dc68cc81e62c344586a4cdfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_BASE</b>&#160;&#160;&#160;0xFFFFFC00</td></tr>
<tr class="separator:a4e92bd47dc68cc81e62c344586a4cdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2719334e93581e5cfeb04ed8728aba79"><td class="memItemLeft" align="right" valign="top"><a id="a2719334e93581e5cfeb04ed8728aba79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(PMC_BASE + _x_)</td></tr>
<tr class="separator:a2719334e93581e5cfeb04ed8728aba79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ecf1c950ec610d7aafcf978a6f5e63"><td class="memItemLeft" align="right" valign="top"><a id="ac7ecf1c950ec610d7aafcf978a6f5e63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EMAC_BASE</b>&#160;&#160;&#160;0xFFFBC000</td></tr>
<tr class="separator:ac7ecf1c950ec610d7aafcf978a6f5e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8018141595b86cbc6a98f58d3e234c7b"><td class="memItemLeft" align="right" valign="top"><a id="a8018141595b86cbc6a98f58d3e234c7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EMAC_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(EMAC_BASE + _x_)</td></tr>
<tr class="separator:a8018141595b86cbc6a98f58d3e234c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e62ae0435abbcb3fb1150edd27ea74"><td class="memItemLeft" align="right" valign="top"><a id="a06e62ae0435abbcb3fb1150edd27ea74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_BASE</b>&#160;&#160;&#160;0xFFFA0000</td></tr>
<tr class="separator:a06e62ae0435abbcb3fb1150edd27ea74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1fdf2c58b263c907c0636624e1dc20"><td class="memItemLeft" align="right" valign="top"><a id="a0c1fdf2c58b263c907c0636624e1dc20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(TC_BASE + 0x00 + _x_)</td></tr>
<tr class="separator:a0c1fdf2c58b263c907c0636624e1dc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa89196a350640c5360be20f159074c"><td class="memItemLeft" align="right" valign="top"><a id="adfa89196a350640c5360be20f159074c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_TC0_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(TC_BASE + 0x00 + _x_)</td></tr>
<tr class="separator:adfa89196a350640c5360be20f159074c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d2665e8ba77a8217af71f966e4949e"><td class="memItemLeft" align="right" valign="top"><a id="a21d2665e8ba77a8217af71f966e4949e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_TC1_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(TC_BASE + 0x40 + _x_)</td></tr>
<tr class="separator:a21d2665e8ba77a8217af71f966e4949e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334497b3fdb6615503fb02de1a53406b"><td class="memItemLeft" align="right" valign="top"><a id="a334497b3fdb6615503fb02de1a53406b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_TC2_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(TC_BASE + 0x80 + _x_)</td></tr>
<tr class="separator:a334497b3fdb6615503fb02de1a53406b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d406d34e805c71199f5c52834c7653"><td class="memItemLeft" align="right" valign="top"><a id="a71d406d34e805c71199f5c52834c7653"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CCR</b>&#160;&#160;&#160;0x00    /* Channel Control Register  */</td></tr>
<tr class="separator:a71d406d34e805c71199f5c52834c7653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7dbc159512d179e0a5fd0aa428f3951"><td class="memItemLeft" align="right" valign="top"><a id="af7dbc159512d179e0a5fd0aa428f3951"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR</b>&#160;&#160;&#160;0x04    /* Channel Mode Register  */</td></tr>
<tr class="separator:af7dbc159512d179e0a5fd0aa428f3951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c913378839f7a0f1f081cbbba60a31"><td class="memItemLeft" align="right" valign="top"><a id="a81c913378839f7a0f1f081cbbba60a31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CV</b>&#160;&#160;&#160;0x10    /* Counter Value  */</td></tr>
<tr class="separator:a81c913378839f7a0f1f081cbbba60a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7785f1caaeb2fcaee737b65073ca57"><td class="memItemLeft" align="right" valign="top"><a id="a1c7785f1caaeb2fcaee737b65073ca57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_RA</b>&#160;&#160;&#160;0x14    /* Register A  */</td></tr>
<tr class="separator:a1c7785f1caaeb2fcaee737b65073ca57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af113ceccd1e0ef440fc3b5f9237e530a"><td class="memItemLeft" align="right" valign="top"><a id="af113ceccd1e0ef440fc3b5f9237e530a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_RB</b>&#160;&#160;&#160;0x18    /* Register B  */</td></tr>
<tr class="separator:af113ceccd1e0ef440fc3b5f9237e530a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db28618289fd7cb91d4fd7825d9e55c"><td class="memItemLeft" align="right" valign="top"><a id="a8db28618289fd7cb91d4fd7825d9e55c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_RC</b>&#160;&#160;&#160;0x1C    /* Register C  */</td></tr>
<tr class="separator:a8db28618289fd7cb91d4fd7825d9e55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988949bd59bf5b18614cba860a19ade5"><td class="memItemLeft" align="right" valign="top"><a id="a988949bd59bf5b18614cba860a19ade5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR</b>&#160;&#160;&#160;0x20    /* Status Register  */</td></tr>
<tr class="separator:a988949bd59bf5b18614cba860a19ade5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85081339ec947e661845897d34c4e87"><td class="memItemLeft" align="right" valign="top"><a id="ab85081339ec947e661845897d34c4e87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_IER</b>&#160;&#160;&#160;0x24    /* Interrupt Enable Register  */</td></tr>
<tr class="separator:ab85081339ec947e661845897d34c4e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06653023ddc4b6bbd5ba51f1c314b592"><td class="memItemLeft" align="right" valign="top"><a id="a06653023ddc4b6bbd5ba51f1c314b592"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_IDR</b>&#160;&#160;&#160;0x28    /* Interrupt Disable Register  */</td></tr>
<tr class="separator:a06653023ddc4b6bbd5ba51f1c314b592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2f1ea8966581e856ad0eda55650a8b"><td class="memItemLeft" align="right" valign="top"><a id="a1e2f1ea8966581e856ad0eda55650a8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_IMR</b>&#160;&#160;&#160;0x2C    /* Interrupt Mask Register  */</td></tr>
<tr class="separator:a1e2f1ea8966581e856ad0eda55650a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a443c52fa0df0726b0c25205ea856e1"><td class="memItemLeft" align="right" valign="top"><a id="a4a443c52fa0df0726b0c25205ea856e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_BCR</b>&#160;&#160;&#160;0xc0    /* Channel Control Register  */</td></tr>
<tr class="separator:a4a443c52fa0df0726b0c25205ea856e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df5c858a1d6a5e79f8ee194de365e12"><td class="memItemLeft" align="right" valign="top"><a id="a5df5c858a1d6a5e79f8ee194de365e12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_BMR</b>&#160;&#160;&#160;0xc4    /* Channel Control Register  */</td></tr>
<tr class="separator:a5df5c858a1d6a5e79f8ee194de365e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c28d6cd2d4a6fd70394ff217fbae47c"><td class="memItemLeft" align="right" valign="top"><a id="a0c28d6cd2d4a6fd70394ff217fbae47c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_BCR_SYNC</b>&#160;&#160;&#160;BIT1       /* Set to syncronize channels */</td></tr>
<tr class="separator:a0c28d6cd2d4a6fd70394ff217fbae47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757c736b67828ae8d6308cd949ade718"><td class="memItemLeft" align="right" valign="top"><a id="a757c736b67828ae8d6308cd949ade718"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_BMR_TC0</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 0)   /* TC0 clock source */</td></tr>
<tr class="separator:a757c736b67828ae8d6308cd949ade718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a788bccdd557f1db4c392303301761"><td class="memItemLeft" align="right" valign="top"><a id="a85a788bccdd557f1db4c392303301761"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_BMR_TC1</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 2)   /* TC1 clock source */</td></tr>
<tr class="separator:a85a788bccdd557f1db4c392303301761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94f51d9918bcf31b8971a713934d9f6"><td class="memItemLeft" align="right" valign="top"><a id="ac94f51d9918bcf31b8971a713934d9f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_BMR_TC2</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 4)   /* TC2 clock source */</td></tr>
<tr class="separator:ac94f51d9918bcf31b8971a713934d9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20727db0578cb99fdb3b2af243109ab"><td class="memItemLeft" align="right" valign="top"><a id="ab20727db0578cb99fdb3b2af243109ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CCR_CLKEN</b>&#160;&#160;&#160;BIT0       /* Enable clock */</td></tr>
<tr class="separator:ab20727db0578cb99fdb3b2af243109ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf4140b1d7e2e4775a7963b772349e4"><td class="memItemLeft" align="right" valign="top"><a id="aebf4140b1d7e2e4775a7963b772349e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CCR_CLKDIS</b>&#160;&#160;&#160;BIT1       /* Disable clock */</td></tr>
<tr class="separator:aebf4140b1d7e2e4775a7963b772349e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d55ead13b821b6678a495bf6b3f5bdf"><td class="memItemLeft" align="right" valign="top"><a id="a6d55ead13b821b6678a495bf6b3f5bdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CCR_SWTRG</b>&#160;&#160;&#160;BIT2       /* Software trigger command */</td></tr>
<tr class="separator:a6d55ead13b821b6678a495bf6b3f5bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f47f19e773024b04c485b27433dd6c4"><td class="memItemLeft" align="right" valign="top"><a id="a9f47f19e773024b04c485b27433dd6c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_TCCLKS</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x7) &lt;&lt; 0)  /* Clock source */</td></tr>
<tr class="separator:a9f47f19e773024b04c485b27433dd6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566fe9c1e1e304d37a49e139af0238d2"><td class="memItemLeft" align="right" valign="top"><a id="a566fe9c1e1e304d37a49e139af0238d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_CLKI</b>&#160;&#160;&#160;BIT3                /* Clock invert */</td></tr>
<tr class="separator:a566fe9c1e1e304d37a49e139af0238d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ba348ecdb35c6fe81fcf3c6f871a8a"><td class="memItemLeft" align="right" valign="top"><a id="a90ba348ecdb35c6fe81fcf3c6f871a8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_BURST</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3 &lt;&lt; 4)   /* Burst signal selection */</td></tr>
<tr class="separator:a90ba348ecdb35c6fe81fcf3c6f871a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25fc25035091fc7a07bdd50485ca2b4"><td class="memItemLeft" align="right" valign="top"><a id="ab25fc25035091fc7a07bdd50485ca2b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_WAVE</b>&#160;&#160;&#160;BIT15               /* 0 for catpure, 1 for wave */</td></tr>
<tr class="separator:ab25fc25035091fc7a07bdd50485ca2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834ac21dd981879ea174a9da8896d1f7"><td class="memItemLeft" align="right" valign="top"><a id="a834ac21dd981879ea174a9da8896d1f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_LDBSTOP</b>&#160;&#160;&#160;BIT6                /* Set to stop clock when RB loads */</td></tr>
<tr class="separator:a834ac21dd981879ea174a9da8896d1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9999cb53fab48adde6f28a5bea1911fe"><td class="memItemLeft" align="right" valign="top"><a id="a9999cb53fab48adde6f28a5bea1911fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_LDBDIS</b>&#160;&#160;&#160;BIT7                /* Set to disable clock when RB loads */</td></tr>
<tr class="separator:a9999cb53fab48adde6f28a5bea1911fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c4bfb7470a1a64d1076beabeae4548"><td class="memItemLeft" align="right" valign="top"><a id="a01c4bfb7470a1a64d1076beabeae4548"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_ETRGEDG</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 8)  /* Select edge triggering mode */</td></tr>
<tr class="separator:a01c4bfb7470a1a64d1076beabeae4548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b61c6dc88e6850cb04d38213c2be36"><td class="memItemLeft" align="right" valign="top"><a id="a27b61c6dc88e6850cb04d38213c2be36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_ABETRG</b>&#160;&#160;&#160;BIT10               /* Select ext trigger source */</td></tr>
<tr class="separator:a27b61c6dc88e6850cb04d38213c2be36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb59260da5394bac8aff6edbcb67341"><td class="memItemLeft" align="right" valign="top"><a id="a6eb59260da5394bac8aff6edbcb67341"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_CPCTRG</b>&#160;&#160;&#160;BIT14               /* RC Compare trigger enable */</td></tr>
<tr class="separator:a6eb59260da5394bac8aff6edbcb67341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0039c86df40028ceccf3147de7751675"><td class="memItemLeft" align="right" valign="top"><a id="a0039c86df40028ceccf3147de7751675"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_LDRA</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 16) /* RA loading selection */</td></tr>
<tr class="separator:a0039c86df40028ceccf3147de7751675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be1b0a5d3ca94450f4cd5688b233d85"><td class="memItemLeft" align="right" valign="top"><a id="a3be1b0a5d3ca94450f4cd5688b233d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_LDRB</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 18) /* RB loading selection */</td></tr>
<tr class="separator:a3be1b0a5d3ca94450f4cd5688b233d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6afe8de98bbf78cefd198d4118073201"><td class="memItemLeft" align="right" valign="top"><a id="a6afe8de98bbf78cefd198d4118073201"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_CPCSTOP</b>&#160;&#160;&#160;BIT6                 /* Clock stopped <a class="el" href="sun4u_2tte_8h.html#aab2ee9ec393223c855b9595e52382ac0">w</a>/ RC compare */</td></tr>
<tr class="separator:a6afe8de98bbf78cefd198d4118073201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9081309b6d3f6fdb863564f10cd7fd11"><td class="memItemLeft" align="right" valign="top"><a id="a9081309b6d3f6fdb863564f10cd7fd11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_CPCDIS</b>&#160;&#160;&#160;BIT7                 /* Clock disabled <a class="el" href="sun4u_2tte_8h.html#aab2ee9ec393223c855b9595e52382ac0">w</a>/ RC compare */</td></tr>
<tr class="separator:a9081309b6d3f6fdb863564f10cd7fd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1a06469c4b09841d9d01c37dae20e1"><td class="memItemLeft" align="right" valign="top"><a id="a0b1a06469c4b09841d9d01c37dae20e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_EEVTEDG</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 8)   /* Ext event edge selection */</td></tr>
<tr class="separator:a0b1a06469c4b09841d9d01c37dae20e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c77c550370c14ee6f9978c31b105d0"><td class="memItemLeft" align="right" valign="top"><a id="aa5c77c550370c14ee6f9978c31b105d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_EEVT</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 10)  /* Ext event selection */</td></tr>
<tr class="separator:aa5c77c550370c14ee6f9978c31b105d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd0852edf24d6ca6fb83347155ba3bb"><td class="memItemLeft" align="right" valign="top"><a id="aafd0852edf24d6ca6fb83347155ba3bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_ENETRG</b>&#160;&#160;&#160;BIT12                /* Ext event trigger enable */</td></tr>
<tr class="separator:aafd0852edf24d6ca6fb83347155ba3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f8bdbe34a61903496d2812a17b01a4"><td class="memItemLeft" align="right" valign="top"><a id="a72f8bdbe34a61903496d2812a17b01a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_WAVESEL</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 13)  /* Waveform selection */</td></tr>
<tr class="separator:a72f8bdbe34a61903496d2812a17b01a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f9821f8d0870774cfea1bc15aa61c7"><td class="memItemLeft" align="right" valign="top"><a id="aa6f9821f8d0870774cfea1bc15aa61c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_ACPA</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 16)  /* RA compare effect on TIOA */</td></tr>
<tr class="separator:aa6f9821f8d0870774cfea1bc15aa61c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ab261f189e2b6bad5d0a3d035805c9"><td class="memItemLeft" align="right" valign="top"><a id="a10ab261f189e2b6bad5d0a3d035805c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_ACPC</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 18)  /* RC compare effect on TIOA */</td></tr>
<tr class="separator:a10ab261f189e2b6bad5d0a3d035805c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62157932b9d42a2777bc3d3aad6e21a"><td class="memItemLeft" align="right" valign="top"><a id="ab62157932b9d42a2777bc3d3aad6e21a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_AEEVT</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 20)  /* Ext event effect on TIOA */</td></tr>
<tr class="separator:ab62157932b9d42a2777bc3d3aad6e21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e89177bfc9d1eb6b5489ac1d79f20a"><td class="memItemLeft" align="right" valign="top"><a id="ae9e89177bfc9d1eb6b5489ac1d79f20a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_ASWTRG</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 22)  /* SW trigger effect on TIOA */</td></tr>
<tr class="separator:ae9e89177bfc9d1eb6b5489ac1d79f20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c279691b640dce84d1e282c7a6073b"><td class="memItemLeft" align="right" valign="top"><a id="a14c279691b640dce84d1e282c7a6073b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_BCPB</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 24)  /* RB compare effect on TIOB */</td></tr>
<tr class="separator:a14c279691b640dce84d1e282c7a6073b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9b7f07f306e2f0109961fb582a0684"><td class="memItemLeft" align="right" valign="top"><a id="a5b9b7f07f306e2f0109961fb582a0684"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_BCPC</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 26)  /* RC compare effect on TIOB */</td></tr>
<tr class="separator:a5b9b7f07f306e2f0109961fb582a0684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c1055d1d7b18399138bd454b043553"><td class="memItemLeft" align="right" valign="top"><a id="a96c1055d1d7b18399138bd454b043553"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_BEEVT</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 28)  /* Ext event effect on TIOB */</td></tr>
<tr class="separator:a96c1055d1d7b18399138bd454b043553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93cd6ac2a32b1b64c772616ff3beb5e1"><td class="memItemLeft" align="right" valign="top"><a id="a93cd6ac2a32b1b64c772616ff3beb5e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CMR_BSWTRG</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 30)  /* SW trigger effect on TIOB */</td></tr>
<tr class="separator:a93cd6ac2a32b1b64c772616ff3beb5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3e7353929b94433005ebdabce76a5e"><td class="memItemLeft" align="right" valign="top"><a id="aed3e7353929b94433005ebdabce76a5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CV_MASK</b>&#160;&#160;&#160;0xffff              /* Timer counter mask */</td></tr>
<tr class="separator:aed3e7353929b94433005ebdabce76a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595373c366b63e6ae96ac90a25e64189"><td class="memItemLeft" align="right" valign="top"><a id="a595373c366b63e6ae96ac90a25e64189"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_COVFS</b>&#160;&#160;&#160;BIT0        /* Counter overflow status */</td></tr>
<tr class="separator:a595373c366b63e6ae96ac90a25e64189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e4999de3691ac1db52958c3b5bf546"><td class="memItemLeft" align="right" valign="top"><a id="a95e4999de3691ac1db52958c3b5bf546"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_LOVRS</b>&#160;&#160;&#160;BIT1        /* Load overrun status */</td></tr>
<tr class="separator:a95e4999de3691ac1db52958c3b5bf546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b91c0ea7209805827c525b4e55c0e8"><td class="memItemLeft" align="right" valign="top"><a id="a77b91c0ea7209805827c525b4e55c0e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_CPAS</b>&#160;&#160;&#160;BIT2        /* RA compare status */</td></tr>
<tr class="separator:a77b91c0ea7209805827c525b4e55c0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3604aa8fdb7794a0ee6216e935ca9ac1"><td class="memItemLeft" align="right" valign="top"><a id="a3604aa8fdb7794a0ee6216e935ca9ac1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_CPBS</b>&#160;&#160;&#160;BIT3        /* RB compare status */</td></tr>
<tr class="separator:a3604aa8fdb7794a0ee6216e935ca9ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941e48bbe586a4b1a126790c212e6792"><td class="memItemLeft" align="right" valign="top"><a id="a941e48bbe586a4b1a126790c212e6792"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_CPCS</b>&#160;&#160;&#160;BIT4        /* RC compare status */</td></tr>
<tr class="separator:a941e48bbe586a4b1a126790c212e6792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63acfa051ed6a0082f6f4ff1ca2031c"><td class="memItemLeft" align="right" valign="top"><a id="aa63acfa051ed6a0082f6f4ff1ca2031c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_LDRAS</b>&#160;&#160;&#160;BIT5        /* RA loading status */</td></tr>
<tr class="separator:aa63acfa051ed6a0082f6f4ff1ca2031c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a912956de4da77ae6d6c154bc1d27b"><td class="memItemLeft" align="right" valign="top"><a id="a61a912956de4da77ae6d6c154bc1d27b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_LDRBS</b>&#160;&#160;&#160;BIT6        /* RB loading  status */</td></tr>
<tr class="separator:a61a912956de4da77ae6d6c154bc1d27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da7294166967f6c9ac3a00d50830e00"><td class="memItemLeft" align="right" valign="top"><a id="a5da7294166967f6c9ac3a00d50830e00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_ETRGS</b>&#160;&#160;&#160;BIT7        /* External trigger status */</td></tr>
<tr class="separator:a5da7294166967f6c9ac3a00d50830e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3559e378a4a0fe9745038f811aea5b"><td class="memItemLeft" align="right" valign="top"><a id="adf3559e378a4a0fe9745038f811aea5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_CLKSTA</b>&#160;&#160;&#160;BIT16       /* Clock enabling status */</td></tr>
<tr class="separator:adf3559e378a4a0fe9745038f811aea5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e21e00d626ca663a12445b1b506adb9"><td class="memItemLeft" align="right" valign="top"><a id="a9e21e00d626ca663a12445b1b506adb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_MTIOA</b>&#160;&#160;&#160;BIT17       /* TIOA Mirror */</td></tr>
<tr class="separator:a9e21e00d626ca663a12445b1b506adb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20761ebe7f4325c8b8d10a4930402bfc"><td class="memItemLeft" align="right" valign="top"><a id="a20761ebe7f4325c8b8d10a4930402bfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SR_MTIOB</b>&#160;&#160;&#160;BIT18       /* TIOB Mirror */</td></tr>
<tr class="separator:a20761ebe7f4325c8b8d10a4930402bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be6c12e68d7fb624dbe792805295160"><td class="memItemLeft" align="right" valign="top"><a id="a3be6c12e68d7fb624dbe792805295160"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EBI_BASE</b>&#160;&#160;&#160;0xFFFFFF60</td></tr>
<tr class="separator:a3be6c12e68d7fb624dbe792805295160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb72647cbb7bc786c56556d5a4a8542"><td class="memItemLeft" align="right" valign="top"><a id="a0eb72647cbb7bc786c56556d5a4a8542"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EBI_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(EBI_BASE + _x_)</td></tr>
<tr class="separator:a0eb72647cbb7bc786c56556d5a4a8542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb81d79cfcd4a4a62add6006352a3b99"><td class="memItemLeft" align="right" valign="top"><a id="aeb81d79cfcd4a4a62add6006352a3b99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(EBI_BASE + 0x10 + _x_)</td></tr>
<tr class="separator:aeb81d79cfcd4a4a62add6006352a3b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09a0a248e2c35bb0378d0d17ae679e2"><td class="memItemLeft" align="right" valign="top"><a id="aa09a0a248e2c35bb0378d0d17ae679e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_REG</b>(_x_)&#160;&#160;&#160;*(vulong *)(EBI_BASE + 0x30 + _x_)</td></tr>
<tr class="separator:aa09a0a248e2c35bb0378d0d17ae679e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:aed7af8ab3c715eec0856610de1e5ac8a"><td class="memItemLeft" align="right" valign="top"><a id="aed7af8ab3c715eec0856610de1e5ac8a"></a>
typedef volatile unsigned long&#160;</td><td class="memItemRight" valign="bottom"><b>vulong</b></td></tr>
<tr class="separator:aed7af8ab3c715eec0856610de1e5ac8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Atmel AT91RM9200 Register Definitions. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
