Analysis & Synthesis report for top
Mon Nov 27 23:51:02 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|n_state
 10. State Machine - |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|c_state
 11. State Machine - |top|xtea:xtea0|s
 12. State Machine - |top|controlFSM:controlFSM0|current_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0|altsyncram_h4j1:auto_generated
 19. Source assignments for memory:memory0|sram:sram10|altsyncram:r_datablock_rtl_1|altsyncram_h4j1:auto_generated
 20. Source assignments for memory:memory0|sram:sram20|altsyncram:r_datablock_rtl_2|altsyncram_h4j1:auto_generated
 21. Source assignments for memory:memory0|sram:sram30|altsyncram:r_datablock_rtl_3|altsyncram_h4j1:auto_generated
 22. Source assignments for memory:memory0|sram:sram01|altsyncram:r_datablock_rtl_4|altsyncram_h4j1:auto_generated
 23. Source assignments for memory:memory0|sram:sram11|altsyncram:r_datablock_rtl_5|altsyncram_h4j1:auto_generated
 24. Source assignments for memory:memory0|sram:sram21|altsyncram:r_datablock_rtl_6|altsyncram_h4j1:auto_generated
 25. Source assignments for memory:memory0|sram:sram31|altsyncram:r_datablock_rtl_7|altsyncram_h4j1:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |top
 27. Parameter Settings for User Entity Instance: controlFSM:controlFSM0
 28. Parameter Settings for User Entity Instance: memory:memory0
 29. Parameter Settings for User Entity Instance: memory:memory0|sram:sram00
 30. Parameter Settings for User Entity Instance: memory:memory0|sram:sram01
 31. Parameter Settings for User Entity Instance: memory:memory0|sram:sram10
 32. Parameter Settings for User Entity Instance: memory:memory0|sram:sram11
 33. Parameter Settings for User Entity Instance: memory:memory0|sram:sram20
 34. Parameter Settings for User Entity Instance: memory:memory0|sram:sram21
 35. Parameter Settings for User Entity Instance: memory:memory0|sram:sram30
 36. Parameter Settings for User Entity Instance: memory:memory0|sram:sram31
 37. Parameter Settings for User Entity Instance: memory:memory0|vector_demux:dataIn_demux
 38. Parameter Settings for User Entity Instance: memory:memory0|vector_mux:dataOut_mux0
 39. Parameter Settings for User Entity Instance: counter:addressCounter
 40. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst
 41. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialReader:serialreader_inst
 42. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialSender:serialsender_inst
 43. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst
 44. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst
 45. Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst
 46. Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0
 47. Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram10|altsyncram:r_datablock_rtl_1
 48. Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram20|altsyncram:r_datablock_rtl_2
 49. Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram30|altsyncram:r_datablock_rtl_3
 50. Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram01|altsyncram:r_datablock_rtl_4
 51. Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram11|altsyncram:r_datablock_rtl_5
 52. Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram21|altsyncram:r_datablock_rtl_6
 53. Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram31|altsyncram:r_datablock_rtl_7
 54. altsyncram Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst"
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 27 23:51:02 2023        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; top                                          ;
; Top-level Entity Name              ; top                                          ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 1,892                                        ;
;     Total combinational functions  ; 1,699                                        ;
;     Dedicated logic registers      ; 653                                          ;
; Total registers                    ; 653                                          ;
; Total pins                         ; 17                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 65,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Synchronization Register Chain Length                                      ; 2                  ; 3                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                  ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Serial/ClockDiv.vhd                            ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Serial/ClockDiv.vhd                            ;
; Serial/my_uart_rx.vhd                          ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Serial/my_uart_rx.vhd                          ;
; Serial/my_uart_top.vhd                         ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Serial/my_uart_top.vhd                         ;
; Serial/my_uart_tx.vhd                          ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Serial/my_uart_tx.vhd                          ;
; Serial/PulseGenerator.vhd                      ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Serial/PulseGenerator.vhd                      ;
; Serial/SerialBlock.vhd                         ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Serial/SerialBlock.vhd                         ;
; Serial/SerialReader.vhd                        ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Serial/SerialReader.vhd                        ;
; Serial/SerialSender.vhd                        ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Serial/SerialSender.vhd                        ;
; Serial/speed_select.vhd                        ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Serial/speed_select.vhd                        ;
; XTEA/xtea.vhd                                  ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/XTEA/xtea.vhd                                  ;
; Utils/controlFSM.vhd                           ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Utils/controlFSM.vhd                           ;
; Utils/counter.vhd                              ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Utils/counter.vhd                              ;
; Memory/demux.vhd                               ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Memory/demux.vhd                               ;
; Memory/memory.vhd                              ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Memory/memory.vhd                              ;
; Memory/sram.vhd                                ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Memory/sram.vhd                                ;
; Memory/vector_demux.vhd                        ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Memory/vector_demux.vhd                        ;
; Memory/vector_mux.vhd                          ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Memory/vector_mux.vhd                          ;
; top.vhd                                        ; yes             ; User VHDL File                                        ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/top.vhd                                        ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                ;
; db/altsyncram_h4j1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/db/altsyncram_h4j1.tdf                         ;
; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,892     ;
;                                             ;           ;
; Total combinational functions               ; 1699      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 973       ;
;     -- 3 input functions                    ; 437       ;
;     -- <=2 input functions                  ; 289       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1325      ;
;     -- arithmetic mode                      ; 374       ;
;                                             ;           ;
; Total registers                             ; 653       ;
;     -- Dedicated logic registers            ; 653       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 17        ;
; Total memory bits                           ; 65536     ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 805       ;
; Total fan-out                               ; 10974     ;
; Average fan-out                             ; 4.15      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |top                                          ; 1699 (16)         ; 653 (130)    ; 65536       ; 0            ; 0       ; 0         ; 17   ; 0            ; |top                                                                                                ; work         ;
;    |SerialBlock:serialblock_inst|             ; 396 (5)           ; 302 (74)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst                                                                   ; work         ;
;       |ClockDiv:sclockdiv_inst|               ; 42 (42)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst                                           ; work         ;
;       |PulseGenerator:checkoutpulse_inst|     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst                                 ; work         ;
;       |SerialReader:serialreader_inst|        ; 200 (200)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst                                    ; work         ;
;       |SerialSender:serialsender_inst|        ; 57 (49)           ; 22 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|SerialSender:serialsender_inst                                    ; work         ;
;          |PulseGenerator:pulsegenerator_inst| ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst ; work         ;
;       |my_uart_top:my_uart_top_inst|          ; 87 (0)            ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst                                      ; work         ;
;          |my_uart_rx:receiver|                ; 28 (28)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver                  ; work         ;
;          |my_uart_tx:transmitter|             ; 19 (19)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter               ; work         ;
;          |speed_select:speed_rx|              ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|speed_select:speed_rx                ; work         ;
;          |speed_select:speed_tx|              ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|speed_select:speed_tx                ; work         ;
;    |controlFSM:controlFSM0|                   ; 54 (54)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controlFSM:controlFSM0                                                                         ;              ;
;    |counter:addressCounter|                   ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|counter:addressCounter                                                                         ; work         ;
;    |memory:memory0|                           ; 406 (0)           ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0                                                                                 ; work         ;
;       |demux:rd_demux|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|demux:rd_demux                                                                  ; work         ;
;       |demux:wrt_demux|                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|demux:wrt_demux                                                                 ; work         ;
;       |sram:sram00|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram00                                                                     ; work         ;
;          |altsyncram:r_datablock_rtl_0|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0                                        ;              ;
;             |altsyncram_h4j1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0|altsyncram_h4j1:auto_generated         ;              ;
;       |sram:sram01|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram01                                                                     ; work         ;
;          |altsyncram:r_datablock_rtl_4|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram01|altsyncram:r_datablock_rtl_4                                        ;              ;
;             |altsyncram_h4j1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram01|altsyncram:r_datablock_rtl_4|altsyncram_h4j1:auto_generated         ;              ;
;       |sram:sram10|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram10                                                                     ; work         ;
;          |altsyncram:r_datablock_rtl_1|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram10|altsyncram:r_datablock_rtl_1                                        ;              ;
;             |altsyncram_h4j1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram10|altsyncram:r_datablock_rtl_1|altsyncram_h4j1:auto_generated         ;              ;
;       |sram:sram11|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram11                                                                     ; work         ;
;          |altsyncram:r_datablock_rtl_5|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram11|altsyncram:r_datablock_rtl_5                                        ;              ;
;             |altsyncram_h4j1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram11|altsyncram:r_datablock_rtl_5|altsyncram_h4j1:auto_generated         ;              ;
;       |sram:sram20|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram20                                                                     ; work         ;
;          |altsyncram:r_datablock_rtl_2|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram20|altsyncram:r_datablock_rtl_2                                        ;              ;
;             |altsyncram_h4j1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram20|altsyncram:r_datablock_rtl_2|altsyncram_h4j1:auto_generated         ;              ;
;       |sram:sram21|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram21                                                                     ; work         ;
;          |altsyncram:r_datablock_rtl_6|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram21|altsyncram:r_datablock_rtl_6                                        ;              ;
;             |altsyncram_h4j1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram21|altsyncram:r_datablock_rtl_6|altsyncram_h4j1:auto_generated         ;              ;
;       |sram:sram30|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram30                                                                     ; work         ;
;          |altsyncram:r_datablock_rtl_3|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram30|altsyncram:r_datablock_rtl_3                                        ;              ;
;             |altsyncram_h4j1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram30|altsyncram:r_datablock_rtl_3|altsyncram_h4j1:auto_generated         ;              ;
;       |sram:sram31|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram31                                                                     ; work         ;
;          |altsyncram:r_datablock_rtl_7|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram31|altsyncram:r_datablock_rtl_7                                        ;              ;
;             |altsyncram_h4j1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|sram:sram31|altsyncram:r_datablock_rtl_7|altsyncram_h4j1:auto_generated         ;              ;
;       |vector_demux:dataIn_demux|             ; 256 (256)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|vector_demux:dataIn_demux                                                       ; work         ;
;       |vector_mux:dataOut_mux0|               ; 138 (138)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memory:memory0|vector_mux:dataOut_mux0                                                         ; work         ;
;    |xtea:xtea0|                               ; 752 (752)         ; 171 (171)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|xtea:xtea0                                                                                     ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0|altsyncram_h4j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ;
; memory:memory0|sram:sram01|altsyncram:r_datablock_rtl_4|altsyncram_h4j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ;
; memory:memory0|sram:sram10|altsyncram:r_datablock_rtl_1|altsyncram_h4j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ;
; memory:memory0|sram:sram11|altsyncram:r_datablock_rtl_5|altsyncram_h4j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ;
; memory:memory0|sram:sram20|altsyncram:r_datablock_rtl_2|altsyncram_h4j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ;
; memory:memory0|sram:sram21|altsyncram:r_datablock_rtl_6|altsyncram_h4j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ;
; memory:memory0|sram:sram30|altsyncram:r_datablock_rtl_3|altsyncram_h4j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ;
; memory:memory0|sram:sram31|altsyncram:r_datablock_rtl_7|altsyncram_h4j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|n_state                                                                                                                                              ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+
; Name                   ; n_state.read_data ; n_state.read_startdata ; n_state.read_key ; n_state.read_mode ; n_state.read_whitedata ; n_state.read_whitekey ; n_state.read_whitemode ; n_state.read_kw ; n_state.start ; n_state.idle ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+
; n_state.idle           ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 0            ;
; n_state.start          ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 1             ; 1            ;
; n_state.read_kw        ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 1               ; 0             ; 1            ;
; n_state.read_whitemode ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 1                      ; 0               ; 0             ; 1            ;
; n_state.read_whitekey  ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 1                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_whitedata ; 0                 ; 0                      ; 0                ; 0                 ; 1                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_mode      ; 0                 ; 0                      ; 0                ; 1                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_key       ; 0                 ; 0                      ; 1                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_startdata ; 0                 ; 1                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; n_state.read_data      ; 1                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|c_state                                                                                                                                              ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+
; Name                   ; c_state.read_data ; c_state.read_startdata ; c_state.read_key ; c_state.read_mode ; c_state.read_whitedata ; c_state.read_whitekey ; c_state.read_whitemode ; c_state.read_kw ; c_state.start ; c_state.idle ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+
; c_state.idle           ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 0            ;
; c_state.start          ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 1             ; 1            ;
; c_state.read_kw        ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 1               ; 0             ; 1            ;
; c_state.read_whitemode ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 1                      ; 0               ; 0             ; 1            ;
; c_state.read_whitekey  ; 0                 ; 0                      ; 0                ; 0                 ; 0                      ; 1                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_whitedata ; 0                 ; 0                      ; 0                ; 0                 ; 1                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_mode      ; 0                 ; 0                      ; 0                ; 1                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_key       ; 0                 ; 0                      ; 1                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_startdata ; 0                 ; 1                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
; c_state.read_data      ; 1                 ; 0                      ; 0                ; 0                 ; 0                      ; 0                     ; 0                      ; 0               ; 0             ; 1            ;
+------------------------+-------------------+------------------------+------------------+-------------------+------------------------+-----------------------+------------------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------+
; State Machine - |top|xtea:xtea0|s ;
+--------+------+------+------------+
; Name   ; s.s1 ; s.s0 ; s.init     ;
+--------+------+------+------------+
; s.init ; 0    ; 0    ; 0          ;
; s.s0   ; 0    ; 1    ; 1          ;
; s.s1   ; 1    ; 0    ; 1          ;
+--------+------+------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|controlFSM:controlFSM0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------+----------------------------+---------------------------+------------------------------+-----------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+---------------------------+-------------------------+--------------------------------+---------------------------+--------------------------------+---------------------------------+------------------------------+--------------------+
; Name                            ; current_state.Sending ; current_state.SendToSerial ; current_state.PrepareSend ; current_state.WriteEncrypted ; current_state.Encrypt ; current_state.StartEncrypt ; current_state.ReadData ; current_state.ReadMode ; current_state.ReadKey1 ; current_state.ReadKey0 ; current_state.PrepareRead ; current_state.SendError ; current_state.ReceiveWriteData ; current_state.ReceiveData ; current_state.ReceiveFirstData ; current_state.ReceiveAttributes ; current_state.PrepareReceive ; current_state.Idle ;
+---------------------------------+-----------------------+----------------------------+---------------------------+------------------------------+-----------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+---------------------------+-------------------------+--------------------------------+---------------------------+--------------------------------+---------------------------------+------------------------------+--------------------+
; current_state.Idle              ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 0                  ;
; current_state.PrepareReceive    ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 1                            ; 1                  ;
; current_state.ReceiveAttributes ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 1                               ; 0                            ; 1                  ;
; current_state.ReceiveFirstData  ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 1                              ; 0                               ; 0                            ; 1                  ;
; current_state.ReceiveData       ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 1                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.ReceiveWriteData  ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 1                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.SendError         ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 1                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.PrepareRead       ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 1                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.ReadKey0          ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 1                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.ReadKey1          ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 1                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.ReadMode          ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 1                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.ReadData          ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 1                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.StartEncrypt      ; 0                     ; 0                          ; 0                         ; 0                            ; 0                     ; 1                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.Encrypt           ; 0                     ; 0                          ; 0                         ; 0                            ; 1                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.WriteEncrypted    ; 0                     ; 0                          ; 0                         ; 1                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.PrepareSend       ; 0                     ; 0                          ; 1                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.SendToSerial      ; 0                     ; 1                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
; current_state.Sending           ; 1                     ; 0                          ; 0                         ; 0                            ; 0                     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                         ; 0                       ; 0                              ; 0                         ; 0                              ; 0                               ; 0                            ; 1                  ;
+---------------------------------+-----------------------+----------------------------+---------------------------+------------------------------+-----------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+---------------------------+-------------------------+--------------------------------+---------------------------+--------------------------------+---------------------------------+------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                                                   ; Reason for Removal                            ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------+
; SerialBlock:serialblock_inst|sender_enable                                                      ; Stuck at VCC due to stuck port data_in        ;
; SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter|bps_start_r~en ; Lost fanout                                   ;
; SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver|bps_start_r~en    ; Lost fanout                                   ;
; counter:addressCounter|count[1]                                                                 ; Merged with counter:addressCounter|o_count[1] ;
; counter:addressCounter|count[0]                                                                 ; Merged with counter:addressCounter|o_count[0] ;
; counter:addressCounter|count[2]                                                                 ; Merged with counter:addressCounter|o_count[2] ;
; counter:addressCounter|count[3]                                                                 ; Merged with counter:addressCounter|o_count[3] ;
; counter:addressCounter|count[4]                                                                 ; Merged with counter:addressCounter|o_count[4] ;
; counter:addressCounter|count[5]                                                                 ; Merged with counter:addressCounter|o_count[5] ;
; counter:addressCounter|count[6]                                                                 ; Merged with counter:addressCounter|o_count[6] ;
; counter:addressCounter|count[7]                                                                 ; Merged with counter:addressCounter|o_count[7] ;
; counter:addressCounter|count[8]                                                                 ; Merged with counter:addressCounter|o_count[8] ;
; counter:addressCounter|count[9]                                                                 ; Merged with counter:addressCounter|o_count[9] ;
; xtea:xtea0|i[0]                                                                                 ; Merged with xtea:xtea0|sum[0]                 ;
; SerialBlock:serialblock_inst|SerialReader:serialreader_inst|error_out[1]                        ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 15                                                          ;                                               ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 653   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 188   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 495   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter|rs232_tx_r ; 2       ;
; xtea:xtea0|i[5]                                                                             ; 3       ;
; Total number of inverted registers = 2                                                      ;         ;
+---------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                              ;
+----------------------------------------+-------------------------------------------+------+
; Register Name                          ; Megafunction                              ; Type ;
+----------------------------------------+-------------------------------------------+------+
; memory:memory0|sram:sram00|dataOut[0]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[1]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[2]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[3]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[4]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[5]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[6]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[7]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[8]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[9]  ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[10] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[11] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[12] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[13] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[14] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[15] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[16] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[17] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[18] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[19] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[20] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[21] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[22] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[23] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[24] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[25] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[26] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[27] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[28] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[29] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[30] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram00|dataOut[31] ; memory:memory0|sram:sram00|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[0]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[1]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[2]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[3]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[4]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[5]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[6]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[7]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[8]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[9]  ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[10] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[11] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[12] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[13] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[14] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[15] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[16] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[17] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[18] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[19] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[20] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[21] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[22] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[23] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[24] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[25] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[26] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[27] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[28] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[29] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[30] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram10|dataOut[31] ; memory:memory0|sram:sram10|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[0]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[1]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[2]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[3]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[4]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[5]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[6]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[7]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[8]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[9]  ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[10] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[11] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[12] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[13] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[14] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[15] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[16] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[17] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[18] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[19] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[20] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[21] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[22] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[23] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[24] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[25] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[26] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[27] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[28] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[29] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[30] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram20|dataOut[31] ; memory:memory0|sram:sram20|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[0]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[1]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[2]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[3]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[4]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[5]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[6]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[7]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[8]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[9]  ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[10] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[11] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[12] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[13] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[14] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[15] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[16] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[17] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[18] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[19] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[20] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[21] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[22] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[23] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[24] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[25] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[26] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[27] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[28] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[29] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[30] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram30|dataOut[31] ; memory:memory0|sram:sram30|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[0]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[1]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[2]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[3]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[4]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[5]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[6]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[7]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[8]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[9]  ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[10] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[11] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[12] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[13] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[14] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[15] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[16] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[17] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[18] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[19] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[20] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[21] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[22] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[23] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[24] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[25] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[26] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[27] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[28] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[29] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[30] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram01|dataOut[31] ; memory:memory0|sram:sram01|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[0]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[1]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[2]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[3]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[4]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[5]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[6]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[7]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[8]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[9]  ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[10] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[11] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[12] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[13] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[14] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[15] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[16] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[17] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[18] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[19] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[20] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[21] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[22] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[23] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[24] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[25] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[26] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[27] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[28] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[29] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[30] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram11|dataOut[31] ; memory:memory0|sram:sram11|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[0]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[1]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[2]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[3]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[4]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[5]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[6]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[7]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[8]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[9]  ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[10] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[11] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[12] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[13] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[14] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[15] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[16] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[17] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[18] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[19] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[20] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[21] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[22] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[23] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[24] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[25] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[26] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[27] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[28] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[29] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[30] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram21|dataOut[31] ; memory:memory0|sram:sram21|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[0]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[1]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[2]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[3]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[4]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[5]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[6]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[7]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[8]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[9]  ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[10] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[11] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[12] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[13] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[14] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[15] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[16] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[17] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[18] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[19] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[20] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[21] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[22] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[23] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[24] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[25] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[26] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[27] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[28] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[29] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[30] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
; memory:memory0|sram:sram31|dataOut[31] ; memory:memory0|sram:sram31|r_datablock~41 ; RAM  ;
+----------------------------------------+-------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver|num[3]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter|num[3] ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |top|xtea:xtea0|sum[0]                                                                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top|xtea:xtea0|sum[30]                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|counter:addressCounter|count[29]                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|SerialBlock:serialblock_inst|SerialSender:serialsender_inst|sender_data_out[7]          ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |top|xtea:xtea0|v0[21]                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |top|xtea:xtea0|v1[6]                                                                        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|counter[1]                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_type[1]                ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[56]               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[50]               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[43]               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[34]               ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[24]               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[16]               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[13]               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[5]                ;
; 13:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[52]               ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[44]               ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[38]               ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[22]               ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[15]               ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|temp_data[4]                ;
; 18:1               ; 2 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|error_out[0]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|xtea:xtea0|ksn3                                                                         ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top|memory:memory0|vector_mux:dataOut_mux0|Mux42                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|controlFSM:controlFSM0|next_state                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|xtea:xtea0|ksn311                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|r_address[7]                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|xtea:xtea0|s                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|r_address[1]                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|controlFSM:controlFSM0|address_countup                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0|altsyncram_h4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory0|sram:sram10|altsyncram:r_datablock_rtl_1|altsyncram_h4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory0|sram:sram20|altsyncram:r_datablock_rtl_2|altsyncram_h4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory0|sram:sram30|altsyncram:r_datablock_rtl_3|altsyncram_h4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory0|sram:sram01|altsyncram:r_datablock_rtl_4|altsyncram_h4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory0|sram:sram11|altsyncram:r_datablock_rtl_5|altsyncram_h4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory0|sram:sram21|altsyncram:r_datablock_rtl_6|altsyncram_h4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory0|sram:sram31|altsyncram:r_datablock_rtl_7|altsyncram_h4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; bitSize        ; 64    ; Signed Integer                             ;
; addressSize    ; 10    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlFSM:controlFSM0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; bitsize        ; 64    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; bitsize        ; 64    ; Signed Integer                     ;
; addresssize    ; 10    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|sram:sram00 ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; srambitsize     ; 32    ; Signed Integer                                ;
; sramaddresssize ; 8     ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|sram:sram01 ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; srambitsize     ; 32    ; Signed Integer                                ;
; sramaddresssize ; 8     ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|sram:sram10 ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; srambitsize     ; 32    ; Signed Integer                                ;
; sramaddresssize ; 8     ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|sram:sram11 ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; srambitsize     ; 32    ; Signed Integer                                ;
; sramaddresssize ; 8     ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|sram:sram20 ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; srambitsize     ; 32    ; Signed Integer                                ;
; sramaddresssize ; 8     ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|sram:sram21 ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; srambitsize     ; 32    ; Signed Integer                                ;
; sramaddresssize ; 8     ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|sram:sram30 ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; srambitsize     ; 32    ; Signed Integer                                ;
; sramaddresssize ; 8     ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|sram:sram31 ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; srambitsize     ; 32    ; Signed Integer                                ;
; sramaddresssize ; 8     ; Signed Integer                                ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|vector_demux:dataIn_demux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; bitsize        ; 64    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory0|vector_mux:dataOut_mux0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; bitsize        ; 64    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:addressCounter ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; outputsize     ; 10    ; Signed Integer                             ;
; max            ; 1024  ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                   ;
; address_length ; 10    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialReader:serialreader_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                                                  ;
; address_length ; 10    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialSender:serialsender_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_length    ; 64    ; Signed Integer                                                                  ;
; address_length ; 10    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; pulse_width    ; 10    ; Signed Integer                                                                                                     ;
; pulse_max      ; 16    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; pulse_width    ; 5     ; Signed Integer                                                                     ;
; pulse_max      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst ;
+-----------------+----------+----------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                 ;
+-----------------+----------+----------------------------------------------------------------------+
; div_frequency   ; 19200    ; Signed Integer                                                       ;
; clock_frequency ; 50000000 ; Signed Integer                                                       ;
+-----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 8                                              ; Untyped            ;
; NUMWORDS_A                         ; 256                                            ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 32                                             ; Untyped            ;
; WIDTHAD_B                          ; 8                                              ; Untyped            ;
; NUMWORDS_B                         ; 256                                            ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_h4j1                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram10|altsyncram:r_datablock_rtl_1 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 8                                              ; Untyped            ;
; NUMWORDS_A                         ; 256                                            ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 32                                             ; Untyped            ;
; WIDTHAD_B                          ; 8                                              ; Untyped            ;
; NUMWORDS_B                         ; 256                                            ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_h4j1                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram20|altsyncram:r_datablock_rtl_2 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 8                                              ; Untyped            ;
; NUMWORDS_A                         ; 256                                            ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 32                                             ; Untyped            ;
; WIDTHAD_B                          ; 8                                              ; Untyped            ;
; NUMWORDS_B                         ; 256                                            ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_h4j1                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram30|altsyncram:r_datablock_rtl_3 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 8                                              ; Untyped            ;
; NUMWORDS_A                         ; 256                                            ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 32                                             ; Untyped            ;
; WIDTHAD_B                          ; 8                                              ; Untyped            ;
; NUMWORDS_B                         ; 256                                            ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_h4j1                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram01|altsyncram:r_datablock_rtl_4 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 8                                              ; Untyped            ;
; NUMWORDS_A                         ; 256                                            ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 32                                             ; Untyped            ;
; WIDTHAD_B                          ; 8                                              ; Untyped            ;
; NUMWORDS_B                         ; 256                                            ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_h4j1                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram11|altsyncram:r_datablock_rtl_5 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 8                                              ; Untyped            ;
; NUMWORDS_A                         ; 256                                            ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 32                                             ; Untyped            ;
; WIDTHAD_B                          ; 8                                              ; Untyped            ;
; NUMWORDS_B                         ; 256                                            ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_h4j1                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram21|altsyncram:r_datablock_rtl_6 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 8                                              ; Untyped            ;
; NUMWORDS_A                         ; 256                                            ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 32                                             ; Untyped            ;
; WIDTHAD_B                          ; 8                                              ; Untyped            ;
; NUMWORDS_B                         ; 256                                            ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_h4j1                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory0|sram:sram31|altsyncram:r_datablock_rtl_7 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 8                                              ; Untyped            ;
; NUMWORDS_A                         ; 256                                            ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 32                                             ; Untyped            ;
; WIDTHAD_B                          ; 8                                              ; Untyped            ;
; NUMWORDS_B                         ; 256                                            ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/dummy_controller.ram0_sram_4e0128d8.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_h4j1                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 8                                                       ;
; Entity Instance                           ; memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; memory:memory0|sram:sram10|altsyncram:r_datablock_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; memory:memory0|sram:sram20|altsyncram:r_datablock_rtl_2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; memory:memory0|sram:sram30|altsyncram:r_datablock_rtl_3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; memory:memory0|sram:sram01|altsyncram:r_datablock_rtl_4 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; memory:memory0|sram:sram11|altsyncram:r_datablock_rtl_5 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; memory:memory0|sram:sram21|altsyncram:r_datablock_rtl_6 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; memory:memory0|sram:sram31|altsyncram:r_datablock_rtl_7 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst" ;
+--------------+-------+----------+----------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                  ;
+--------------+-------+----------+----------------------------------------------------------+
; pulse_enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------------+-------+----------+----------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 27 23:50:30 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dummy_controller -c top
Info: Found 2 design units, including 1 entities, in source file serial/clockdiv.vhd
    Info: Found design unit 1: ClockDiv-behavioral
    Info: Found entity 1: ClockDiv
Info: Found 2 design units, including 1 entities, in source file serial/my_uart_rx.vhd
    Info: Found design unit 1: my_uart_rx-RTL
    Info: Found entity 1: my_uart_rx
Info: Found 2 design units, including 1 entities, in source file serial/my_uart_top.vhd
    Info: Found design unit 1: my_uart_top-structural
    Info: Found entity 1: my_uart_top
Info: Found 2 design units, including 1 entities, in source file serial/my_uart_tx.vhd
    Info: Found design unit 1: my_uart_tx-RTL
    Info: Found entity 1: my_uart_tx
Info: Found 2 design units, including 1 entities, in source file serial/pulsegenerator.vhd
    Info: Found design unit 1: PulseGenerator-behavioral
    Info: Found entity 1: PulseGenerator
Info: Found 2 design units, including 1 entities, in source file serial/serialblock.vhd
    Info: Found design unit 1: SerialBlock-behavioral
    Info: Found entity 1: SerialBlock
Info: Found 2 design units, including 1 entities, in source file serial/serialreader.vhd
    Info: Found design unit 1: SerialReader-behavioral
    Info: Found entity 1: SerialReader
Info: Found 2 design units, including 1 entities, in source file serial/serialsender.vhd
    Info: Found design unit 1: SerialSender-behavioral
    Info: Found entity 1: SerialSender
Info: Found 2 design units, including 1 entities, in source file serial/speed_select.vhd
    Info: Found design unit 1: speed_select-RTL
    Info: Found entity 1: speed_select
Info: Found 2 design units, including 1 entities, in source file xtea/xtea.vhd
    Info: Found design unit 1: xtea-arc
    Info: Found entity 1: xtea
Info: Found 2 design units, including 1 entities, in source file utils/controlfsm.vhd
    Info: Found design unit 1: controlFSM-behavioral
    Info: Found entity 1: controlFSM
Info: Found 2 design units, including 1 entities, in source file utils/counter.vhd
    Info: Found design unit 1: counter-behavioral
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file memory/demux.vhd
    Info: Found design unit 1: demux-behavioral
    Info: Found entity 1: demux
Info: Found 2 design units, including 1 entities, in source file memory/memory.vhd
    Info: Found design unit 1: memory-behavioral
    Info: Found entity 1: memory
Warning: Entity "mux" obtained from "C:/School/Kuliah/ITB/Matkul/Sisdig/Tubes/XTEA/Dummy_controller/Memory/mux.vhd" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file memory/mux.vhd
    Info: Found design unit 1: mux-behavioral
    Info: Found entity 1: mux
Info: Found 2 design units, including 1 entities, in source file memory/sram.vhd
    Info: Found design unit 1: sram-behavioral
    Info: Found entity 1: sram
Info: Found 2 design units, including 1 entities, in source file memory/vector_demux.vhd
    Info: Found design unit 1: vector_demux-behavioral
    Info: Found entity 1: vector_demux
Info: Found 2 design units, including 1 entities, in source file memory/vector_mux.vhd
    Info: Found design unit 1: vector_mux-behavioral
    Info: Found entity 1: vector_mux
Info: Found 2 design units, including 1 entities, in source file top.vhd
    Info: Found design unit 1: top-behavioral
    Info: Found entity 1: top
Info: Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(20): used implicit default value for signal "leds" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "controlFSM" for hierarchy "controlFSM:controlFSM0"
Warning (10812): VHDL warning at controlFSM.vhd(60): sensitivity list already contains reader_done
Info: Elaborating entity "memory" for hierarchy "memory:memory0"
Info: Elaborating entity "sram" for hierarchy "memory:memory0|sram:sram00"
Info: Elaborating entity "vector_demux" for hierarchy "memory:memory0|vector_demux:dataIn_demux"
Info: Elaborating entity "demux" for hierarchy "memory:memory0|demux:rd_demux"
Info: Elaborating entity "vector_mux" for hierarchy "memory:memory0|vector_mux:dataOut_mux0"
Info: Elaborating entity "counter" for hierarchy "counter:addressCounter"
Info: Elaborating entity "xtea" for hierarchy "xtea:xtea0"
Warning (10540): VHDL Signal Declaration warning at xtea.vhd(19): used explicit default value for signal "num_rounds" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at xtea.vhd(20): used explicit default value for signal "delta" because signal was never assigned a value
Info: Elaborating entity "SerialBlock" for hierarchy "SerialBlock:serialblock_inst"
Info: Elaborating entity "SerialReader" for hierarchy "SerialBlock:serialblock_inst|SerialReader:serialreader_inst"
Warning (10492): VHDL Process Statement warning at SerialReader.vhd(42): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SerialReader.vhd(59): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SerialReader.vhd(70): signal "reader_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "SerialSender" for hierarchy "SerialBlock:serialblock_inst|SerialSender:serialsender_inst"
Warning (10492): VHDL Process Statement warning at SerialSender.vhd(54): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SerialSender.vhd(68): signal "data_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SerialSender.vhd(69): signal "sender_data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SerialSender.vhd(71): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "PulseGenerator" for hierarchy "SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst"
Warning (10492): VHDL Process Statement warning at PulseGenerator.vhd(31): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PulseGenerator.vhd(34): signal "pulse_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "my_uart_top" for hierarchy "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst"
Info: Elaborating entity "speed_select" for hierarchy "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|speed_select:speed_rx"
Info: Elaborating entity "my_uart_rx" for hierarchy "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver"
Info: Elaborating entity "my_uart_tx" for hierarchy "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter"
Info: Elaborating entity "PulseGenerator" for hierarchy "SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst"
Warning (10492): VHDL Process Statement warning at PulseGenerator.vhd(31): signal "nreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PulseGenerator.vhd(34): signal "pulse_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "ClockDiv" for hierarchy "SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst"
Warning (10542): VHDL Variable Declaration warning at ClockDiv.vhd(19): used initial value expression for variable "div" because variable was never assigned a value
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter|bps_start" feeding internal logic into a wire
    Warning: Converted tri-state buffer "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver|bps_start" feeding internal logic into a wire
Warning: Inferred dual-clock RAM node "memory:memory0|sram:sram00|r_datablock~41" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "memory:memory0|sram:sram10|r_datablock~41" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "memory:memory0|sram:sram20|r_datablock~41" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "memory:memory0|sram:sram30|r_datablock~41" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "memory:memory0|sram:sram01|r_datablock~41" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "memory:memory0|sram:sram11|r_datablock~41" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "memory:memory0|sram:sram21|r_datablock~41" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "memory:memory0|sram:sram31|r_datablock~41" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info: Inferred 8 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "memory:memory0|sram:sram00|r_datablock~41" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/dummy_controller.ram0_sram_4e0128d8.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "memory:memory0|sram:sram10|r_datablock~41" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/dummy_controller.ram0_sram_4e0128d8.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "memory:memory0|sram:sram20|r_datablock~41" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/dummy_controller.ram0_sram_4e0128d8.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "memory:memory0|sram:sram30|r_datablock~41" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/dummy_controller.ram0_sram_4e0128d8.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "memory:memory0|sram:sram01|r_datablock~41" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/dummy_controller.ram0_sram_4e0128d8.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "memory:memory0|sram:sram11|r_datablock~41" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/dummy_controller.ram0_sram_4e0128d8.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "memory:memory0|sram:sram21|r_datablock~41" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/dummy_controller.ram0_sram_4e0128d8.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "memory:memory0|sram:sram31|r_datablock~41" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/dummy_controller.ram0_sram_4e0128d8.hdl.mif
Info: Elaborated megafunction instantiation "memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0"
Info: Instantiated megafunction "memory:memory0|sram:sram00|altsyncram:r_datablock_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "8"
    Info: Parameter "NUMWORDS_B" = "256"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/dummy_controller.ram0_sram_4e0128d8.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h4j1.tdf
    Info: Found entity 1: altsyncram_h4j1
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "leds[0]" is stuck at GND
    Warning (13410): Pin "leds[1]" is stuck at GND
    Warning (13410): Pin "leds[2]" is stuck at GND
    Warning (13410): Pin "leds[3]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter|bps_start_r~en" lost all its fanouts during netlist optimizations.
    Info: Register "SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver|bps_start_r~en" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "memory_top" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity memory_top -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity memory_top -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity memory_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity memory_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity memory_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity memory_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity memory_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity memory_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity memory_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity memory_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity memory_top -section_id Top was ignored
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "keys[0]"
    Warning (15610): No output dependent on input pin "keys[1]"
    Warning (15610): No output dependent on input pin "keys[2]"
    Warning (15610): No output dependent on input pin "keys[3]"
    Warning (15610): No output dependent on input pin "switch[0]"
    Warning (15610): No output dependent on input pin "switch[1]"
    Warning (15610): No output dependent on input pin "switch[2]"
    Warning (15610): No output dependent on input pin "switch[3]"
Info: Implemented 2312 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 5 output pins
    Info: Implemented 2039 logic cells
    Info: Implemented 256 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 258 megabytes
    Info: Processing ended: Mon Nov 27 23:51:02 2023
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:40


