# vsim -voptargs="+acc" -debugDB -c tb_uart_top -l logs/tb_uart_top.log -do "log -r /*; run -all; quit" 
# Start time: 22:16:56 on Feb 05,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-143) Recognized 1 FSM in module "tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "rx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "baud_rate(fast)".
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_uart_top(fast)
# Loading work.uart_pkg(fast)
# Loading work.uart_top(fast)
# Loading work.baud_rate(fast)
# Loading work.rx(fast)
# Loading work.sync_fifo(fast)
# Loading work.tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'usedw'. The port definition is at: ../rtl/sync_fifo.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_top/dut0/rx_fifo File: ../rtl/uart_top.sv Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'usedw'. The port definition is at: ../rtl/sync_fifo.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_top/dut0/tx_fifo File: ../rtl/uart_top.sv Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'usedw'. The port definition is at: ../rtl/sync_fifo.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_top/dut1/rx_fifo File: ../rtl/uart_top.sv Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'usedw'. The port definition is at: ../rtl/sync_fifo.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_top/dut1/tx_fifo File: ../rtl/uart_top.sv Line: 107
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
#  run -all
# 
# --- UART0 -> UART1 TEST ---
# UART1 RECEIVED: 55
# 
# --- TEST PASSED ---
# ** Note: $finish    : ../tb/tb_uart_top.sv(112)
#    Time: 10 ms  Iteration: 0  Instance: /tb_uart_top
# End time: 22:16:58 on Feb 05,2026, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
